

================================================================
== Vivado HLS Report for 'rx_process_exh_512_s'
================================================================
* Date:           Mon Mar  1 13:03:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.072|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_1_load = load i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151]   --->   Operation 3 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%opCode_load = load i5* @opCode, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 4 'load' 'opCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:191]   --->   Operation 5 'load' 'metaWritten_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.72ns)   --->   "switch i2 %state_1_load, label %"rx_process_exh<512>.exit" [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %5
    i2 -1, label %11
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:286]   --->   Operation 7 'nbreadreq' 'tmp_20' <Predicate = (state_1_load == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%empty_209 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 8 'read' 'empty_209' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty_209, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 9 'extractvalue' 'tmp_data_V' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty_209, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 10 'extractvalue' 'tmp_keep_V' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_209, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 11 'extractvalue' 'tmp_last_V' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %metaWritten_1_load, label %._crit_edge18.i, label %13" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:293]   --->   Operation 12 'br' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:297]   --->   Operation 13 'store' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "store i2 0, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:301]   --->   Operation 14 'store' <Predicate = (state_1_load == 3 & tmp_20 & tmp_last_V)> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:207]   --->   Operation 15 'nbreadreq' 'tmp_19' <Predicate = (state_1_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%empty_205 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 16 'read' 'empty_205' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_16 = extractvalue { i512, i64, i1 } %empty_205, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 17 'extractvalue' 'tmp_data_V_16' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_keep_V_16 = extractvalue { i512, i64, i1 } %empty_205, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 18 'extractvalue' 'tmp_keep_V_16' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_last_V_18 = extractvalue { i512, i64, i1 } %empty_205, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 19 'extractvalue' 'tmp_last_V_18' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_loa = load i1* @rdmaHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 20 'load' 'rdmaHeader_ready_loa' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_load = load i16* @rdmaHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 21 'load' 'rdmaHeader_idx_load' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_9 = load i128* @rdmaHeader_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 22 'load' 'p_Val2_9' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_V_2 = trunc i512 %tmp_data_V_16 to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 23 'trunc' 'tmp_V_2' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_24 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_load, i2 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 24 'bitconcatenate' 'tmp_24' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i18 %tmp_24 to i25" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 25 'zext' 'zext_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.08ns)   --->   "%icmp_ln414_1 = icmp ne i25 %zext_ln414_1, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 26 'icmp' 'icmp_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%trunc_ln414_1 = trunc i512 %tmp_data_V_16 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 27 'trunc' 'trunc_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%st1 = call i128 @_ssdm_op_BitConcatenate.i128.i1.i127(i1 %trunc_ln414_1, i127 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 28 'bitconcatenate' 'st1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_7 = select i1 %icmp_ln414_1, i128 %st1, i128 %tmp_V_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 29 'select' 'select_ln414_7' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%tmp_25 = call i128 @llvm.part.select.i128(i128 %select_ln414_7, i32 127, i32 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 30 'partselect' 'tmp_25' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_8 = select i1 %icmp_ln414_1, i128 %tmp_25, i128 %tmp_V_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 31 'select' 'select_ln414_8' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414_9 = select i1 %icmp_ln414_1, i128 -170141183460469231731687303715884105728, i128 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 32 'select' 'select_ln414_9' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414_10 = select i1 %icmp_ln414_1, i128 1, i128 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 33 'select' 'select_ln414_10' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.51ns) (out node of the LUT)   --->   "%and_ln414_5 = and i128 %select_ln414_9, %select_ln414_10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 34 'and' 'and_ln414_5' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%xor_ln414_1 = xor i128 %and_ln414_5, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 35 'xor' 'xor_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%and_ln414_6 = and i128 %p_Val2_9, %xor_ln414_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 36 'and' 'and_ln414_6' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.51ns) (out node of the LUT)   --->   "%and_ln414_7 = and i128 %select_ln414_8, %and_ln414_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 37 'and' 'and_ln414_7' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_10 = or i128 %and_ln414_6, %and_ln414_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 38 'or' 'p_Result_10' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln69_1 = add i16 1, %rdmaHeader_idx_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:69->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 39 'add' 'add_ln69_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.35ns)   --->   "%select_ln210 = select i1 %rdmaHeader_ready_loa, i16 %rdmaHeader_idx_load, i16 %add_ln69_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 40 'select' 'select_ln210' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.51ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %rdmaHeader_ready_loa, i128 %p_Val2_9, i128 %p_Result_10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 41 'select' 'p_Val2_10' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i128 %p_Val2_10, i128* @rdmaHeader_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 42 'store' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %metaWritten_1_load, label %._crit_edge12.i, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:219]   --->   Operation 43 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%empty_206 = icmp eq i5 %opCode_load, -3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 44 'icmp' 'empty_206' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.75ns)   --->   "%empty_207 = icmp eq i5 %opCode_load, 12" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 45 'icmp' 'empty_207' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.28ns)   --->   "%empty_208 = or i1 %empty_207, %empty_206" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 46 'or' 'empty_208' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %empty_208, label %._crit_edge14.i, label %7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 47 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:235]   --->   Operation 48 'store' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%tmp_i205_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i5 %opCode_load) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 49 'mux' 'tmp_i205_i' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_i205_i, label %9, label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:237]   --->   Operation 50 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V_18, label %10, label %mergeST191.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:242]   --->   Operation 51 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.65>
ST_1 : Operation 52 [1/1] (0.65ns)   --->   "store i2 0, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:245]   --->   Operation 52 'store' <Predicate = (state_1_load == 2 & tmp_19 & tmp_last_V_18)> <Delay = 0.65>
ST_1 : Operation 53 [1/1] (0.65ns)   --->   "br label %mergeST191.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:246]   --->   Operation 53 'br' <Predicate = (state_1_load == 2 & tmp_19 & tmp_last_V_18)> <Delay = 0.65>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_1_n = phi i1 [ false, %10 ], [ true, %._crit_edge11.i ]"   --->   Operation 54 'phi' 'rdmaHeader_ready_1_n' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_new_0 = phi i16 [ 0, %10 ], [ %select_ln210, %._crit_edge11.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 55 'phi' 'rdmaHeader_idx_new_0' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i16 %rdmaHeader_idx_new_0, i16* @rdmaHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 56 'store' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i1 %rdmaHeader_ready_1_n, i1* @rdmaHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 57 'store' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:180]   --->   Operation 58 'nbreadreq' 'tmp_18' <Predicate = (state_1_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 59 [1/1] (1.83ns)   --->   "%empty_204 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 59 'read' 'empty_204' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = extractvalue { i512, i64, i1 } %empty_204, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 60 'extractvalue' 'tmp_data_V_15' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_keep_V_15 = extractvalue { i512, i64, i1 } %empty_204, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 61 'extractvalue' 'tmp_keep_V_15' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_17 = extractvalue { i512, i64, i1 } %empty_204, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 62 'extractvalue' 'tmp_last_V_17' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ackHeader_ready_load = load i1* @ackHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 63 'load' 'ackHeader_ready_load' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ackHeader_idx_load = load i16* @ackHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 64 'load' 'ackHeader_idx_load' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32* @ackHeader_header_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 65 'load' 'p_Val2_s' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %tmp_data_V_15 to i32" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 66 'trunc' 'tmp_V' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_22 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_load, i4 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 67 'bitconcatenate' 'tmp_22' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i20 %tmp_22 to i27" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 68 'zext' 'zext_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.07ns)   --->   "%icmp_ln414 = icmp ne i27 %zext_ln414, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 69 'icmp' 'icmp_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%trunc_ln414 = trunc i512 %tmp_data_V_15 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 70 'trunc' 'trunc_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%st = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %trunc_ln414, i31 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 71 'bitconcatenate' 'st' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414 = select i1 %icmp_ln414, i32 %st, i32 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 72 'select' 'select_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%tmp_23 = call i32 @llvm.part.select.i32(i32 %select_ln414, i32 31, i32 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 73 'partselect' 'tmp_23' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i32 %tmp_23, i32 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 74 'select' 'select_ln414_4' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i32 -2147483648, i32 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 75 'select' 'select_ln414_5' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i32 1, i32 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 76 'select' 'select_ln414_6' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.44ns) (out node of the LUT)   --->   "%and_ln414 = and i32 %select_ln414_5, %select_ln414_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 77 'and' 'and_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%xor_ln414 = xor i32 %and_ln414, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 78 'xor' 'xor_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%and_ln414_3 = and i32 %p_Val2_s, %xor_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 79 'and' 'and_ln414_3' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%and_ln414_4 = and i32 %select_ln414_4, %and_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 80 'and' 'and_ln414_4' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Result_s = or i32 %and_ln414_3, %and_ln414_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 81 'or' 'p_Result_s' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.85ns)   --->   "%add_ln69 = add i16 1, %ackHeader_idx_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:69->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 82 'add' 'add_ln69' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.35ns)   --->   "%select_ln183 = select i1 %ackHeader_ready_load, i16 %ackHeader_idx_load, i16 %add_ln69" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 83 'select' 'select_ln183' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %ackHeader_ready_load, i32 %p_Val2_s, i32 %p_Result_s" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 84 'select' 'p_Val2_11' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %p_Val2_11, i32* @ackHeader_header_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 85 'store' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.75ns)   --->   "%icmp_ln187 = icmp eq i5 %opCode_load, -15" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:187]   --->   Operation 86 'icmp' 'icmp_ln187' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %._crit_edge7.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:187]   --->   Operation 87 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %metaWritten_1_load, label %._crit_edge6.i, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:191]   --->   Operation 88 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:195]   --->   Operation 89 'store' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.65>
ST_1 : Operation 90 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V_17, label %4, label %mergeST188.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:198]   --->   Operation 90 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.65>
ST_1 : Operation 91 [1/1] (0.65ns)   --->   "store i2 0, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:201]   --->   Operation 91 'store' <Predicate = (state_1_load == 1 & tmp_18 & tmp_last_V_17)> <Delay = 0.65>
ST_1 : Operation 92 [1/1] (0.65ns)   --->   "br label %mergeST188.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:202]   --->   Operation 92 'br' <Predicate = (state_1_load == 1 & tmp_18 & tmp_last_V_17)> <Delay = 0.65>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ackHeader_ready_1_ne = phi i1 [ false, %4 ], [ true, %._crit_edge6.i ]"   --->   Operation 93 'phi' 'ackHeader_ready_1_ne' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ackHeader_idx_new_0_s = phi i16 [ 0, %4 ], [ %select_ln183, %._crit_edge6.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 94 'phi' 'ackHeader_idx_new_0_s' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i16 %ackHeader_idx_new_0_s, i16* @ackHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 95 'store' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i1 %ackHeader_ready_1_ne, i1* @ackHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 96 'store' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i5P(i5* @rx_ibh2exh_MetaFifo_s_10, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:154]   --->   Operation 97 'nbreadreq' 'tmp' <Predicate = (state_1_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:154]   --->   Operation 98 'br' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.83ns)   --->   "%tmp_21 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* @rx_ibh2exh_MetaFifo_s_10) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 99 'read' 'tmp_21' <Predicate = (state_1_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "store i5 %tmp_21, i5* @opCode, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 100 'store' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.65ns)   --->   "store i1 false, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:157]   --->   Operation 101 'store' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.65>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%tmp_i_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %tmp_21) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 102 'mux' 'tmp_i_i' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node storemerge92_i)   --->   "%tmp_i193_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i5 %tmp_21) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 103 'mux' 'tmp_i193_i' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node storemerge92_i)   --->   "%select_ln162 = select i1 %tmp_i_i, i2 1, i2 -2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 104 'select' 'select_ln162' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node storemerge92_i)   --->   "%empty = or i1 %tmp_i_i, %tmp_i193_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 105 'or' 'empty' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.78ns) (out node of the LUT)   --->   "%storemerge92_i = select i1 %empty, i2 %select_ln162, i2 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 106 'select' 'storemerge92_i' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.65ns)   --->   "store i2 %storemerge92_i, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:160]   --->   Operation 107 'store' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2dropFifo_V_da, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2dropFifo_V_ke, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2dropFifo_V_la, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i241* @rx_exh2drop_MetaFifo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i23* @rx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @rx_ibh2exh_MetaFifo_s_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_shift2exhFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_shift2exhFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_shift2exhFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:128]   --->   Operation 117 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %12, label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:286]   --->   Operation 118 'br' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:292]   --->   Operation 119 'write' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 120 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:295]   --->   Operation 120 'write' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:296]   --->   Operation 121 'write' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge18.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:298]   --->   Operation 122 'br' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %14, label %._crit_edge19.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:299]   --->   Operation 123 'br' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge19.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:302]   --->   Operation 124 'br' <Predicate = (state_1_load == 3 & tmp_20 & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:303]   --->   Operation 125 'br' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:304]   --->   Operation 126 'br' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %_ifconv2, label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:207]   --->   Operation 127 'br' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:232]   --->   Operation 128 'write' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & !empty_208)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 129 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & !empty_208)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_124_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 120, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 130 'partselect' 'p_Result_124_i_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_124_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 112, i32 119) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 131 'partselect' 'p_Result_124_1_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_124_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 104, i32 111) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 132 'partselect' 'p_Result_124_2_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_124_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 96, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 133 'partselect' 'p_Result_124_3_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_V_0_3_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_124_3_i_i, i8 %p_Result_124_2_i_i, i8 %p_Result_124_1_i_i, i8 %p_Result_124_i_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 134 'bitconcatenate' 'agg_result_V_0_3_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.01ns)   --->   "%ret_V = add i32 %agg_result_V_0_3_i_i, 1023" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 135 'add' 'ret_V' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_numPkg_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %ret_V, i32 10, i32 31)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 136 'partselect' 'tmp_numPkg_V' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2151 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %tmp_numPkg_V, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 137 'bitconcatenate' 'tmp_2151' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 %tmp_2151) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 138 'write' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:229]   --->   Operation 139 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_15_i = call i145 @_ssdm_op_BitConcatenate.i145.i128.i17(i128 %p_Val2_10, i17 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234]   --->   Operation 140 'bitconcatenate' 'tmp_15_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_4135 = zext i145 %tmp_15_i to i241" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234]   --->   Operation 141 'zext' 'tmp_4135' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 %tmp_4135) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234]   --->   Operation 142 'write' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge12.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:236]   --->   Operation 143 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V_16, i64 %tmp_keep_V_16, i1 %tmp_last_V_18) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:239]   --->   Operation 144 'write' <Predicate = (state_1_load == 2 & tmp_19 & tmp_i205_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:240]   --->   Operation 145 'br' <Predicate = (state_1_load == 2 & tmp_19 & tmp_i205_i)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:247]   --->   Operation 146 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:248]   --->   Operation 147 'br' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %_ifconv1, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:180]   --->   Operation 148 'br' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V_15, i64 %tmp_keep_V_15, i1 %tmp_last_V_17) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:189]   --->   Operation 149 'write' <Predicate = (state_1_load == 1 & tmp_18 & !icmp_ln187)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:190]   --->   Operation 150 'br' <Predicate = (state_1_load == 1 & tmp_18 & !icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_i194_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_11, i32 5, i32 6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:506->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 151 'partselect' 'p_Result_i194_i' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.44ns)   --->   "%tmp_isNak = icmp eq i2 %p_Result_i194_i, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:506->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 152 'icmp' 'tmp_isNak' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp165 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 1, i1 %tmp_isNak) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 153 'bitconcatenate' 'tmp165' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 %tmp165) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 154 'write' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_14_i = call i49 @_ssdm_op_BitConcatenate.i49.i32.i17(i32 %p_Val2_11, i17 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 155 'bitconcatenate' 'tmp_14_i' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = zext i49 %tmp_14_i to i241" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 156 'zext' 'tmp_1' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 157 'write' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:196]   --->   Operation 158 'br' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:203]   --->   Operation 159 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:204]   --->   Operation 160 'br' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:176]   --->   Operation 161 'br' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:177]   --->   Operation 162 'br' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 163 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ opCode]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ metaWritten_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_ibh2exh_MetaFifo_s_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_shift2exhFifo_V_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_shift2exhFifo_V_k]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_shift2exhFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ackHeader_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ackHeader_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ackHeader_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_exh2dropFifo_V_da]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2dropFifo_V_ke]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2dropFifo_V_la]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exhMetaFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2drop_MetaFifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rdmaHeader_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rdmaHeader_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rdmaHeader_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_1_load          (load          ) [ 011]
opCode_load           (load          ) [ 000]
metaWritten_1_load    (load          ) [ 011]
switch_ln151          (switch        ) [ 000]
tmp_20                (nbreadreq     ) [ 011]
empty_209             (read          ) [ 000]
tmp_data_V            (extractvalue  ) [ 011]
tmp_keep_V            (extractvalue  ) [ 011]
tmp_last_V            (extractvalue  ) [ 011]
br_ln293              (br            ) [ 000]
store_ln297           (store         ) [ 000]
store_ln301           (store         ) [ 000]
tmp_19                (nbreadreq     ) [ 011]
empty_205             (read          ) [ 000]
tmp_data_V_16         (extractvalue  ) [ 011]
tmp_keep_V_16         (extractvalue  ) [ 011]
tmp_last_V_18         (extractvalue  ) [ 011]
rdmaHeader_ready_loa  (load          ) [ 000]
rdmaHeader_idx_load   (load          ) [ 000]
p_Val2_9              (load          ) [ 000]
tmp_V_2               (trunc         ) [ 000]
tmp_24                (bitconcatenate) [ 000]
zext_ln414_1          (zext          ) [ 000]
icmp_ln414_1          (icmp          ) [ 000]
trunc_ln414_1         (trunc         ) [ 000]
st1                   (bitconcatenate) [ 000]
select_ln414_7        (select        ) [ 000]
tmp_25                (partselect    ) [ 000]
select_ln414_8        (select        ) [ 000]
select_ln414_9        (select        ) [ 000]
select_ln414_10       (select        ) [ 000]
and_ln414_5           (and           ) [ 000]
xor_ln414_1           (xor           ) [ 000]
and_ln414_6           (and           ) [ 000]
and_ln414_7           (and           ) [ 000]
p_Result_10           (or            ) [ 000]
add_ln69_1            (add           ) [ 000]
select_ln210          (select        ) [ 000]
p_Val2_10             (select        ) [ 011]
store_ln210           (store         ) [ 000]
br_ln219              (br            ) [ 000]
empty_206             (icmp          ) [ 000]
empty_207             (icmp          ) [ 000]
empty_208             (or            ) [ 011]
br_ln162              (br            ) [ 000]
store_ln235           (store         ) [ 000]
tmp_i205_i            (mux           ) [ 011]
br_ln237              (br            ) [ 000]
br_ln242              (br            ) [ 000]
store_ln245           (store         ) [ 000]
br_ln246              (br            ) [ 000]
rdmaHeader_ready_1_n  (phi           ) [ 000]
rdmaHeader_idx_new_0  (phi           ) [ 000]
store_ln210           (store         ) [ 000]
store_ln210           (store         ) [ 000]
tmp_18                (nbreadreq     ) [ 011]
empty_204             (read          ) [ 000]
tmp_data_V_15         (extractvalue  ) [ 011]
tmp_keep_V_15         (extractvalue  ) [ 011]
tmp_last_V_17         (extractvalue  ) [ 011]
ackHeader_ready_load  (load          ) [ 000]
ackHeader_idx_load    (load          ) [ 000]
p_Val2_s              (load          ) [ 000]
tmp_V                 (trunc         ) [ 000]
tmp_22                (bitconcatenate) [ 000]
zext_ln414            (zext          ) [ 000]
icmp_ln414            (icmp          ) [ 000]
trunc_ln414           (trunc         ) [ 000]
st                    (bitconcatenate) [ 000]
select_ln414          (select        ) [ 000]
tmp_23                (partselect    ) [ 000]
select_ln414_4        (select        ) [ 000]
select_ln414_5        (select        ) [ 000]
select_ln414_6        (select        ) [ 000]
and_ln414             (and           ) [ 000]
xor_ln414             (xor           ) [ 000]
and_ln414_3           (and           ) [ 000]
and_ln414_4           (and           ) [ 000]
p_Result_s            (or            ) [ 000]
add_ln69              (add           ) [ 000]
select_ln183          (select        ) [ 000]
p_Val2_11             (select        ) [ 011]
store_ln183           (store         ) [ 000]
icmp_ln187            (icmp          ) [ 011]
br_ln187              (br            ) [ 000]
br_ln191              (br            ) [ 000]
store_ln195           (store         ) [ 000]
br_ln198              (br            ) [ 000]
store_ln201           (store         ) [ 000]
br_ln202              (br            ) [ 000]
ackHeader_ready_1_ne  (phi           ) [ 000]
ackHeader_idx_new_0_s (phi           ) [ 000]
store_ln183           (store         ) [ 000]
store_ln183           (store         ) [ 000]
tmp                   (nbreadreq     ) [ 011]
br_ln154              (br            ) [ 000]
tmp_21                (read          ) [ 000]
store_ln156           (store         ) [ 000]
store_ln157           (store         ) [ 000]
tmp_i_i               (mux           ) [ 000]
tmp_i193_i            (mux           ) [ 000]
select_ln162          (select        ) [ 000]
empty                 (or            ) [ 000]
storemerge92_i        (select        ) [ 000]
store_ln160           (store         ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specpipeline_ln128    (specpipeline  ) [ 000]
br_ln286              (br            ) [ 000]
write_ln292           (write         ) [ 000]
write_ln295           (write         ) [ 000]
write_ln296           (write         ) [ 000]
br_ln298              (br            ) [ 000]
br_ln299              (br            ) [ 000]
br_ln302              (br            ) [ 000]
br_ln303              (br            ) [ 000]
br_ln304              (br            ) [ 000]
br_ln207              (br            ) [ 000]
write_ln232           (write         ) [ 000]
br_ln0                (br            ) [ 000]
p_Result_124_i_i_i    (partselect    ) [ 000]
p_Result_124_1_i_i    (partselect    ) [ 000]
p_Result_124_2_i_i    (partselect    ) [ 000]
p_Result_124_3_i_i    (partselect    ) [ 000]
agg_result_V_0_3_i_i  (bitconcatenate) [ 000]
ret_V                 (add           ) [ 000]
tmp_numPkg_V          (partselect    ) [ 000]
tmp_2151              (bitconcatenate) [ 000]
write_ln228           (write         ) [ 000]
br_ln229              (br            ) [ 000]
tmp_15_i              (bitconcatenate) [ 000]
tmp_4135              (zext          ) [ 000]
write_ln234           (write         ) [ 000]
br_ln236              (br            ) [ 000]
write_ln239           (write         ) [ 000]
br_ln240              (br            ) [ 000]
br_ln247              (br            ) [ 000]
br_ln248              (br            ) [ 000]
br_ln180              (br            ) [ 000]
write_ln189           (write         ) [ 000]
br_ln190              (br            ) [ 000]
p_Result_i194_i       (partselect    ) [ 000]
tmp_isNak             (icmp          ) [ 000]
tmp165                (bitconcatenate) [ 000]
write_ln193           (write         ) [ 000]
tmp_14_i              (bitconcatenate) [ 000]
tmp_1                 (zext          ) [ 000]
write_ln194           (write         ) [ 000]
br_ln196              (br            ) [ 000]
br_ln203              (br            ) [ 000]
br_ln204              (br            ) [ 000]
br_ln176              (br            ) [ 000]
br_ln177              (br            ) [ 000]
ret_ln0               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="opCode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opCode"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="metaWritten_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_ibh2exh_MetaFifo_s_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2exh_MetaFifo_s_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_shift2exhFifo_V_d">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_shift2exhFifo_V_d"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_shift2exhFifo_V_k">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_shift2exhFifo_V_k"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_shift2exhFifo_V_l">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_shift2exhFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ackHeader_ready">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackHeader_ready"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ackHeader_idx">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackHeader_idx"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ackHeader_header_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackHeader_header_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_exh2dropFifo_V_da">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2dropFifo_V_da"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_exh2dropFifo_V_ke">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2dropFifo_V_ke"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rx_exh2dropFifo_V_la">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2dropFifo_V_la"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rx_exhMetaFifo_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhMetaFifo_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rx_exh2drop_MetaFifo_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2drop_MetaFifo_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rdmaHeader_ready">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdmaHeader_ready"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rdmaHeader_idx">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdmaHeader_idx"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rdmaHeader_header_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdmaHeader_header_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i1.i127"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i1.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i23P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i241P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i22.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i145.i128.i17"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i32.i17"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="grp_nbreadreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="512" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_20/1 tmp_19/1 tmp_18/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="577" slack="0"/>
<pin id="186" dir="0" index="1" bw="512" slack="0"/>
<pin id="187" dir="0" index="2" bw="64" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_209/1 empty_205/1 empty_204/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_nbreadreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_21_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="512" slack="0"/>
<pin id="211" dir="0" index="2" bw="64" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="0" index="4" bw="512" slack="1"/>
<pin id="214" dir="0" index="5" bw="64" slack="1"/>
<pin id="215" dir="0" index="6" bw="1" slack="1"/>
<pin id="216" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln292/2 write_ln239/2 write_ln189/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="23" slack="0"/>
<pin id="224" dir="0" index="2" bw="23" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln295/2 write_ln232/2 write_ln228/2 write_ln193/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="241" slack="0"/>
<pin id="232" dir="0" index="2" bw="145" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln296/2 write_ln234/2 write_ln194/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="rdmaHeader_ready_1_n_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rdmaHeader_ready_1_n (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="rdmaHeader_ready_1_n_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_ready_1_n/1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="rdmaHeader_idx_new_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="rdmaHeader_idx_new_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="rdmaHeader_idx_new_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_idx_new_0/1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="ackHeader_ready_1_ne_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ackHeader_ready_1_ne (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="ackHeader_ready_1_ne_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_ready_1_ne/1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="ackHeader_idx_new_0_s_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="ackHeader_idx_new_0_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="ackHeader_idx_new_0_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_idx_new_0_s/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="577" slack="0"/>
<pin id="281" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_16/1 tmp_data_V_15/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="577" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 tmp_keep_V_16/1 tmp_keep_V_15/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="577" slack="0"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 tmp_last_V_18/1 tmp_last_V_17/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/1 store_ln235/1 store_ln195/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln301/1 store_ln245/1 store_ln201/1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="512" slack="1"/>
<pin id="305" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V tmp_data_V_16 tmp_data_V_15 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V tmp_keep_V_16 tmp_keep_V_15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="state_1_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="opCode_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="opCode_load/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="metaWritten_1_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_1_load/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="rdmaHeader_ready_loa_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rdmaHeader_ready_loa/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="rdmaHeader_idx_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rdmaHeader_idx_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Val2_9_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="128" slack="0"/>
<pin id="335" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_V_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="512" slack="0"/>
<pin id="339" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_24_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln414_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="18" slack="0"/>
<pin id="351" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln414_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="18" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln414_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="512" slack="0"/>
<pin id="361" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="st1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="128" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln414_7_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="128" slack="0"/>
<pin id="374" dir="0" index="2" bw="128" slack="0"/>
<pin id="375" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_7/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_25_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="128" slack="0"/>
<pin id="381" dir="0" index="1" bw="128" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="0" index="3" bw="1" slack="0"/>
<pin id="384" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln414_8_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="128" slack="0"/>
<pin id="392" dir="0" index="2" bw="128" slack="0"/>
<pin id="393" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_8/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln414_9_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="128" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_9/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln414_10_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_10/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln414_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="128" slack="0"/>
<pin id="415" dir="0" index="1" bw="128" slack="0"/>
<pin id="416" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_5/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln414_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="128" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414_1/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln414_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="128" slack="0"/>
<pin id="427" dir="0" index="1" bw="128" slack="0"/>
<pin id="428" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_6/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln414_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="128" slack="0"/>
<pin id="433" dir="0" index="1" bw="128" slack="0"/>
<pin id="434" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_7/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Result_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="128" slack="0"/>
<pin id="439" dir="0" index="1" bw="128" slack="0"/>
<pin id="440" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln69_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="0"/>
<pin id="446" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln210_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="16" slack="0"/>
<pin id="452" dir="0" index="2" bw="16" slack="0"/>
<pin id="453" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln210/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Val2_10_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="128" slack="0"/>
<pin id="461" dir="0" index="2" bw="128" slack="0"/>
<pin id="462" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln210_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="128" slack="0"/>
<pin id="468" dir="0" index="1" bw="128" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="empty_206_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_206/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="empty_207_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_207/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="empty_208_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_208/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_i205_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="0" index="3" bw="1" slack="0"/>
<pin id="495" dir="0" index="4" bw="1" slack="0"/>
<pin id="496" dir="0" index="5" bw="1" slack="0"/>
<pin id="497" dir="0" index="6" bw="1" slack="0"/>
<pin id="498" dir="0" index="7" bw="1" slack="0"/>
<pin id="499" dir="0" index="8" bw="1" slack="0"/>
<pin id="500" dir="0" index="9" bw="1" slack="0"/>
<pin id="501" dir="0" index="10" bw="1" slack="0"/>
<pin id="502" dir="0" index="11" bw="1" slack="0"/>
<pin id="503" dir="0" index="12" bw="1" slack="0"/>
<pin id="504" dir="0" index="13" bw="1" slack="0"/>
<pin id="505" dir="0" index="14" bw="1" slack="0"/>
<pin id="506" dir="0" index="15" bw="1" slack="0"/>
<pin id="507" dir="0" index="16" bw="1" slack="0"/>
<pin id="508" dir="0" index="17" bw="1" slack="0"/>
<pin id="509" dir="0" index="18" bw="1" slack="0"/>
<pin id="510" dir="0" index="19" bw="1" slack="0"/>
<pin id="511" dir="0" index="20" bw="1" slack="0"/>
<pin id="512" dir="0" index="21" bw="1" slack="0"/>
<pin id="513" dir="0" index="22" bw="1" slack="0"/>
<pin id="514" dir="0" index="23" bw="1" slack="0"/>
<pin id="515" dir="0" index="24" bw="1" slack="0"/>
<pin id="516" dir="0" index="25" bw="1" slack="0"/>
<pin id="517" dir="0" index="26" bw="1" slack="0"/>
<pin id="518" dir="0" index="27" bw="1" slack="0"/>
<pin id="519" dir="0" index="28" bw="1" slack="0"/>
<pin id="520" dir="0" index="29" bw="1" slack="0"/>
<pin id="521" dir="0" index="30" bw="1" slack="0"/>
<pin id="522" dir="0" index="31" bw="1" slack="0"/>
<pin id="523" dir="0" index="32" bw="1" slack="0"/>
<pin id="524" dir="0" index="33" bw="5" slack="0"/>
<pin id="525" dir="1" index="34" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i205_i/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln210_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln210_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="ackHeader_ready_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ackHeader_ready_load/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="ackHeader_idx_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ackHeader_idx_load/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Val2_s_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="512" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_22_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="20" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln414_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="20" slack="0"/>
<pin id="598" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln414_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="20" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="trunc_ln414_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="512" slack="0"/>
<pin id="608" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="st_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln414_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_23_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="0" index="3" bw="1" slack="0"/>
<pin id="631" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln414_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="32" slack="0"/>
<pin id="640" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_4/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln414_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_5/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln414_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_6/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln414_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="xor_ln414_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="and_ln414_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_3/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="and_ln414_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_Result_s_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln69_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="0"/>
<pin id="693" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln183_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="16" slack="0"/>
<pin id="699" dir="0" index="2" bw="16" slack="0"/>
<pin id="700" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Val2_11_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="32" slack="0"/>
<pin id="709" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln183_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln187_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln183_store_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="0" index="1" bw="16" slack="0"/>
<pin id="728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln183_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln156_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="0"/>
<pin id="739" dir="0" index="1" bw="5" slack="0"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="store_ln157_store_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_i_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="0" index="3" bw="1" slack="0"/>
<pin id="754" dir="0" index="4" bw="1" slack="0"/>
<pin id="755" dir="0" index="5" bw="1" slack="0"/>
<pin id="756" dir="0" index="6" bw="1" slack="0"/>
<pin id="757" dir="0" index="7" bw="1" slack="0"/>
<pin id="758" dir="0" index="8" bw="1" slack="0"/>
<pin id="759" dir="0" index="9" bw="1" slack="0"/>
<pin id="760" dir="0" index="10" bw="1" slack="0"/>
<pin id="761" dir="0" index="11" bw="1" slack="0"/>
<pin id="762" dir="0" index="12" bw="1" slack="0"/>
<pin id="763" dir="0" index="13" bw="1" slack="0"/>
<pin id="764" dir="0" index="14" bw="1" slack="0"/>
<pin id="765" dir="0" index="15" bw="1" slack="0"/>
<pin id="766" dir="0" index="16" bw="1" slack="0"/>
<pin id="767" dir="0" index="17" bw="1" slack="0"/>
<pin id="768" dir="0" index="18" bw="1" slack="0"/>
<pin id="769" dir="0" index="19" bw="1" slack="0"/>
<pin id="770" dir="0" index="20" bw="1" slack="0"/>
<pin id="771" dir="0" index="21" bw="1" slack="0"/>
<pin id="772" dir="0" index="22" bw="1" slack="0"/>
<pin id="773" dir="0" index="23" bw="1" slack="0"/>
<pin id="774" dir="0" index="24" bw="1" slack="0"/>
<pin id="775" dir="0" index="25" bw="1" slack="0"/>
<pin id="776" dir="0" index="26" bw="1" slack="0"/>
<pin id="777" dir="0" index="27" bw="1" slack="0"/>
<pin id="778" dir="0" index="28" bw="1" slack="0"/>
<pin id="779" dir="0" index="29" bw="1" slack="0"/>
<pin id="780" dir="0" index="30" bw="1" slack="0"/>
<pin id="781" dir="0" index="31" bw="1" slack="0"/>
<pin id="782" dir="0" index="32" bw="1" slack="0"/>
<pin id="783" dir="0" index="33" bw="5" slack="0"/>
<pin id="784" dir="1" index="34" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_i193_i_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="0" index="3" bw="1" slack="0"/>
<pin id="824" dir="0" index="4" bw="1" slack="0"/>
<pin id="825" dir="0" index="5" bw="1" slack="0"/>
<pin id="826" dir="0" index="6" bw="1" slack="0"/>
<pin id="827" dir="0" index="7" bw="1" slack="0"/>
<pin id="828" dir="0" index="8" bw="1" slack="0"/>
<pin id="829" dir="0" index="9" bw="1" slack="0"/>
<pin id="830" dir="0" index="10" bw="1" slack="0"/>
<pin id="831" dir="0" index="11" bw="1" slack="0"/>
<pin id="832" dir="0" index="12" bw="1" slack="0"/>
<pin id="833" dir="0" index="13" bw="1" slack="0"/>
<pin id="834" dir="0" index="14" bw="1" slack="0"/>
<pin id="835" dir="0" index="15" bw="1" slack="0"/>
<pin id="836" dir="0" index="16" bw="1" slack="0"/>
<pin id="837" dir="0" index="17" bw="1" slack="0"/>
<pin id="838" dir="0" index="18" bw="1" slack="0"/>
<pin id="839" dir="0" index="19" bw="1" slack="0"/>
<pin id="840" dir="0" index="20" bw="1" slack="0"/>
<pin id="841" dir="0" index="21" bw="1" slack="0"/>
<pin id="842" dir="0" index="22" bw="1" slack="0"/>
<pin id="843" dir="0" index="23" bw="1" slack="0"/>
<pin id="844" dir="0" index="24" bw="1" slack="0"/>
<pin id="845" dir="0" index="25" bw="1" slack="0"/>
<pin id="846" dir="0" index="26" bw="1" slack="0"/>
<pin id="847" dir="0" index="27" bw="1" slack="0"/>
<pin id="848" dir="0" index="28" bw="1" slack="0"/>
<pin id="849" dir="0" index="29" bw="1" slack="0"/>
<pin id="850" dir="0" index="30" bw="1" slack="0"/>
<pin id="851" dir="0" index="31" bw="1" slack="0"/>
<pin id="852" dir="0" index="32" bw="1" slack="0"/>
<pin id="853" dir="0" index="33" bw="5" slack="0"/>
<pin id="854" dir="1" index="34" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i193_i/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="select_ln162_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="0" index="2" bw="2" slack="0"/>
<pin id="893" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/1 "/>
</bind>
</comp>

<comp id="897" class="1004" name="empty_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="903" class="1004" name="storemerge92_i_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="2" slack="0"/>
<pin id="906" dir="0" index="2" bw="1" slack="0"/>
<pin id="907" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge92_i/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="store_ln160_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="0"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="917" class="1004" name="p_Result_124_i_i_i_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="128" slack="1"/>
<pin id="920" dir="0" index="2" bw="8" slack="0"/>
<pin id="921" dir="0" index="3" bw="8" slack="0"/>
<pin id="922" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_124_i_i_i/2 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_Result_124_1_i_i_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="128" slack="1"/>
<pin id="929" dir="0" index="2" bw="8" slack="0"/>
<pin id="930" dir="0" index="3" bw="8" slack="0"/>
<pin id="931" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_124_1_i_i/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_Result_124_2_i_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="128" slack="1"/>
<pin id="938" dir="0" index="2" bw="8" slack="0"/>
<pin id="939" dir="0" index="3" bw="8" slack="0"/>
<pin id="940" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_124_2_i_i/2 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Result_124_3_i_i_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="128" slack="1"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="0" index="3" bw="8" slack="0"/>
<pin id="949" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_124_3_i_i/2 "/>
</bind>
</comp>

<comp id="953" class="1004" name="agg_result_V_0_3_i_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="0"/>
<pin id="957" dir="0" index="3" bw="8" slack="0"/>
<pin id="958" dir="0" index="4" bw="8" slack="0"/>
<pin id="959" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_3_i_i/2 "/>
</bind>
</comp>

<comp id="965" class="1004" name="ret_V_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="11" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_numPkg_V_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="22" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="5" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_numPkg_V/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_2151_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="23" slack="0"/>
<pin id="983" dir="0" index="1" bw="22" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2151/2 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_15_i_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="145" slack="0"/>
<pin id="992" dir="0" index="1" bw="128" slack="1"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="145" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_i/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_4135_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="145" slack="0"/>
<pin id="999" dir="1" index="1" bw="241" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4135/2 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_Result_i194_i_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="2" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="1"/>
<pin id="1005" dir="0" index="2" bw="4" slack="0"/>
<pin id="1006" dir="0" index="3" bw="4" slack="0"/>
<pin id="1007" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i194_i/2 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_isNak_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="2" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_isNak/2 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp165_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="23" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp165/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_14_i_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="49" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="1"/>
<pin id="1029" dir="0" index="2" bw="1" slack="0"/>
<pin id="1030" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="49" slack="0"/>
<pin id="1035" dir="1" index="1" bw="241" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="state_1_load_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="2" slack="1"/>
<pin id="1040" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1_load "/>
</bind>
</comp>

<comp id="1042" class="1005" name="metaWritten_1_load_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_load "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_20_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_last_V_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_19_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_last_V_18_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_18 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="p_Val2_10_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="128" slack="1"/>
<pin id="1066" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="empty_208_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_208 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_i205_i_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i205_i "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_18_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="1"/>
<pin id="1083" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_last_V_17_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_17 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="p_Val2_11_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="icmp_ln187_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="104" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="106" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="217"><net_src comp="122" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="226"><net_src comp="124" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="126" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="128" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="130" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="246"><net_src comp="80" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="278"><net_src comp="82" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="184" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="184" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="184" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="4" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="279" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="311"><net_src comp="283" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="2" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="4" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="279" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="329" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="279" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="353" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="363" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="337" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="371" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="394"><net_src comp="353" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="379" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="337" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="353" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="353" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="397" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="333" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="389" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="413" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="425" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="329" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="325" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="329" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="457"><net_src comp="449" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="463"><net_src comp="325" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="333" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="437" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="317" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="317" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="76" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="472" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="527"><net_src comp="80" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="529"><net_src comp="80" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="530"><net_src comp="80" pin="0"/><net_sink comp="490" pin=4"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="490" pin=5"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="490" pin=6"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="490" pin=7"/></net>

<net id="534"><net_src comp="50" pin="0"/><net_sink comp="490" pin=8"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="490" pin=9"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="490" pin=10"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="490" pin=11"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="490" pin=12"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="490" pin=13"/></net>

<net id="540"><net_src comp="80" pin="0"/><net_sink comp="490" pin=14"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="490" pin=15"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="490" pin=16"/></net>

<net id="543"><net_src comp="80" pin="0"/><net_sink comp="490" pin=17"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="490" pin=18"/></net>

<net id="545"><net_src comp="80" pin="0"/><net_sink comp="490" pin=19"/></net>

<net id="546"><net_src comp="80" pin="0"/><net_sink comp="490" pin=20"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="490" pin=21"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="490" pin=22"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="490" pin=23"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="490" pin=24"/></net>

<net id="551"><net_src comp="50" pin="0"/><net_sink comp="490" pin=25"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="490" pin=26"/></net>

<net id="553"><net_src comp="50" pin="0"/><net_sink comp="490" pin=27"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="490" pin=28"/></net>

<net id="555"><net_src comp="80" pin="0"/><net_sink comp="490" pin=29"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="490" pin=30"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="490" pin=31"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="490" pin=32"/></net>

<net id="559"><net_src comp="317" pin="1"/><net_sink comp="490" pin=33"/></net>

<net id="564"><net_src comp="251" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="32" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="240" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="14" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="16" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="18" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="279" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="84" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="576" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="86" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="88" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="279" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="600" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="610" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="584" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="632"><net_src comp="94" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="618" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="96" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="64" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="641"><net_src comp="600" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="626" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="584" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="600" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="98" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="600" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="46" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="100" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="644" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="652" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="100" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="580" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="636" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="660" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="672" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="72" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="576" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="572" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="576" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="704"><net_src comp="696" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="710"><net_src comp="572" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="580" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="684" pin="2"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="18" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="317" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="102" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="272" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="16" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="261" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="14" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="202" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="2" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="80" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="4" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="785"><net_src comp="78" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="786"><net_src comp="80" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="787"><net_src comp="80" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="788"><net_src comp="80" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="789"><net_src comp="80" pin="0"/><net_sink comp="749" pin=4"/></net>

<net id="790"><net_src comp="80" pin="0"/><net_sink comp="749" pin=5"/></net>

<net id="791"><net_src comp="80" pin="0"/><net_sink comp="749" pin=6"/></net>

<net id="792"><net_src comp="80" pin="0"/><net_sink comp="749" pin=7"/></net>

<net id="793"><net_src comp="80" pin="0"/><net_sink comp="749" pin=8"/></net>

<net id="794"><net_src comp="80" pin="0"/><net_sink comp="749" pin=9"/></net>

<net id="795"><net_src comp="80" pin="0"/><net_sink comp="749" pin=10"/></net>

<net id="796"><net_src comp="80" pin="0"/><net_sink comp="749" pin=11"/></net>

<net id="797"><net_src comp="80" pin="0"/><net_sink comp="749" pin=12"/></net>

<net id="798"><net_src comp="80" pin="0"/><net_sink comp="749" pin=13"/></net>

<net id="799"><net_src comp="50" pin="0"/><net_sink comp="749" pin=14"/></net>

<net id="800"><net_src comp="80" pin="0"/><net_sink comp="749" pin=15"/></net>

<net id="801"><net_src comp="50" pin="0"/><net_sink comp="749" pin=16"/></net>

<net id="802"><net_src comp="50" pin="0"/><net_sink comp="749" pin=17"/></net>

<net id="803"><net_src comp="50" pin="0"/><net_sink comp="749" pin=18"/></net>

<net id="804"><net_src comp="80" pin="0"/><net_sink comp="749" pin=19"/></net>

<net id="805"><net_src comp="80" pin="0"/><net_sink comp="749" pin=20"/></net>

<net id="806"><net_src comp="80" pin="0"/><net_sink comp="749" pin=21"/></net>

<net id="807"><net_src comp="80" pin="0"/><net_sink comp="749" pin=22"/></net>

<net id="808"><net_src comp="80" pin="0"/><net_sink comp="749" pin=23"/></net>

<net id="809"><net_src comp="80" pin="0"/><net_sink comp="749" pin=24"/></net>

<net id="810"><net_src comp="80" pin="0"/><net_sink comp="749" pin=25"/></net>

<net id="811"><net_src comp="80" pin="0"/><net_sink comp="749" pin=26"/></net>

<net id="812"><net_src comp="80" pin="0"/><net_sink comp="749" pin=27"/></net>

<net id="813"><net_src comp="80" pin="0"/><net_sink comp="749" pin=28"/></net>

<net id="814"><net_src comp="80" pin="0"/><net_sink comp="749" pin=29"/></net>

<net id="815"><net_src comp="80" pin="0"/><net_sink comp="749" pin=30"/></net>

<net id="816"><net_src comp="80" pin="0"/><net_sink comp="749" pin=31"/></net>

<net id="817"><net_src comp="80" pin="0"/><net_sink comp="749" pin=32"/></net>

<net id="818"><net_src comp="202" pin="2"/><net_sink comp="749" pin=33"/></net>

<net id="855"><net_src comp="78" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="856"><net_src comp="80" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="857"><net_src comp="80" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="858"><net_src comp="80" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="859"><net_src comp="80" pin="0"/><net_sink comp="819" pin=4"/></net>

<net id="860"><net_src comp="80" pin="0"/><net_sink comp="819" pin=5"/></net>

<net id="861"><net_src comp="80" pin="0"/><net_sink comp="819" pin=6"/></net>

<net id="862"><net_src comp="50" pin="0"/><net_sink comp="819" pin=7"/></net>

<net id="863"><net_src comp="80" pin="0"/><net_sink comp="819" pin=8"/></net>

<net id="864"><net_src comp="80" pin="0"/><net_sink comp="819" pin=9"/></net>

<net id="865"><net_src comp="80" pin="0"/><net_sink comp="819" pin=10"/></net>

<net id="866"><net_src comp="50" pin="0"/><net_sink comp="819" pin=11"/></net>

<net id="867"><net_src comp="80" pin="0"/><net_sink comp="819" pin=12"/></net>

<net id="868"><net_src comp="50" pin="0"/><net_sink comp="819" pin=13"/></net>

<net id="869"><net_src comp="80" pin="0"/><net_sink comp="819" pin=14"/></net>

<net id="870"><net_src comp="80" pin="0"/><net_sink comp="819" pin=15"/></net>

<net id="871"><net_src comp="80" pin="0"/><net_sink comp="819" pin=16"/></net>

<net id="872"><net_src comp="80" pin="0"/><net_sink comp="819" pin=17"/></net>

<net id="873"><net_src comp="80" pin="0"/><net_sink comp="819" pin=18"/></net>

<net id="874"><net_src comp="80" pin="0"/><net_sink comp="819" pin=19"/></net>

<net id="875"><net_src comp="80" pin="0"/><net_sink comp="819" pin=20"/></net>

<net id="876"><net_src comp="80" pin="0"/><net_sink comp="819" pin=21"/></net>

<net id="877"><net_src comp="80" pin="0"/><net_sink comp="819" pin=22"/></net>

<net id="878"><net_src comp="80" pin="0"/><net_sink comp="819" pin=23"/></net>

<net id="879"><net_src comp="80" pin="0"/><net_sink comp="819" pin=24"/></net>

<net id="880"><net_src comp="50" pin="0"/><net_sink comp="819" pin=25"/></net>

<net id="881"><net_src comp="50" pin="0"/><net_sink comp="819" pin=26"/></net>

<net id="882"><net_src comp="80" pin="0"/><net_sink comp="819" pin=27"/></net>

<net id="883"><net_src comp="80" pin="0"/><net_sink comp="819" pin=28"/></net>

<net id="884"><net_src comp="80" pin="0"/><net_sink comp="819" pin=29"/></net>

<net id="885"><net_src comp="50" pin="0"/><net_sink comp="819" pin=30"/></net>

<net id="886"><net_src comp="80" pin="0"/><net_sink comp="819" pin=31"/></net>

<net id="887"><net_src comp="80" pin="0"/><net_sink comp="819" pin=32"/></net>

<net id="888"><net_src comp="202" pin="2"/><net_sink comp="819" pin=33"/></net>

<net id="894"><net_src comp="749" pin="34"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="38" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="40" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="901"><net_src comp="749" pin="34"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="819" pin="34"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="889" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="42" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="915"><net_src comp="903" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="0" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="923"><net_src comp="132" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="134" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="925"><net_src comp="62" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="932"><net_src comp="132" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="136" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="934"><net_src comp="138" pin="0"/><net_sink comp="926" pin=3"/></net>

<net id="941"><net_src comp="132" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="140" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="943"><net_src comp="142" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="950"><net_src comp="132" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="144" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="952"><net_src comp="146" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="960"><net_src comp="148" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="944" pin="4"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="935" pin="4"/><net_sink comp="953" pin=2"/></net>

<net id="963"><net_src comp="926" pin="4"/><net_sink comp="953" pin=3"/></net>

<net id="964"><net_src comp="917" pin="4"/><net_sink comp="953" pin=4"/></net>

<net id="969"><net_src comp="953" pin="5"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="150" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="977"><net_src comp="152" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="965" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="154" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="96" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="986"><net_src comp="156" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="971" pin="4"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="80" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="989"><net_src comp="981" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="995"><net_src comp="158" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="160" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1000"><net_src comp="990" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1008"><net_src comp="162" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="164" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1010"><net_src comp="166" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1015"><net_src comp="1002" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="42" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="156" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="168" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=2"/></net>

<net id="1025"><net_src comp="1017" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="1031"><net_src comp="170" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="160" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1036"><net_src comp="1026" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1041"><net_src comp="313" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="321" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="172" pin="5"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="287" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="1058"><net_src comp="172" pin="5"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="287" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="1067"><net_src comp="458" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1070"><net_src comp="1064" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1071"><net_src comp="1064" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1072"><net_src comp="1064" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1076"><net_src comp="484" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="490" pin="34"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="172" pin="5"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="287" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="1093"><net_src comp="705" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1099"><net_src comp="719" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="194" pin="3"/><net_sink comp="1100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_1 | {1 }
	Port: opCode | {1 }
	Port: metaWritten_1 | {1 }
	Port: ackHeader_ready | {1 }
	Port: ackHeader_idx | {1 }
	Port: ackHeader_header_V | {1 }
	Port: rx_exh2dropFifo_V_da | {2 }
	Port: rx_exh2dropFifo_V_ke | {2 }
	Port: rx_exh2dropFifo_V_la | {2 }
	Port: rx_exhMetaFifo_V | {2 }
	Port: rx_exh2drop_MetaFifo_1 | {2 }
	Port: rdmaHeader_ready | {1 }
	Port: rdmaHeader_idx | {1 }
	Port: rdmaHeader_header_V | {1 }
 - Input state : 
	Port: rx_process_exh<512> : state_1 | {1 }
	Port: rx_process_exh<512> : opCode | {1 }
	Port: rx_process_exh<512> : metaWritten_1 | {1 }
	Port: rx_process_exh<512> : rx_ibh2exh_MetaFifo_s_10 | {1 }
	Port: rx_process_exh<512> : rx_shift2exhFifo_V_d | {1 }
	Port: rx_process_exh<512> : rx_shift2exhFifo_V_k | {1 }
	Port: rx_process_exh<512> : rx_shift2exhFifo_V_l | {1 }
	Port: rx_process_exh<512> : ackHeader_ready | {1 }
	Port: rx_process_exh<512> : ackHeader_idx | {1 }
	Port: rx_process_exh<512> : ackHeader_header_V | {1 }
	Port: rx_process_exh<512> : rdmaHeader_ready | {1 }
	Port: rx_process_exh<512> : rdmaHeader_idx | {1 }
	Port: rx_process_exh<512> : rdmaHeader_header_V | {1 }
  - Chain level:
	State 1
		switch_ln151 : 1
		br_ln293 : 1
		tmp_V_2 : 1
		tmp_24 : 1
		zext_ln414_1 : 2
		icmp_ln414_1 : 3
		trunc_ln414_1 : 1
		st1 : 2
		select_ln414_7 : 4
		tmp_25 : 5
		select_ln414_8 : 6
		select_ln414_9 : 4
		select_ln414_10 : 4
		and_ln414_5 : 5
		xor_ln414_1 : 5
		and_ln414_6 : 5
		and_ln414_7 : 7
		p_Result_10 : 5
		add_ln69_1 : 1
		select_ln210 : 2
		p_Val2_10 : 5
		store_ln210 : 6
		br_ln219 : 1
		empty_206 : 1
		empty_207 : 1
		empty_208 : 2
		br_ln162 : 2
		tmp_i205_i : 1
		br_ln237 : 2
		br_ln242 : 1
		rdmaHeader_ready_1_n : 2
		rdmaHeader_idx_new_0 : 3
		store_ln210 : 4
		store_ln210 : 3
		tmp_V : 1
		tmp_22 : 1
		zext_ln414 : 2
		icmp_ln414 : 3
		trunc_ln414 : 1
		st : 2
		select_ln414 : 4
		tmp_23 : 5
		select_ln414_4 : 6
		select_ln414_5 : 4
		select_ln414_6 : 4
		and_ln414 : 5
		xor_ln414 : 5
		and_ln414_3 : 5
		and_ln414_4 : 7
		p_Result_s : 5
		add_ln69 : 1
		select_ln183 : 2
		p_Val2_11 : 5
		store_ln183 : 6
		icmp_ln187 : 1
		br_ln187 : 2
		br_ln191 : 1
		br_ln198 : 1
		ackHeader_ready_1_ne : 2
		ackHeader_idx_new_0_s : 3
		store_ln183 : 4
		store_ln183 : 3
		select_ln162 : 1
		empty : 1
		storemerge92_i : 1
		store_ln160 : 2
	State 2
		agg_result_V_0_3_i_i : 1
		ret_V : 2
		tmp_numPkg_V : 3
		tmp_2151 : 4
		write_ln228 : 5
		tmp_4135 : 1
		write_ln234 : 2
		tmp_isNak : 1
		tmp165 : 2
		write_ln193 : 3
		tmp_1 : 1
		write_ln194 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |    select_ln414_7_fu_371    |    0    |   107   |
|          |    select_ln414_8_fu_389    |    0    |   107   |
|          |    select_ln414_9_fu_397    |    0    |   107   |
|          |    select_ln414_10_fu_405   |    0    |    2    |
|          |     select_ln210_fu_449     |    0    |    16   |
|          |       p_Val2_10_fu_458      |    0    |   107   |
|  select  |     select_ln414_fu_618     |    0    |    32   |
|          |    select_ln414_4_fu_636    |    0    |    32   |
|          |    select_ln414_5_fu_644    |    0    |    32   |
|          |    select_ln414_6_fu_652    |    0    |    2    |
|          |     select_ln183_fu_696     |    0    |    16   |
|          |       p_Val2_11_fu_705      |    0    |    32   |
|          |     select_ln162_fu_889     |    0    |    2    |
|          |    storemerge92_i_fu_903    |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |      and_ln414_5_fu_413     |    0    |   128   |
|          |      and_ln414_6_fu_425     |    0    |   128   |
|    and   |      and_ln414_7_fu_431     |    0    |   128   |
|          |       and_ln414_fu_660      |    0    |    32   |
|          |      and_ln414_3_fu_672     |    0    |    32   |
|          |      and_ln414_4_fu_678     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |      tmp_i205_i_fu_490      |    0    |   153   |
|    mux   |        tmp_i_i_fu_749       |    0    |   153   |
|          |      tmp_i193_i_fu_819      |    0    |   153   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_10_fu_437     |    0    |   128   |
|    or    |       empty_208_fu_484      |    0    |    2    |
|          |      p_Result_s_fu_684      |    0    |    32   |
|          |         empty_fu_897        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln414_1_fu_419     |    0    |   128   |
|          |       xor_ln414_fu_666      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |      add_ln69_1_fu_443      |    0    |    23   |
|    add   |       add_ln69_fu_690       |    0    |    23   |
|          |         ret_V_fu_965        |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |     icmp_ln414_1_fu_353     |    0    |    20   |
|          |       empty_206_fu_472      |    0    |    11   |
|   icmp   |       empty_207_fu_478      |    0    |    11   |
|          |      icmp_ln414_fu_600      |    0    |    20   |
|          |      icmp_ln187_fu_719      |    0    |    11   |
|          |      tmp_isNak_fu_1011      |    0    |    8    |
|----------|-----------------------------|---------|---------|
| nbreadreq|     grp_nbreadreq_fu_172    |    0    |    0    |
|          |     tmp_nbreadreq_fu_194    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |       grp_read_fu_184       |    0    |    0    |
|          |      tmp_21_read_fu_202     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_208      |    0    |    0    |
|   write  |       grp_write_fu_221      |    0    |    0    |
|          |       grp_write_fu_229      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_279         |    0    |    0    |
|extractvalue|          grp_fu_283         |    0    |    0    |
|          |          grp_fu_287         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_2_fu_337       |    0    |    0    |
|   trunc  |     trunc_ln414_1_fu_359    |    0    |    0    |
|          |         tmp_V_fu_584        |    0    |    0    |
|          |      trunc_ln414_fu_606     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_24_fu_341        |    0    |    0    |
|          |          st1_fu_363         |    0    |    0    |
|          |        tmp_22_fu_588        |    0    |    0    |
|          |          st_fu_610          |    0    |    0    |
|bitconcatenate| agg_result_V_0_3_i_i_fu_953 |    0    |    0    |
|          |       tmp_2151_fu_981       |    0    |    0    |
|          |       tmp_15_i_fu_990       |    0    |    0    |
|          |        tmp165_fu_1017       |    0    |    0    |
|          |       tmp_14_i_fu_1026      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     zext_ln414_1_fu_349     |    0    |    0    |
|   zext   |      zext_ln414_fu_596      |    0    |    0    |
|          |       tmp_4135_fu_997       |    0    |    0    |
|          |        tmp_1_fu_1033        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_25_fu_379        |    0    |    0    |
|          |        tmp_23_fu_626        |    0    |    0    |
|          |  p_Result_124_i_i_i_fu_917  |    0    |    0    |
|partselect|  p_Result_124_1_i_i_fu_926  |    0    |    0    |
|          |  p_Result_124_2_i_i_fu_935  |    0    |    0    |
|          |  p_Result_124_3_i_i_fu_944  |    0    |    0    |
|          |     tmp_numPkg_V_fu_971     |    0    |    0    |
|          |   p_Result_i194_i_fu_1002   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   2025  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|ackHeader_idx_new_0_s_reg_269|   16   |
| ackHeader_ready_1_ne_reg_258|    1   |
|      empty_208_reg_1073     |    1   |
|     icmp_ln187_reg_1096     |    1   |
| metaWritten_1_load_reg_1042 |    1   |
|      p_Val2_10_reg_1064     |   128  |
|      p_Val2_11_reg_1090     |   32   |
| rdmaHeader_idx_new_0_reg_248|   16   |
| rdmaHeader_ready_1_n_reg_237|    1   |
|           reg_303           |   512  |
|           reg_308           |   64   |
|    state_1_load_reg_1038    |    2   |
|       tmp_18_reg_1081       |    1   |
|       tmp_19_reg_1055       |    1   |
|       tmp_20_reg_1046       |    1   |
|     tmp_i205_i_reg_1077     |    1   |
|    tmp_last_V_17_reg_1085   |    1   |
|    tmp_last_V_18_reg_1059   |    1   |
|     tmp_last_V_reg_1050     |    1   |
|         tmp_reg_1100        |    1   |
+-----------------------------+--------+
|            Total            |   783  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_208 |  p6  |   3  |   1  |    3   ||    15   |
| grp_write_fu_221 |  p2  |   3  |  23  |   69   ||    15   |
| grp_write_fu_229 |  p2  |   3  |  145 |   435  ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   507  || 2.02425 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2025  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   783  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   783  |  2070  |
+-----------+--------+--------+--------+
