# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 20:58:58 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# ** Error: (vsim-3033) Instantiation of 'fms_controller' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 112
#         Searched libraries:
#             C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/sim/work
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Error loading design
# End time: 20:58:58 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 11
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 20:59:23 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# ** Error: (vsim-3033) Instantiation of 'fms_controller' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 112
#         Searched libraries:
#             C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/sim/work
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Error loading design
# End time: 20:59:23 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:00:01 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CTR2'.  Expected 17, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'fill_round_key_done'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(256).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (128) for port 'rk_src'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(257).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 113
# ** Warning: (vsim-3722) C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(113): [TFMPC] - Missing connection for port 'round'.
# ** Warning: (vsim-3722) C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(113): [TFMPC] - Missing connection for port 'cypher_zero'.
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 116
# FATAL ERROR while loading design
# Error loading design
# End time: 21:00:01 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:01:27 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/round', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(112).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 113
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 116
# FATAL ERROR while loading design
# Error loading design
# End time: 21:01:27 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:03:42 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 116
# FATAL ERROR while loading design
# Error loading design
# End time: 21:03:42 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:05:22 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/prev_round_key', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(113).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'cyphertext_intermediate'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(425).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 122
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/cypher_zero', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(113).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 122
# Error loading design
# End time: 21:05:22 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:06:43 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'cyphertext_intermediate'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(423).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 122
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/cypher_zero', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(113).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 122
# Error loading design
# End time: 21:06:43 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:07:37 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/cypher_zero', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(113).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 122
# Error loading design
# End time: 21:07:37 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:09:15 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftt0zi8i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt0zi8i
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Load canceled
restart -f
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 21:11:19 on Oct 31,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 2
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:11:24 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftzx3c84".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzx3c84
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 21:14:00 on Oct 31,2024, Elapsed time: 0:02:36
# Errors: 0, Warnings: 1
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:14:06 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftt4byfv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt4byfv
run
quit -sim
# End time: 21:15:22 on Oct 31,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 4 errors.
# 4 compiles, 1 failed with 4 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:19:31 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# ** Error: (vsim-3033) Instantiation of 'fms_controller' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 127
#         Searched libraries:
#             C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/sim/work
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Error loading design
# End time: 21:19:31 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:19:45 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CTR2'.  Expected 16, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (128) for port 'round'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(275).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 128
# ** Warning: (vsim-3722) C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(128): [TFMPC] - Missing connection for port 'cypher_zero'.
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 131
# FATAL ERROR while loading design
# Error loading design
# End time: 21:19:46 on Oct 31,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:20:38 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/round', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CTR2 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 128
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 131
# FATAL ERROR while loading design
# Error loading design
# End time: 21:20:38 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:22:02 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/KS1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 131
# FATAL ERROR while loading design
# Error loading design
# End time: 21:22:02 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:22:52 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'cyphertext_intermediate'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(437).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 137
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/cypher_zero', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(128).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 137
# Error loading design
# End time: 21:22:52 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of aes_core_tb.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:23:38 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/cypher_zero', driven via a port connection, is multiply driven. See C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv(128).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/CYPH1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_starter.sv Line: 137
# Error loading design
# End time: 21:23:39 on Oct 31,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:25:13 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlft46d54w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft46d54w
run
quit -sim
# End time: 21:27:17 on Oct 31,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:27:23 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftfgksw5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfgksw5
run
quit -sim
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
# End time: 21:28:00 on Oct 31,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 5
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:28:06 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlfts4787s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts4787s
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 21:30:25 on Oct 31,2024, Elapsed time: 0:02:19
# Errors: 0, Warnings: 1
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:30:31 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftat0fiv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftat0fiv
run
quit -sim
# End time: 21:32:08 on Oct 31,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:32:14 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftcjzkj9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcjzkj9
run
quit -sim
# End time: 21:46:27 on Oct 31,2024, Elapsed time: 0:14:13
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:46:34 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftq30qaq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq30qaq
run
quit -sim
# End time: 21:47:34 on Oct 31,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:47:41 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlft5ctvri".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5ctvri
run
quit -sim
# End time: 21:51:52 on Oct 31,2024, Elapsed time: 0:04:11
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:52:02 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlft1gev2d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1gev2d
run
quit -sim
# End time: 21:53:28 on Oct 31,2024, Elapsed time: 0:01:26
# Errors: 0, Warnings: 4
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:53:36 on Oct 31,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm_controller
# Loading work.holding
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlft80hfha".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft80hfha
run
