TimeQuest Timing Analyzer report for risac_soc
Sat Nov 16 00:16:55 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock50'
 13. Slow Model Hold: 'clock50'
 14. Slow Model Recovery: 'clock50'
 15. Slow Model Removal: 'clock50'
 16. Slow Model Minimum Pulse Width: 'clock50'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock50'
 25. Fast Model Hold: 'clock50'
 26. Fast Model Recovery: 'clock50'
 27. Fast Model Removal: 'clock50'
 28. Fast Model Minimum Pulse Width: 'clock50'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Setup Transfers
 35. Hold Transfers
 36. Recovery Transfers
 37. Removal Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; risac_soc                                           ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C35F672C7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; risac_soc_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Nov 16 00:16:54 2019 ;
+-------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock50    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 137.12 MHz ; 137.12 MHz      ; clock50    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -6.293 ; -4500.375     ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 0.445 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -1.872 ; -1445.687     ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 2.600 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clock50 ; -2.064 ; -2340.785           ;
+---------+--------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.293 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                                                                ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.333      ;
; -6.292 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                                                                ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.334      ;
; -6.291 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.331      ;
; -6.290 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW246_OTERM1773                                                          ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.330      ;
; -6.290 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.332      ;
; -6.289 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.329      ;
; -6.289 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.329      ;
; -6.289 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW246_OTERM1773                                                          ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.331      ;
; -6.288 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.328      ;
; -6.288 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[3]_NEW287_OTERM1757                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.328      ;
; -6.288 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.330      ;
; -6.288 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.330      ;
; -6.287 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.329      ;
; -6.287 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[3]_NEW287_OTERM1757                                                           ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.329      ;
; -6.267 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.305      ;
; -6.267 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.305      ;
; -6.266 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.306      ;
; -6.266 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.306      ;
; -6.264 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[21]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.302      ;
; -6.264 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.302      ;
; -6.264 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779                                                          ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.302      ;
; -6.264 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW232_OTERM1781                                                          ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.302      ;
; -6.263 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW181_OTERM1785                                                          ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.301      ;
; -6.263 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[21]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.303      ;
; -6.263 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.303      ;
; -6.263 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779                                                          ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.303      ;
; -6.263 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW232_OTERM1781                                                          ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.303      ;
; -6.262 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW181_OTERM1785                                                          ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.302      ;
; -6.260 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.299      ;
; -6.259 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_NEW256_OTERM1763                                                          ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.298      ;
; -6.259 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.003      ; 7.300      ;
; -6.258 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_NEW256_OTERM1763                                                          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 7.299      ;
; -6.247 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.286      ;
; -6.247 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.286      ;
; -6.246 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.003      ; 7.287      ;
; -6.246 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.003      ; 7.287      ;
; -6.245 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW224_OTERM1765                                                           ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.284      ;
; -6.244 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW224_OTERM1765                                                           ; clock50      ; clock50     ; 1.000        ; 0.003      ; 7.285      ;
; -6.237 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]_NEW285_OTERM1769                                                           ; clock50      ; clock50     ; 1.000        ; -0.002     ; 7.273      ;
; -6.236 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.002     ; 7.272      ;
; -6.236 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]_NEW285_OTERM1769                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.274      ;
; -6.235 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.002     ; 7.271      ;
; -6.235 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.002     ; 7.271      ;
; -6.235 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.273      ;
; -6.234 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.272      ;
; -6.234 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.272      ;
; -6.228 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                                                                ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.267      ;
; -6.226 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.265      ;
; -6.225 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW246_OTERM1773                                                          ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.264      ;
; -6.224 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.263      ;
; -6.224 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.263      ;
; -6.223 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.262      ;
; -6.223 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[3]_NEW287_OTERM1757                                                           ; clock50      ; clock50     ; 1.000        ; 0.001      ; 7.262      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                            ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.253      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.215 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.074     ; 7.179      ;
; -6.214 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.252      ;
; -6.214 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                            ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.254      ;
; -6.213 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.253      ;
; -6.202 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.239      ;
; -6.202 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.239      ;
; -6.199 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[16]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.239      ;
; -6.199 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[29]_NEW234_OTERM1775                                                          ; clock50      ; clock50     ; 1.000        ; 0.002      ; 7.239      ;
; -6.199 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[21]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.236      ;
; -6.199 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.236      ;
; -6.199 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779                                                          ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.236      ;
; -6.199 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]_NEW232_OTERM1781                                                          ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.236      ;
; -6.198 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW181_OTERM1785                                                          ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.235      ;
; -6.198 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[16]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.240      ;
; -6.198 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[29]_NEW234_OTERM1775                                                          ; clock50      ; clock50     ; 1.000        ; 0.004      ; 7.240      ;
; -6.195 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.233      ;
; -6.194 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]_NEW256_OTERM1763                                                          ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.232      ;
; -6.182 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.220      ;
; -6.182 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.220      ;
; -6.180 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW224_OTERM1765                                                           ; clock50      ; clock50     ; 1.000        ; 0.000      ; 7.218      ;
; -6.174 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ; clock50      ; clock50     ; 1.000        ; 0.102      ; 7.236      ;
; -6.174 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; clock50      ; clock50     ; 1.000        ; 0.102      ; 7.236      ;
; -6.174 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ; clock50      ; clock50     ; 1.000        ; 0.102      ; 7.236      ;
; -6.174 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ; clock50      ; clock50     ; 1.000        ; 0.102      ; 7.236      ;
; -6.174 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ; clock50      ; clock50     ; 1.000        ; 0.102      ; 7.236      ;
; -6.173 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ; clock50      ; clock50     ; 1.000        ; 0.104      ; 7.237      ;
; -6.173 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; clock50      ; clock50     ; 1.000        ; 0.104      ; 7.237      ;
; -6.173 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ; clock50      ; clock50     ; 1.000        ; 0.104      ; 7.237      ;
; -6.173 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ; clock50      ; clock50     ; 1.000        ; 0.104      ; 7.237      ;
; -6.173 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM1817                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ; clock50      ; clock50     ; 1.000        ; 0.104      ; 7.237      ;
; -6.172 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]_NEW285_OTERM1769                                                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 7.207      ;
; -6.171 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 7.206      ;
; -6.170 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 7.205      ;
; -6.170 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 7.205      ;
; -6.150 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                            ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.187      ;
; -6.149 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.001     ; 7.186      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50'                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]_OTERM1859   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]_OTERM1859   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM1863      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM1863      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[3]_OTERM1005         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[3]_OTERM1005         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1579      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1579      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[0]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[0]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM1735         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM1735         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOf                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOf                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lEx                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lEx                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1573      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1573      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM1855        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM1855        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]_OTERM1575      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]_OTERM1575      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[3]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[3]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]_OTERM1009         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]_OTERM1009         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1077        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1077        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM31         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM31         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[4]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[4]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM1089        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM1089        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[4]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[4]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM35         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM35         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1019       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1019       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[16]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[16]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[16]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[16]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM997          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM997          ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM991          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM991          ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM1049       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM1049       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM1057       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM1057       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[18]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[18]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM1041       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM1041       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[3]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[3]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[12]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[12]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1027        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1027        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1023        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1023        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM9          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM9          ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM39         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM39         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[2]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[2]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[10]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[10]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[9]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[9]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_OTERM25         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_OTERM25         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM41         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM41         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[21]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[21]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[21]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[21]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM43         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM43         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[22]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[22]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[22]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[22]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[2]_OTERM1639          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]_OTERM1587          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]_OTERM1585          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM1583          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM1631          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]_OTERM1627         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[14]_OTERM1621         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[14]_OTERM1623         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26]_OTERM1607         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[30]_OTERM1601         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[30]_OTERM1603         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[18]_OTERM1619         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[22]_OTERM1611         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.872 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[20]_OTERM1615         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.913      ;
; -1.871 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM1581          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.912      ;
; -1.871 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4]_OTERM1635          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.912      ;
; -1.871 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4]_OTERM1633          ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.912      ;
; -1.871 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]_OTERM1625         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.912      ;
; -1.871 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[13]_OTERM1663         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.912      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 2.905      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 2.905      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                           ; clock50      ; clock50     ; 1.000        ; -0.003     ; 2.905      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM1629          ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.907      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[8]_NEW277_OTERM1759  ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]_OTERM1553          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]_OTERM1551          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]_OTERM1669          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]_OTERM1671          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]_OTERM1675          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]_NEW285_OTERM1769  ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]_OTERM1547         ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.907      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]_OTERM1549         ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                  ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[27]                    ; clock50      ; clock50     ; 1.000        ; -0.003     ; 2.905      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                       ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM1541         ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26]_OTERM1605         ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.907      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[26]                    ; clock50      ; clock50     ; 1.000        ; -0.003     ; 2.905      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[31]                    ; clock50      ; clock50     ; 1.000        ; -0.003     ; 2.905      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[30]                    ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[18]_OTERM1617         ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.907      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[22]_OTERM1609         ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]_OTERM1545         ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.906      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                  ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                  ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.870 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; 0.000      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                       ; clock50      ; clock50     ; 1.000        ; 0.002      ; 2.909      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM1735               ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.906      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM985                 ; clock50      ; clock50     ; 1.000        ; 0.005      ; 2.912      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                          ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                          ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                          ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM39               ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM43               ; clock50      ; clock50     ; 1.000        ; 0.005      ; 2.912      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[30]_OTERM1503             ; clock50      ; clock50     ; 1.000        ; -0.043     ; 2.864      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[19]_OTERM1117             ; clock50      ; clock50     ; 1.000        ; -0.043     ; 2.864      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[15]_OTERM1109             ; clock50      ; clock50     ; 1.000        ; -0.043     ; 2.864      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[5]_OTERM69_OTERM1383      ; clock50      ; clock50     ; 1.000        ; 0.002      ; 2.909      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM981                   ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[27]_OTERM1349             ; clock50      ; clock50     ; 1.000        ; -0.043     ; 2.864      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[15]                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[3]                          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]                          ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                        ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                        ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[5]                     ; clock50      ; clock50     ; 1.000        ; -0.004     ; 2.903      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[8]                     ; clock50      ; clock50     ; 1.000        ; -0.004     ; 2.903      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[7]                     ; clock50      ; clock50     ; 1.000        ; -0.004     ; 2.903      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]_OTERM1673          ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.906      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[4]                     ; clock50      ; clock50     ; 1.000        ; 0.005      ; 2.912      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                        ; clock50      ; clock50     ; 1.000        ; 0.005      ; 2.912      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1845         ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1843         ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10]_NEW273_OTERM1761 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[10]                    ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                       ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[9]                     ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9]_OTERM1465          ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.906      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                        ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[11]_OTERM1667         ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.906      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[11]                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                       ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[14]                    ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                       ; clock50      ; clock50     ; 1.000        ; 0.002      ; 2.909      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[13]                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[13]_OTERM1661         ; clock50      ; clock50     ; 1.000        ; 0.007      ; 2.914      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                       ; clock50      ; clock50     ; 1.000        ; 0.002      ; 2.909      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15]_OTERM1657         ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15]_OTERM1659         ; clock50      ; clock50     ; 1.000        ; -0.001     ; 2.906      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[15]                    ; clock50      ; clock50     ; 1.000        ; 0.002      ; 2.909      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                       ; clock50      ; clock50     ; 1.000        ; 0.002      ; 2.909      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; 0.003      ; 2.910      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[16]                  ; clock50      ; clock50     ; 1.000        ; 0.004      ; 2.911      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM1731         ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM1733         ; clock50      ; clock50     ; 1.000        ; 0.001      ; 2.908      ;
; -1.869 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[16]                    ; clock50      ; clock50     ; 1.000        ; -0.002     ; 2.905      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM983                                                                                               ; clock50      ; clock50     ; 0.000        ; 0.002      ; 2.888      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOf                                                                                                        ; clock50      ; clock50     ; 0.000        ; 0.002      ; 2.888      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOs                                                                                                        ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                                                                                             ; clock50      ; clock50     ; 0.000        ; -0.001     ; 2.885      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                                                                                     ; clock50      ; clock50     ; 0.000        ; 0.004      ; 2.890      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM975                                                                                                 ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[4]                                                                                                       ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM35                                                                                             ; clock50      ; clock50     ; 0.000        ; -0.005     ; 2.881      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                                                                      ; clock50      ; clock50     ; 0.000        ; 0.004      ; 2.890      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                                                                                     ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]                                                                                                     ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM1041                                                                                           ; clock50      ; clock50     ; 0.000        ; -0.007     ; 2.879      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                                                                                                      ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                                                                                    ; clock50      ; clock50     ; 0.000        ; -0.001     ; 2.885      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                                                                                                     ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM41                                                                                             ; clock50      ; clock50     ; 0.000        ; 0.004      ; 2.890      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[25]_OTERM1113                                                                                           ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[29]_OTERM1515                                                                                           ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM17                                                                                             ; clock50      ; clock50     ; 0.000        ; -0.001     ; 2.885      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[20]_OTERM1565                                                                                           ; clock50      ; clock50     ; 0.000        ; -0.001     ; 2.885      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[20]                                                                                                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 2.886      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]_OTERM1373                                                                                           ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[9]                                                                                                      ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                                                                                       ; clock50      ; clock50     ; 0.000        ; -0.013     ; 2.873      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                                                                                   ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[3]                                                                                                       ; clock50      ; clock50     ; 0.000        ; -0.007     ; 2.879      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                                                                                   ; clock50      ; clock50     ; 0.000        ; -0.013     ; 2.873      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1035                                                                                            ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[5]                                                                                                       ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|sOf                                                                                                            ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|sOs                                                                                                            ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                          ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                          ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                        ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                        ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator|read_accepted                                                                      ; clock50      ; clock50     ; 0.000        ; -0.006     ; 2.880      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9]                                                                                                   ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[9]                                                                                                               ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9]                                                                                 ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[9]                                             ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                               ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; clock50      ; clock50     ; 0.000        ; -0.008     ; 2.878      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[0]                                        ; clock50      ; clock50     ; 0.000        ; -0.008     ; 2.878      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[2]                                        ; clock50      ; clock50     ; 0.000        ; -0.008     ; 2.878      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_rate_counter[3]                                        ; clock50      ; clock50     ; 0.000        ; -0.008     ; 2.878      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|baud_clk_en                                                 ; clock50      ; clock50     ; 0.000        ; -0.008     ; 2.878      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|break_detect                                                ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[2]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[3]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[4]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[5]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[6]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[7]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[8]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_rate_counter[1]                                        ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|baud_clk_en                                                 ; clock50      ; clock50     ; 0.000        ; -0.015     ; 2.871      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[3]                                              ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[4]                                                                                                   ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[5]                                              ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|tx_data[0]                                              ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|rx_overrun                                                  ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[8]                                                                                                   ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[8]                                          ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[8]                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[8]                                                                                                      ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[3]                                          ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[13]                                                                                                     ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[7]                                                                                                      ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[7]                                                                                                               ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7]                                                                                 ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[7]                                          ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[7]                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                               ; clock50      ; clock50     ; 0.000        ; -0.012     ; 2.874      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[7]                                                                                                      ; clock50      ; clock50     ; 0.000        ; -0.001     ; 2.885      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[11]                                                                                                     ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[2]                                          ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|control_reg[5]                                          ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[5]                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_soc_system_LEDR:ledr|data_out[5]                                                                                                               ; clock50      ; clock50     ; 0.000        ; -0.014     ; 2.872      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[6]_OTERM1039                                                                                            ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[6]_OTERM1037                                                                                            ; clock50      ; clock50     ; 0.000        ; -0.001     ; 2.885      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[6]                                                                                                       ; clock50      ; clock50     ; 0.000        ; -0.013     ; 2.873      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[6]                                                                                                      ; clock50      ; clock50     ; 0.000        ; -0.010     ; 2.876      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22]                                                                                                  ; clock50      ; clock50     ; 0.000        ; -0.005     ; 2.881      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM1137                                                                                               ; clock50      ; clock50     ; 0.000        ; 0.002      ; 2.888      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM1133                                                                                               ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_OTERM1159                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_OTERM1167                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_OTERM1163                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_OTERM1157                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM1151                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM1153                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM1147                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM1149                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM1145                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM1143                                                                                                ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_OTERM1141                                                                                               ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM1135                                                                                               ; clock50      ; clock50     ; 0.000        ; -0.004     ; 2.882      ;
; 2.600 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[20]                                                                                                  ; clock50      ; clock50     ; 0.000        ; 0.003      ; 2.889      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 8.468 ; 8.468 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 7.749 ; 7.749 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 7.627 ; 7.627 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 8.341 ; 8.341 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 8.411 ; 8.411 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 7.783 ; 7.783 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 8.360 ; 8.360 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 8.030 ; 8.030 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 8.075 ; 8.075 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 8.468 ; 8.468 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 8.134 ; 8.134 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 7.627 ; 7.627 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 7.749 ; 7.749 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 7.627 ; 7.627 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 8.341 ; 8.341 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 8.411 ; 8.411 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 7.783 ; 7.783 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 8.360 ; 8.360 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 8.030 ; 8.030 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 8.075 ; 8.075 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 8.468 ; 8.468 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 8.134 ; 8.134 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -2.419 ; -1266.370     ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -0.586 ; -445.656      ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 1.446 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clock50 ; -2.000 ; -1996.480           ;
+---------+--------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.419 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.386      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_we_reg        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg0  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg1  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg2  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg3  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg4  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg5  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg6  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg7  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg8  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.355 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a9~porta_address_reg9  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.318      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.339 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                  ; clock50      ; clock50     ; 1.000        ; -0.066     ; 3.305      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.337 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.060     ; 3.309      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.331 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                  ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.298      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.317 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW291_OTERM1753  ; clock50      ; clock50     ; 1.000        ; -0.063     ; 3.286      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.314 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.281      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a20~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW169_OTERM1777 ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg5 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg6 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg7 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg8 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.311 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg9 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]_NEW250_OTERM1779 ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.275      ;
; -2.304 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[29]_NEW234_OTERM1775 ; clock50      ; clock50     ; 1.000        ; -0.062     ; 3.274      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50'                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]_OTERM1859   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]_OTERM1859   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM1863      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM1863      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[3]_OTERM1005         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[3]_OTERM1005         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1579      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1579      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[0]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[0]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM1735         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM1735         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOf                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOf                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lEx                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lEx                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1573      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1573      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM1855        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM1855        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]_OTERM1575      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]_OTERM1575      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[3]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[3]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]_OTERM1009         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]_OTERM1009         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1077        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1077        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM31         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM31         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[4]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[4]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM1089        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM1089        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[4]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[4]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM35         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM35         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1019       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1019       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[16]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[16]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[16]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[16]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM997          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM997          ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM991          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM991          ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM1049       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM1049       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM1057       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM1057       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[18]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[18]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM1041       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM1041       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[3]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[3]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[12]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[12]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1027        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1027        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1023        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1023        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM9          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM9          ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM39         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM39         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[2]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[2]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[10]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[10]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[9]                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[9]                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_OTERM25         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_OTERM25         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM41         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM41         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[21]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[21]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[21]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[21]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM43         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM43         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[22]                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[22]                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[22]                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[22]                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50'                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.581      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]_OTERM1371                       ; clock50      ; clock50     ; 1.000        ; -0.038     ; 1.580      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]_OTERM967                        ; clock50      ; clock50     ; 1.000        ; -0.042     ; 1.576      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[19]_OTERM1119                       ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.581      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[19]                                ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.581      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[15]                              ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[1]                               ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.612      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[8]_NEW277_OTERM1759            ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[7]                               ; clock50      ; clock50     ; 1.000        ; -0.008     ; 1.610      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[3]                               ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.612      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                  ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]_NEW285_OTERM1769            ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[9]                               ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9]_OTERM1463                    ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.612      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                            ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[11]_OTERM1665                   ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.612      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[11]                              ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[13]                              ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15]_OTERM1657                   ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM1731                   ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM1733                   ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[27]_NEW173_OTERM1483_OTERM1801 ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[27]_NEW173_OTERM1483_OTERM1799 ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                            ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                 ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                 ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[29]                              ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[8]_NEW212_OTERM1487_OTERM1797  ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[8]_NEW212_OTERM1487_OTERM1795  ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[3]_NEW222_OTERM1767            ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]                             ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.617      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[23]_OTERM1709                   ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.612      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                            ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                            ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.586 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                            ; clock50      ; clock50     ; 1.000        ; -0.003     ; 1.615      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                                 ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.616      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM1735                         ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM985                           ; clock50      ; clock50     ; 1.000        ; 0.003      ; 1.620      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                                     ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.611      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                                     ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.611      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                     ; clock50      ; clock50     ; 1.000        ; -0.006     ; 1.611      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                                    ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                                    ; clock50      ; clock50     ; 1.000        ; 0.005      ; 1.622      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                    ; clock50      ; clock50     ; 1.000        ; 0.005      ; 1.622      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                                    ; clock50      ; clock50     ; 1.000        ; 0.005      ; 1.622      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM39                         ; clock50      ; clock50     ; 1.000        ; 0.005      ; 1.622      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM43                         ; clock50      ; clock50     ; 1.000        ; 0.003      ; 1.620      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[30]_OTERM1503                       ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.574      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[8]_OTERM973                         ; clock50      ; clock50     ; 1.000        ; -0.039     ; 1.578      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]_OTERM969                        ; clock50      ; clock50     ; 1.000        ; -0.039     ; 1.578      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[19]_OTERM1117                       ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.574      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[15]_OTERM1109                       ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.574      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[5]_OTERM69_OTERM1383                ; clock50      ; clock50     ; 1.000        ; -0.001     ; 1.616      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM981                             ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[24]                                ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.584      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[24]                                ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.584      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[4]_OTERM65_OTERM1387                ; clock50      ; clock50     ; 1.000        ; -0.039     ; 1.578      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[27]_OTERM1349                       ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.574      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[3]                                    ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[3]                                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]                                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[26]                              ; clock50      ; clock50     ; 1.000        ; 0.006      ; 1.623      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[2]_OTERM1639                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[2]_OTERM1637                    ; clock50      ; clock50     ; 1.000        ; 0.006      ; 1.623      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                  ; clock50      ; clock50     ; 1.000        ; 0.005      ; 1.622      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]_OTERM1587                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]_OTERM1585                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                  ; clock50      ; clock50     ; 1.000        ; 0.005      ; 1.622      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[5]                               ; clock50      ; clock50     ; 1.000        ; -0.007     ; 1.610      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM1583                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM1581                    ; clock50      ; clock50     ; 1.000        ; 0.002      ; 1.619      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[6]                               ; clock50      ; clock50     ; 1.000        ; 0.004      ; 1.621      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM1631                    ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]_OTERM1629                    ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]_OTERM1553                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]_OTERM1551                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[8]                               ; clock50      ; clock50     ; 1.000        ; -0.007     ; 1.610      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]_OTERM1669                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]_OTERM1671                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]_OTERM1673                    ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]_OTERM1675                    ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4]_OTERM1635                    ; clock50      ; clock50     ; 1.000        ; 0.002      ; 1.619      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4]_OTERM1633                    ; clock50      ; clock50     ; 1.000        ; 0.002      ; 1.619      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[4]                               ; clock50      ; clock50     ; 1.000        ; 0.003      ; 1.620      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                  ; clock50      ; clock50     ; 1.000        ; 0.004      ; 1.621      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1845                   ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_OTERM1843                   ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10]_NEW273_OTERM1761           ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[10]                              ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]_OTERM1627                   ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]_OTERM1625                   ; clock50      ; clock50     ; 1.000        ; 0.002      ; 1.619      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                 ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9]_OTERM1465                    ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                  ; clock50      ; clock50     ; 1.000        ; 0.001      ; 1.618      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftEx[12]                              ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]_OTERM1547                   ; clock50      ; clock50     ; 1.000        ; -0.004     ; 1.613      ;
; -0.585 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]_OTERM1549                   ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.612      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                                                      ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.588      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                                                               ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.580      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4]                                                               ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM35                                                      ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.593      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[16]                                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.588      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[16]                                                              ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.571      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                                             ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                                              ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1027                                                     ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.568      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                                                                ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.568      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1023                                                     ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1021                                                     ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                                                                ; clock50      ; clock50     ; 0.000        ; -0.029     ; 1.569      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2]                                                               ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.571      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[25]_OTERM1115                                                    ; clock50      ; clock50     ; 0.000        ; -0.028     ; 1.570      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[29]_OTERM1517                                                    ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.565      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[29]                                                             ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[29]                                                              ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[29]_OTERM1519                                                    ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.565      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                                             ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM7_OTERM1069                                              ; clock50      ; clock50     ; 0.000        ; -0.028     ; 1.570      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM7_OTERM1065                                              ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[7]_OTERM1031                                                     ; clock50      ; clock50     ; 0.000        ; -0.028     ; 1.570      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[8]                                                              ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.580      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8]                                                              ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.580      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[12]                                                              ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.568      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[13]_OTERM1097                                                    ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.565      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[11]                                                              ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.568      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[17]_OTERM1103                                                    ; clock50      ; clock50     ; 0.000        ; -0.028     ; 1.570      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[17]                                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.588      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[5]                                                               ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.571      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[10]                                                              ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.580      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[14]                                                              ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.571      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[16]                                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.588      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22]                                                           ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.593      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[6]                                                              ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.593      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[16]                                                           ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.588      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[7]                                                              ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.593      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                                             ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]                                                           ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.588      ;
; 1.446 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[29]                                                           ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.574      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]_OTERM1859                                                ; clock50      ; clock50     ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM1863                                                   ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1579                                                   ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clock50      ; clock50     ; 0.000        ; -0.011     ; 1.588      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validOs                                                                 ; clock50      ; clock50     ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1573                                                   ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                                              ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]                                                              ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                                                      ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.594      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                                                      ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM1857                                                     ; clock50      ; clock50     ; 0.000        ; 0.001      ; 1.600      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM1855                                                     ; clock50      ; clock50     ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                                ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.594      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011                                                    ; clock50      ; clock50     ; 0.000        ; -0.011     ; 1.588      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]_OTERM1575                                                   ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3]                                                              ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[3]                                                              ; clock50      ; clock50     ; 0.000        ; -0.026     ; 1.573      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                                               ; clock50      ; clock50     ; 0.000        ; -0.021     ; 1.578      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[1]_OTERM53_OTERM1397                                             ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                                 ; clock50      ; clock50     ; 0.000        ; -0.007     ; 1.592      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM987_OTERM1337                                              ; clock50      ; clock50     ; 0.000        ; 0.001      ; 1.600      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM987_OTERM1341                                              ; clock50      ; clock50     ; 0.000        ; 0.001      ; 1.600      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                                                                 ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                                 ; clock50      ; clock50     ; 0.000        ; -0.008     ; 1.591      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM975                                                          ; clock50      ; clock50     ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM31                                                      ; clock50      ; clock50     ; 0.000        ; 0.004      ; 1.603      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[4]                                                              ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM1089                                                     ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1017                                                    ; clock50      ; clock50     ; 0.000        ; -0.015     ; 1.584      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1019                                                    ; clock50      ; clock50     ; 0.000        ; -0.008     ; 1.591      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1015_OTERM1407                                          ; clock50      ; clock50     ; 0.000        ; -0.003     ; 1.596      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                                               ; clock50      ; clock50     ; 0.000        ; -0.008     ; 1.591      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]                                               ; clock50      ; clock50     ; 0.000        ; -0.004     ; 1.595      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                               ; clock50      ; clock50     ; 0.000        ; -0.003     ; 1.596      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                                              ; clock50      ; clock50     ; 0.000        ; -0.003     ; 1.596      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                               ; clock50      ; clock50     ; 0.000        ; -0.003     ; 1.596      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                                                                 ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                                 ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                                 ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.594      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                                                             ; clock50      ; clock50     ; 0.000        ; 0.001      ; 1.600      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                                              ; clock50      ; clock50     ; 0.000        ; -0.012     ; 1.587      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM1057                                                    ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[7]_OTERM49_OTERM1401                                             ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.589      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                                                             ; clock50      ; clock50     ; 0.000        ; 0.001      ; 1.600      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[18]                                                              ; clock50      ; clock50     ; 0.000        ; -0.010     ; 1.589      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]                                                              ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.586      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[3]                                                              ; clock50      ; clock50     ; 0.000        ; 0.004      ; 1.603      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                                                               ; clock50      ; clock50     ; 0.000        ; -0.016     ; 1.583      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[3]_OTERM61_OTERM1389                                             ; clock50      ; clock50     ; 0.000        ; -0.029     ; 1.570      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                                                             ; clock50      ; clock50     ; 0.000        ; 0.001      ; 1.600      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[12]                                                              ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.575      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]                                                              ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[6]                                                               ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.586      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1063_OTERM1359_OTERM1729                                ; clock50      ; clock50     ; 0.000        ; -0.006     ; 1.593      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1025                                                     ; clock50      ; clock50     ; 0.000        ; -0.011     ; 1.588      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                                            ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.586      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[9]                                                            ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.586      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM9                                                       ; clock50      ; clock50     ; 0.000        ; -0.011     ; 1.588      ;
; 1.447 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                                             ; clock50      ; clock50     ; 0.000        ; -0.002     ; 1.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_kra1:auto_generated|ram_block1a17~porta_address_reg9 ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 4.285 ; 4.285 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 3.915 ; 3.915 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 3.971 ; 3.971 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 4.210 ; 4.210 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 4.241 ; 4.241 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 3.944 ; 3.944 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 4.124 ; 4.124 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 4.029 ; 4.029 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 4.100 ; 4.100 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 4.285 ; 4.285 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 4.048 ; 4.048 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 3.915 ; 3.915 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 3.915 ; 3.915 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 3.971 ; 3.971 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 4.210 ; 4.210 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 4.241 ; 4.241 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 3.944 ; 3.944 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 4.124 ; 4.124 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 4.029 ; 4.029 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 4.100 ; 4.100 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 4.285 ; 4.285 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 4.048 ; 4.048 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -6.293    ; 0.215 ; -1.872    ; 1.446   ; -2.064              ;
;  clock50         ; -6.293    ; 0.215 ; -1.872    ; 1.446   ; -2.064              ;
; Design-wide TNS  ; -4500.375 ; 0.0   ; -1445.687 ; 0.0     ; -2340.785           ;
;  clock50         ; -4500.375 ; 0.000 ; -1445.687 ; 0.000   ; -2340.785           ;
+------------------+-----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 8.468 ; 8.468 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 7.749 ; 7.749 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 7.627 ; 7.627 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 8.341 ; 8.341 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 8.411 ; 8.411 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 7.783 ; 7.783 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 8.360 ; 8.360 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 8.030 ; 8.030 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 8.075 ; 8.075 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 8.468 ; 8.468 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 8.134 ; 8.134 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 3.915 ; 3.915 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 3.915 ; 3.915 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 3.971 ; 3.971 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 4.210 ; 4.210 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 4.241 ; 4.241 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 3.944 ; 3.944 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 4.124 ; 4.124 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 4.029 ; 4.029 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 4.100 ; 4.100 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 4.285 ; 4.285 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 4.048 ; 4.048 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 48306    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 48306    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 781      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 781      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Nov 16 00:16:54 2019
Info: Command: quartus_sta risac_soc -c risac_soc
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'risac_soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock50 clock50
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "soc_system|rv32i_core|u_risac|oIbusRead~1|combout"
    Warning (332126): Node "soc_system|rv32i_core|u_risac|oIbusRead~1|datab"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.293     -4500.375 clock50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock50 
Info (332146): Worst-case recovery slack is -1.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.872     -1445.687 clock50 
Info (332146): Worst-case removal slack is 2.600
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.600         0.000 clock50 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2340.785 clock50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.419     -1266.370 clock50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock50 
Info (332146): Worst-case recovery slack is -0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.586      -445.656 clock50 
Info (332146): Worst-case removal slack is 1.446
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.446         0.000 clock50 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1996.480 clock50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 554 megabytes
    Info: Processing ended: Sat Nov 16 00:16:54 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


