{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714032519745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714032519746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:08:39 2024 " "Processing started: Thu Apr 25 10:08:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714032519746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032519746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keySchedule -c keySchedule " "Command: quartus_map --read_settings_files=on --write_settings_files=off keySchedule -c keySchedule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032519746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714032519983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714032519983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulebackup.v 5 5 " "Found 5 design units, including 5 entities, in source file modulebackup.v" { { "Info" "ISGN_ENTITY_NAME" "1 sboxModule " "Found entity 1: sboxModule" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714032525534 ""} { "Info" "ISGN_ENTITY_NAME" "2 keySchedule " "Found entity 2: keySchedule" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714032525534 ""} { "Info" "ISGN_ENTITY_NAME" "3 keyScheduleHelper " "Found entity 3: keyScheduleHelper" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714032525534 ""} { "Info" "ISGN_ENTITY_NAME" "4 subWord " "Found entity 4: subWord" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714032525534 ""} { "Info" "ISGN_ENTITY_NAME" "5 rcon " "Found entity 5: rcon" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714032525534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keySchedule " "Elaborating entity \"keySchedule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714032525559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round10Wire moduleBackup.v(576) " "Verilog HDL or VHDL warning at moduleBackup.v(576): object \"round10Wire\" assigned a value but never read" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714032525564 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputKey moduleBackup.v(606) " "Verilog HDL Always Construct warning at moduleBackup.v(606): variable \"inputKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 606 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525566 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputKey moduleBackup.v(607) " "Verilog HDL Always Construct warning at moduleBackup.v(607): variable \"inputKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 607 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525566 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputKey moduleBackup.v(608) " "Verilog HDL Always Construct warning at moduleBackup.v(608): variable \"inputKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 608 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525566 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputKey moduleBackup.v(609) " "Verilog HDL Always Construct warning at moduleBackup.v(609): variable \"inputKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 609 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525566 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round1Wire moduleBackup.v(614) " "Verilog HDL Always Construct warning at moduleBackup.v(614): variable \"round1Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 614 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525566 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round1Wire moduleBackup.v(615) " "Verilog HDL Always Construct warning at moduleBackup.v(615): variable \"round1Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 615 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525566 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round1Wire moduleBackup.v(616) " "Verilog HDL Always Construct warning at moduleBackup.v(616): variable \"round1Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 616 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round1Wire moduleBackup.v(617) " "Verilog HDL Always Construct warning at moduleBackup.v(617): variable \"round1Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round2Wire moduleBackup.v(622) " "Verilog HDL Always Construct warning at moduleBackup.v(622): variable \"round2Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 622 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round2Wire moduleBackup.v(623) " "Verilog HDL Always Construct warning at moduleBackup.v(623): variable \"round2Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 623 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round2Wire moduleBackup.v(624) " "Verilog HDL Always Construct warning at moduleBackup.v(624): variable \"round2Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 624 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round2Wire moduleBackup.v(625) " "Verilog HDL Always Construct warning at moduleBackup.v(625): variable \"round2Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 625 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round3Wire moduleBackup.v(630) " "Verilog HDL Always Construct warning at moduleBackup.v(630): variable \"round3Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 630 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525567 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round3Wire moduleBackup.v(631) " "Verilog HDL Always Construct warning at moduleBackup.v(631): variable \"round3Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round3Wire moduleBackup.v(632) " "Verilog HDL Always Construct warning at moduleBackup.v(632): variable \"round3Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 632 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round3Wire moduleBackup.v(633) " "Verilog HDL Always Construct warning at moduleBackup.v(633): variable \"round3Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round4Wire moduleBackup.v(638) " "Verilog HDL Always Construct warning at moduleBackup.v(638): variable \"round4Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 638 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round4Wire moduleBackup.v(639) " "Verilog HDL Always Construct warning at moduleBackup.v(639): variable \"round4Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 639 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round4Wire moduleBackup.v(640) " "Verilog HDL Always Construct warning at moduleBackup.v(640): variable \"round4Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 640 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round4Wire moduleBackup.v(641) " "Verilog HDL Always Construct warning at moduleBackup.v(641): variable \"round4Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 641 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525568 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round5Wire moduleBackup.v(646) " "Verilog HDL Always Construct warning at moduleBackup.v(646): variable \"round5Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 646 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round5Wire moduleBackup.v(647) " "Verilog HDL Always Construct warning at moduleBackup.v(647): variable \"round5Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 647 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round5Wire moduleBackup.v(648) " "Verilog HDL Always Construct warning at moduleBackup.v(648): variable \"round5Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 648 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round5Wire moduleBackup.v(649) " "Verilog HDL Always Construct warning at moduleBackup.v(649): variable \"round5Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 649 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round6Wire moduleBackup.v(654) " "Verilog HDL Always Construct warning at moduleBackup.v(654): variable \"round6Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 654 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round6Wire moduleBackup.v(655) " "Verilog HDL Always Construct warning at moduleBackup.v(655): variable \"round6Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 655 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round6Wire moduleBackup.v(656) " "Verilog HDL Always Construct warning at moduleBackup.v(656): variable \"round6Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 656 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525569 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round6Wire moduleBackup.v(657) " "Verilog HDL Always Construct warning at moduleBackup.v(657): variable \"round6Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 657 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round7Wire moduleBackup.v(662) " "Verilog HDL Always Construct warning at moduleBackup.v(662): variable \"round7Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 662 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round7Wire moduleBackup.v(663) " "Verilog HDL Always Construct warning at moduleBackup.v(663): variable \"round7Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 663 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round7Wire moduleBackup.v(664) " "Verilog HDL Always Construct warning at moduleBackup.v(664): variable \"round7Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 664 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round7Wire moduleBackup.v(665) " "Verilog HDL Always Construct warning at moduleBackup.v(665): variable \"round7Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 665 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round8Wire moduleBackup.v(670) " "Verilog HDL Always Construct warning at moduleBackup.v(670): variable \"round8Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 670 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round8Wire moduleBackup.v(671) " "Verilog HDL Always Construct warning at moduleBackup.v(671): variable \"round8Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 671 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round8Wire moduleBackup.v(672) " "Verilog HDL Always Construct warning at moduleBackup.v(672): variable \"round8Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 672 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525570 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round8Wire moduleBackup.v(673) " "Verilog HDL Always Construct warning at moduleBackup.v(673): variable \"round8Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 673 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525571 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round9Wire moduleBackup.v(678) " "Verilog HDL Always Construct warning at moduleBackup.v(678): variable \"round9Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 678 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525571 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round9Wire moduleBackup.v(679) " "Verilog HDL Always Construct warning at moduleBackup.v(679): variable \"round9Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 679 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525571 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round9Wire moduleBackup.v(680) " "Verilog HDL Always Construct warning at moduleBackup.v(680): variable \"round9Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 680 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525571 "|keySchedule"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "round9Wire moduleBackup.v(681) " "Verilog HDL Always Construct warning at moduleBackup.v(681): variable \"round9Wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 681 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714032525571 "|keySchedule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyScheduleHelper keyScheduleHelper:keyScheduleTask1 " "Elaborating entity \"keyScheduleHelper\" for hierarchy \"keyScheduleHelper:keyScheduleTask1\"" {  } { { "moduleBackup.v" "keyScheduleTask1" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714032525705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subWord keyScheduleHelper:keyScheduleTask1\|subWord:step0 " "Elaborating entity \"subWord\" for hierarchy \"keyScheduleHelper:keyScheduleTask1\|subWord:step0\"" {  } { { "moduleBackup.v" "step0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714032525710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sboxModule keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step2 " "Elaborating entity \"sboxModule\" for hierarchy \"keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step2\"" {  } { { "moduleBackup.v" "step2" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714032525714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcon keyScheduleHelper:keyScheduleTask1\|rcon:step1 " "Elaborating entity \"rcon\" for hierarchy \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\"" {  } { { "moduleBackup.v" "step1" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714032525732 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moduleBackup.v(718) " "Verilog HDL Case Statement warning at moduleBackup.v(718): incomplete case statement has no default case item" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 718 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1714032525733 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c moduleBackup.v(717) " "Verilog HDL Always Construct warning at moduleBackup.v(717): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714032525737 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] moduleBackup.v(717) " "Inferred latch for \"c\[0\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] moduleBackup.v(717) " "Inferred latch for \"c\[1\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] moduleBackup.v(717) " "Inferred latch for \"c\[2\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] moduleBackup.v(717) " "Inferred latch for \"c\[3\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] moduleBackup.v(717) " "Inferred latch for \"c\[4\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] moduleBackup.v(717) " "Inferred latch for \"c\[5\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] moduleBackup.v(717) " "Inferred latch for \"c\[6\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] moduleBackup.v(717) " "Inferred latch for \"c\[7\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] moduleBackup.v(717) " "Inferred latch for \"c\[8\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] moduleBackup.v(717) " "Inferred latch for \"c\[9\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] moduleBackup.v(717) " "Inferred latch for \"c\[10\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] moduleBackup.v(717) " "Inferred latch for \"c\[11\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] moduleBackup.v(717) " "Inferred latch for \"c\[12\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] moduleBackup.v(717) " "Inferred latch for \"c\[13\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] moduleBackup.v(717) " "Inferred latch for \"c\[14\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] moduleBackup.v(717) " "Inferred latch for \"c\[15\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] moduleBackup.v(717) " "Inferred latch for \"c\[16\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525738 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] moduleBackup.v(717) " "Inferred latch for \"c\[17\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] moduleBackup.v(717) " "Inferred latch for \"c\[18\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] moduleBackup.v(717) " "Inferred latch for \"c\[19\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] moduleBackup.v(717) " "Inferred latch for \"c\[20\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] moduleBackup.v(717) " "Inferred latch for \"c\[21\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] moduleBackup.v(717) " "Inferred latch for \"c\[22\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] moduleBackup.v(717) " "Inferred latch for \"c\[23\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] moduleBackup.v(717) " "Inferred latch for \"c\[24\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] moduleBackup.v(717) " "Inferred latch for \"c\[25\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] moduleBackup.v(717) " "Inferred latch for \"c\[26\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] moduleBackup.v(717) " "Inferred latch for \"c\[27\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] moduleBackup.v(717) " "Inferred latch for \"c\[28\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] moduleBackup.v(717) " "Inferred latch for \"c\[29\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] moduleBackup.v(717) " "Inferred latch for \"c\[30\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] moduleBackup.v(717) " "Inferred latch for \"c\[31\]\" at moduleBackup.v(717)" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032525739 "|keySchedule|keyScheduleHelper:keyScheduleTask1|rcon:step1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[2\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[2\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[1\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[1\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[0\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[0\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[5\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[5\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[6\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[6\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[7\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[7\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[8\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[8\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[9\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[9\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[10\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[10\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[11\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[11\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[12\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[12\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[13\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[13\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[14\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[14\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[15\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[15\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[16\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[16\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[17\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[17\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[18\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[18\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[19\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[19\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[20\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[20\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[21\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[21\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[22\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[22\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[23\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[23\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[4\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[4\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask10\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask9\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask8\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask7\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask6\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask5\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask4\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask3\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask2\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[3\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[3\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[24\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[24\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[25\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[25\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[26\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[26\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[27\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[27\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[28\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[28\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[29\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[29\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[30\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[30\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[31\] " "LATCH primitive \"keyScheduleHelper:keyScheduleTask1\|rcon:step1\|c\[31\]\" is permanently enabled" {  } { { "moduleBackup.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 717 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714032525932 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "40 " "Found 40 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask10\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask9\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask8\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask7\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask6\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask5\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask4\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask3\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask2\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step5\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step4\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step3\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step2\|Ram0 " "RAM logic \"keyScheduleHelper:keyScheduleTask1\|subWord:step0\|sboxModule:step2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "moduleBackup.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/moduleBackup.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714032526204 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714032526204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714032528758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714032531676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714032533125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714032533125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4348 " "Implemented 4348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714032533506 ""} { "Info" "ICUT_CUT_TM_OPINS" "1280 " "Implemented 1280 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714032533506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2940 " "Implemented 2940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714032533506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714032533506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 365 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 365 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714032533532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:08:53 2024 " "Processing ended: Thu Apr 25 10:08:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714032533532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714032533532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714032533532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714032533532 ""}
