# Register File Assignment

### Problem Statement
Design the Register file with given speifications using Verilog

<img width="781" alt="image" src="https://github.com/devchadha-jmi/SURE-Trust/assets/82091082/bc953703-bf5d-479e-9b32-1723dd819567">

### Block Diagram
<img width="687" alt="image" src="https://github.com/devchadha-jmi/SURE-Trust/assets/82091082/f874b026-fced-464d-9564-fd56da258426">

### Assumptions made
Keeping in view simultaneous read and write
- Read occurs at negedge of clk
- Write occurs at posedge of clk

#### Verilog code of design: [link](https://github.com/devchadha-jmi/SURE-Trust/blob/main/register_file_st_asgn1/register_file_st_asgn1.srcs/sources_1/new/register_top.v)


