
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar 14 16:54:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'duludulu' on host 'duludulu-VMware-Virtual-Platform' (Linux_x86_64 version 6.11.0-17-generic) on Fri Mar 14 16:54:36 CST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.2 LTS
INFO: [HLS 200-10] In directory '/home/duludulu/Documents/hls/vitis_batch_generate_rtl'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script './gen_hls.tcl'
************************************
func_name  : conv_fprop1
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top conv_fprop1 
cflags:-DTBCONFIG_CONV_FPROP1 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONV_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONV_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset conv_fprop1_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 640.527 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:54:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:83:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:83:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:83:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:117:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:117:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:117:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:151:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:151:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:151:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:185:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:185:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:185:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:218:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:218:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:218:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:251:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:251:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:251:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 3.4 seconds. Elapsed time: 4.83 seconds; current allocated memory: 643.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'input_layer1' (../source/hls.cpp:85:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'input_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer1' (../source/hls.cpp:85:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop1' (../source/hls.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop1' (../source/hls.cpp:85:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_110_3> at ../source/hls.cpp:110:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_59_4> at ../source/hls.cpp:59:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.46 seconds. CPU system time: 1.8 seconds. Elapsed time: 7.69 seconds; current allocated memory: 653.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 653.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 653.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 653.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 675.203 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) and 'VITIS_LOOP_59_4'(../source/hls.cpp:59:34) in function 'conv_fprop1' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_54_2'(../source/hls.cpp:54:26) and 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) in function 'conv_fprop1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_3' (../source/hls.cpp:57:30) in function 'conv_fprop1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (../source/hls.cpp:54:26) in function 'conv_fprop1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 694.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 695.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:104) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:104 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:104) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:104) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:104 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:104) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:104) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:104 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:104) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:104) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:104 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:104) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:104) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:104 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:104) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:104) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:104 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:104) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:104.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 25, loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' consists of the following:
	'getelementptr' operation 17 bit ('input_layer2_data_addr', ../source/hls.cpp:61->../source/hls.cpp:104) [58]  (0.000 ns)
	'load' operation 64 bit ('input_layer2_data_load', ../source/hls.cpp:61->../source/hls.cpp:104) on array 'input_layer2_data' [59]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 695.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1_Pipeline_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_110_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 695.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 696.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 696.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline 'VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 697.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1_Pipeline_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop1_Pipeline_VITIS_LOOP_110_3' pipeline 'VITIS_LOOP_110_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1_Pipeline_VITIS_LOOP_110_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 700.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/input_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/c1_conv_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop1/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/input_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/input_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop1/c1_conv_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop1/c1_conv_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.72 seconds; current allocated memory: 703.898 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 708.086 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 714.688 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 74.535 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy conv_fprop1 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : conv_fprop2
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top conv_fprop2 
cflags:-DTBCONFIG_CONV_FPROP2 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONV_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONV_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset conv_fprop2_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 728.645 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:54:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:83:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:83:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:83:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:117:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:117:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:117:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:151:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:151:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:151:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:185:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:185:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:185:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:218:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:218:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:218:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:251:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:251:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:251:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.14 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.75 seconds; current allocated memory: 728.645 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_layer1' (../source/hls.cpp:119:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer1' (../source/hls.cpp:119:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop2' (../source/hls.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop2' (../source/hls.cpp:119:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_144_3> at ../source/hls.cpp:144:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_59_4> at ../source/hls.cpp:59:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.53 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.75 seconds; current allocated memory: 728.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 728.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 728.645 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 748.008 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) and 'VITIS_LOOP_59_4'(../source/hls.cpp:59:34) in function 'conv_fprop2' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_54_2'(../source/hls.cpp:54:26) and 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) in function 'conv_fprop2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_3' (../source/hls.cpp:57:30) in function 'conv_fprop2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (../source/hls.cpp:54:26) in function 'conv_fprop2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 767.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 768.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 768.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:138) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:138 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:138) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:138) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:138 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:138) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:138) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:138 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:138) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:138) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:138 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:138) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:138) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:138 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:138) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:138) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:138 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:138) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:138.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 25, loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' consists of the following:
	'getelementptr' operation 17 bit ('s2_pooling_layer2_data_addr', ../source/hls.cpp:61->../source/hls.cpp:138) [58]  (0.000 ns)
	'load' operation 64 bit ('s2_pooling_layer2_data_load', ../source/hls.cpp:61->../source/hls.cpp:138) on array 's2_pooling_layer2_data' [59]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 768.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2_Pipeline_VITIS_LOOP_144_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_144_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 768.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 768.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 768.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 768.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 768.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline 'VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 768.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2_Pipeline_VITIS_LOOP_144_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop2_Pipeline_VITIS_LOOP_144_3' pipeline 'VITIS_LOOP_144_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2_Pipeline_VITIS_LOOP_144_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 771.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/s2_pooling_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/c3_conv_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop2/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/s2_pooling_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/s2_pooling_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop2/c3_conv_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop2/c3_conv_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.76 seconds; current allocated memory: 775.367 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 778.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.86 seconds; current allocated memory: 784.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 55.754 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy conv_fprop2 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : conv_fprop3
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top conv_fprop3 
cflags:-DTBCONFIG_CONV_FPROP3 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONV_FPROP3 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONV_FPROP3 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset conv_fprop3_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:54:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:83:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:83:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:83:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:117:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:117:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:117:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:151:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:151:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:151:106)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:185:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:185:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:185:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:218:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:218:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:218:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:251:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:251:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:251:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.25 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.83 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop3_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer1' (../source/hls.cpp:153:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer1' (../source/hls.cpp:153:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'convn_valid' into 'conv_fprop3' (../source/hls.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop3' (../source/hls.cpp:153:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_178_3> at ../source/hls.cpp:178:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_59_4> at ../source/hls.cpp:59:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.62 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.84 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 798.867 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 818.043 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) and 'VITIS_LOOP_59_4'(../source/hls.cpp:59:34) in function 'conv_fprop3' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_54_2'(../source/hls.cpp:54:26) and 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) in function 'conv_fprop3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_3' (../source/hls.cpp:57:30) in function 'conv_fprop3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (../source/hls.cpp:54:26) in function 'conv_fprop3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 837.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.05 seconds; current allocated memory: 838.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 838.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:172) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:172 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:172) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:172) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:172 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:172) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:172) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:172 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:172) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:172) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:172 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:172) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:172) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:172 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:172) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:172) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:172 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:172) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:172.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 25, loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' consists of the following:
	'getelementptr' operation 17 bit ('s4_pooling_layer2_data_addr', ../source/hls.cpp:61->../source/hls.cpp:172) [58]  (0.000 ns)
	'load' operation 64 bit ('s4_pooling_layer2_data_load', ../source/hls.cpp:61->../source/hls.cpp:172) on array 's4_pooling_layer2_data' [59]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 838.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 838.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3_Pipeline_VITIS_LOOP_178_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_178_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 838.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 838.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 838.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 838.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 838.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline 'VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 838.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3_Pipeline_VITIS_LOOP_178_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop3_Pipeline_VITIS_LOOP_178_3' pipeline 'VITIS_LOOP_178_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3_Pipeline_VITIS_LOOP_178_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/s4_pooling_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/c5_conv_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop3/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/s4_pooling_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/s4_pooling_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop3/c5_conv_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop3/c5_conv_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.98 seconds; current allocated memory: 844.434 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 847.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 852.676 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop3.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 54.180 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy conv_fprop3 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : max_pooling_fprop1
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top max_pooling_fprop1 
cflags:-DTBCONFIG_MAX_POOLING_FPROP1 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP1 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset max_pooling_fprop1_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 867.762 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:54:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:83:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:83:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:83:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:117:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:117:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:117:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:151:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:151:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:151:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:185:86)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:185:103)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:185:120)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:218:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:218:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:218:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:251:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:251:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:251:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.15 seconds. CPU system time: 0.75 seconds. Elapsed time: 2.92 seconds; current allocated memory: 867.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop1_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer1' (../source/hls.cpp:187:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c1_conv_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_layer1' (../source/hls.cpp:187:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's2_pooling_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'max_pooling_fprop1' (../source/hls.cpp:187:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_204_4> at ../source/hls.cpp:204:35 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_5' is marked as complete unroll implied by the pipeline pragma (../source/hls.cpp:206:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_5' (../source/hls.cpp:206:39) in function 'max_pooling_fprop1' completely with a factor of 2 (../source/hls.cpp:187:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_201_3'. (../source/hls.cpp:201:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.28 seconds. CPU system time: 1.34 seconds. Elapsed time: 7.3 seconds; current allocated memory: 867.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 867.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 867.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 867.762 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 886.328 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 887.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling_fprop1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_4'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln208_1', ../source/hls.cpp:208) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:208).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:208) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:208).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln208_3', ../source/hls.cpp:208) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:208).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln208_3', ../source/hls.cpp:208) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:208).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' (loop 'VITIS_LOOP_204_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:208) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:208).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 11, loop 'VITIS_LOOP_204_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' consists of the following:
	'getelementptr' operation 17 bit ('c1_conv_layer2_data_addr', ../source/hls.cpp:208) [39]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer2_data_load', ../source/hls.cpp:208) on array 'c1_conv_layer2_data' [40]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 887.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 887.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop1' consists of the following:
	'getelementptr' operation 17 bit ('c1_conv_layer2_data_addr', ../source/hls.cpp:203) [146]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer2_data_load', ../source/hls.cpp:203) on array 'c1_conv_layer2_data' [147]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 887.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4' pipeline 'VITIS_LOOP_204_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/c1_conv_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop1/s2_pooling_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling_fprop1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer1_map_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/c1_conv_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/c1_conv_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop1/s2_pooling_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop1/s2_pooling_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.87 seconds; current allocated memory: 889.695 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 892.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 898.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling_fprop1.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling_fprop1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 30.426 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy max_pooling_fprop1 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : max_pooling_fprop2
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top max_pooling_fprop2 
cflags:-DTBCONFIG_MAX_POOLING_FPROP2 -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_MAX_POOLING_FPROP2 -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset max_pooling_fprop2_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 933.812 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:54:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:83:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:83:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:83:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:117:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:117:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:117:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:151:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:151:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:151:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:185:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:185:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:185:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:218:86)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:218:103)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:218:120)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:251:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:251:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:251:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.64 seconds; current allocated memory: 933.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/max_pooling_fprop2_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer1' (../source/hls.cpp:220:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c3_conv_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer1' (../source/hls.cpp:220:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 's4_pooling_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'max_pooling_fprop2' (../source/hls.cpp:220:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_237_4> at ../source/hls.cpp:237:35 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_239_5' is marked as complete unroll implied by the pipeline pragma (../source/hls.cpp:239:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_5' (../source/hls.cpp:239:39) in function 'max_pooling_fprop2' completely with a factor of 2 (../source/hls.cpp:220:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_234_3'. (../source/hls.cpp:234:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.51 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.66 seconds; current allocated memory: 933.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 933.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 933.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 933.812 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 952.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 953.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling_fprop2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_4'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' (loop 'VITIS_LOOP_237_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln241_1', ../source/hls.cpp:241) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:241).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' (loop 'VITIS_LOOP_237_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:241) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:241).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' (loop 'VITIS_LOOP_237_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln241_3', ../source/hls.cpp:241) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:241).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' (loop 'VITIS_LOOP_237_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'and' operation 1 bit ('and_ln241_3', ../source/hls.cpp:241) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:241).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' (loop 'VITIS_LOOP_237_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation 64 bit ('max_value', ../source/hls.cpp:241) and 'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:241).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 11, loop 'VITIS_LOOP_237_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' consists of the following:
	'getelementptr' operation 17 bit ('c3_conv_layer2_data_addr', ../source/hls.cpp:241) [39]  (0.000 ns)
	'load' operation 64 bit ('c3_conv_layer2_data_load', ../source/hls.cpp:241) on array 'c3_conv_layer2_data' [40]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 953.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 953.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'max_pooling_fprop2' consists of the following:
	'getelementptr' operation 17 bit ('c3_conv_layer2_data_addr', ../source/hls.cpp:236) [146]  (0.000 ns)
	'load' operation 64 bit ('c3_conv_layer2_data_load', ../source/hls.cpp:236) on array 'c3_conv_layer2_data' [147]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 953.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 953.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4' pipeline 'VITIS_LOOP_237_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 953.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_fprop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/c3_conv_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling_fprop2/s4_pooling_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling_fprop2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer1_map_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/c3_conv_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/c3_conv_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pooling_fprop2/s4_pooling_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'max_pooling_fprop2/s4_pooling_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_fprop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.87 seconds; current allocated memory: 956.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 959.570 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 965.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling_fprop2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling_fprop2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 31.391 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy max_pooling_fprop2 RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
************************************
func_name  : fully_connected_fprop
hls_exec   : 1
copy_rtl   : 1
ap_ce      : 1
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: source hls.tcl
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top fully_connected_fprop 
cflags:-DTBCONFIG_FULLY_CONNECTED_FPROP -DXMEM_ARRAY_LATENCY_3=1
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_FULLY_CONNECTED_FPROP -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_FULLY_CONNECTED_FPROP -DXMEM_ARRAY_LATENCY_3=1 
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset fully_connected_fprop_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 999.973 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:54:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:83:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:83:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:83:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:117:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:117:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:117:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:151:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:151:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:151:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:185:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:185:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:185:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:218:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:218:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:218:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:251:92)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:251:109)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:251:126)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.07 seconds. CPU system time: 0.57 seconds. Elapsed time: 2.68 seconds; current allocated memory: 999.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer1' (../source/hls.cpp:253:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'output_layer1' (../source/hls.cpp:253:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'output_layer2'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'fully_connected_fprop' (../source/hls.cpp:253:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_262_2> at ../source/hls.cpp:262:27 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.42 seconds. CPU system time: 1.17 seconds. Elapsed time: 7.02 seconds; current allocated memory: 999.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 999.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 999.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 999.973 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1018.441 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_259_1'(../source/hls.cpp:259:20) and 'VITIS_LOOP_262_2'(../source/hls.cpp:262:27) in function 'fully_connected_fprop' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_1' (../source/hls.cpp:259:20) in function 'fully_connected_fprop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1019.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected_fprop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' (loop 'VITIS_LOOP_262_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' (loop 'VITIS_LOOP_262_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' (loop 'VITIS_LOOP_262_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' (loop 'VITIS_LOOP_262_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' (loop 'VITIS_LOOP_262_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' (loop 'VITIS_LOOP_262_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 21, loop 'VITIS_LOOP_262_2'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' consists of the following:
	'getelementptr' operation 17 bit ('c5_conv_layer2_data_addr', ../source/hls.cpp:264) [31]  (0.000 ns)
	'load' operation 64 bit ('c5_conv_layer2_data_load', ../source/hls.cpp:264) on array 'c5_conv_layer2_data' [34]  (2.983 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1019.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1019.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1019.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2' pipeline 'VITIS_LOOP_262_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1019.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer1_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer1_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer1_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer1_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer1_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer1_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_dW' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer2_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected_fprop' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer1_map_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer1_map_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer1_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer1_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer1_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer1_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_dW_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_dW_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer2_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer2_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_fprop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1021.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1023.621 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.005 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected_fprop.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected_fprop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 29.125 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: close_project 
Copy fully_connected_fprop RTL to /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example//hls
current_dir: /home/duludulu/Documents/hls/vitis_batch_generate_rtl
INFO: [HLS 200-112] Total CPU user time: 35.72 seconds. Total CPU system time: 18.08 seconds. Total elapsed time: 82.92 seconds; peak allocated memory: 1.005 GB.
