`timescale 1ns / 1ps

/*
    Name: Damien Stephens
    Class: FPGA Design
    Last Modified: 03/10/2021
    
    About: This program is intended to be implemented on the Basys 3 FPGA. 
           Two Pmod boards, PmodACL and PmodGPS, are used to acquire data.
           
    This code will be hosted on my GitHub account as a public repo and will 
    inherit the GNU GPL-3.0 License.
*/


module main();
endmodule
