<?xml version="1.0" encoding="ISO-8859-1" ?>
<chapter>
<section niv='1'><title>Output Files</title>
&generatedVHDL;
&generatedVerilog;
&cns;
</section></chapter>
