Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC.qsys --block-symbol-file --output-directory=D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 15.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.0]
Progress: Parameterizing module KEY
Progress: Adding TESTLED [altera_avalon_pio 15.0]
Progress: Parameterizing module TESTLED
Progress: Adding TIMER [altera_avalon_timer 15.0]
Progress: Parameterizing module TIMER
Progress: Adding TOUCHDATA [altera_avalon_pio 15.0]
Progress: Parameterizing module TOUCHDATA
Progress: Adding TURN [altera_avalon_pio 15.0]
Progress: Parameterizing module TURN
Progress: Adding cycloneSPI_0 [cycloneSPI 1.0]
Progress: Parameterizing module cycloneSPI_0
Progress: Adding mapTransfer [mapTransfer3 1.0]
Progress: Parameterizing module mapTransfer
Progress: Adding mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module mem
Progress: Adding mtl_interface_irq_0 [mtl_interface_irq 1.0]
Progress: Parameterizing module mtl_interface_irq_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.CPU: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: MTL_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC.TOUCHDATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
<<<<<<< HEAD
Error: MTL_SOPC.CLK_50.clk/cycloneSPI_0.clock: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.CLK_50.clk_reset/cycloneSPI_0.reset: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.clock_sink must be connected to a clock output
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.reset_sink must be connected to a reset source
Info: ip-generate succeeded.
=======
Warning: MTL_SOPC.mtl_interface_irq_0: Interrupt sender mtl_interface_irq_0.ins_irq0 is not connected to an interrupt receiver
Info: qsys-generate succeeded.
>>>>>>> addd119a196e0f16961ae63bce1fbb921569d96d
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC.qsys --synthesis=VERILOG --output-directory=D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 15.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.0]
Progress: Parameterizing module KEY
Progress: Adding TESTLED [altera_avalon_pio 15.0]
Progress: Parameterizing module TESTLED
Progress: Adding TIMER [altera_avalon_timer 15.0]
Progress: Parameterizing module TIMER
Progress: Adding TOUCHDATA [altera_avalon_pio 15.0]
Progress: Parameterizing module TOUCHDATA
Progress: Adding TURN [altera_avalon_pio 15.0]
Progress: Parameterizing module TURN
Progress: Adding cycloneSPI_0 [cycloneSPI 1.0]
Progress: Parameterizing module cycloneSPI_0
Progress: Adding mapTransfer [mapTransfer3 1.0]
Progress: Parameterizing module mapTransfer
Progress: Adding mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module mem
Progress: Adding mtl_interface_irq_0 [mtl_interface_irq 1.0]
Progress: Parameterizing module mtl_interface_irq_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.CPU: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: MTL_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC.TOUCHDATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
<<<<<<< HEAD
Error: MTL_SOPC.CLK_50.clk/cycloneSPI_0.clock: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.CLK_50.clk_reset/cycloneSPI_0.reset: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.clock_sink must be connected to a clock output
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.reset_sink must be connected to a reset source
Info: MTL_SOPC: Generating MTL_SOPC "MTL_SOPC" for QUARTUS_SYNTH
Error: cycloneSPI_0_avs_s0_translator.avalon_anti_slave_0: Cannot connect cycloneSPI_0_avs_s0_translator.reset because cycloneSPI_0.reset_sink is not connected 
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Warning: MTL_SOPC: "No matching role found for CLK_50:clk:clk_out (clk)"
Warning: MTL_SOPC: "No matching role found for CLK_50:clk_reset:reset_n_out (reset)"
Info: MTL_SOPC: Done "MTL_SOPC" with 1 modules, 0 files
Error: ip-generate failed with exit code 1: 5 Errors, 3 Warnings
=======
Warning: MTL_SOPC.mtl_interface_irq_0: Interrupt sender mtl_interface_irq_0.ins_irq0 is not connected to an interrupt receiver
Info: MTL_SOPC: Generating MTL_SOPC "MTL_SOPC" for QUARTUS_SYNTH
Info: CPU: "MTL_SOPC" instantiated altera_nios2_gen2 "CPU"
Info: JTAG_UART: Starting RTL generation for module 'MTL_SOPC_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MTL_SOPC_JTAG_UART --dir=/tmp/alt6877_1249141843393798221.dir/0001_JTAG_UART_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6877_1249141843393798221.dir/0001_JTAG_UART_gen//MTL_SOPC_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'MTL_SOPC_JTAG_UART'
Info: JTAG_UART: "MTL_SOPC" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: KEY: Starting RTL generation for module 'MTL_SOPC_KEY'
Info: KEY:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_KEY --dir=/tmp/alt6877_1249141843393798221.dir/0002_KEY_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6877_1249141843393798221.dir/0002_KEY_gen//MTL_SOPC_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'MTL_SOPC_KEY'
Info: KEY: "MTL_SOPC" instantiated altera_avalon_pio "KEY"
Info: TESTLED: Starting RTL generation for module 'MTL_SOPC_TESTLED'
Info: TESTLED:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_TESTLED --dir=/tmp/alt6877_1249141843393798221.dir/0003_TESTLED_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6877_1249141843393798221.dir/0003_TESTLED_gen//MTL_SOPC_TESTLED_component_configuration.pl  --do_build_sim=0  ]
Info: TESTLED: Done RTL generation for module 'MTL_SOPC_TESTLED'
Info: TESTLED: "MTL_SOPC" instantiated altera_avalon_pio "TESTLED"
Info: TIMER: Starting RTL generation for module 'MTL_SOPC_TIMER'
Info: TIMER:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64//perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MTL_SOPC_TIMER --dir=/tmp/alt6877_1249141843393798221.dir/0004_TIMER_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6877_1249141843393798221.dir/0004_TIMER_gen//MTL_SOPC_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'MTL_SOPC_TIMER'
Info: TIMER: "MTL_SOPC" instantiated altera_avalon_timer "TIMER"
Info: TOUCHDATA: Starting RTL generation for module 'MTL_SOPC_TOUCHDATA'
Info: TOUCHDATA:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_TOUCHDATA --dir=/tmp/alt6877_1249141843393798221.dir/0005_TOUCHDATA_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6877_1249141843393798221.dir/0005_TOUCHDATA_gen//MTL_SOPC_TOUCHDATA_component_configuration.pl  --do_build_sim=0  ]
Info: TOUCHDATA: Done RTL generation for module 'MTL_SOPC_TOUCHDATA'
Info: TOUCHDATA: "MTL_SOPC" instantiated altera_avalon_pio "TOUCHDATA"
Info: mapTransfer: "MTL_SOPC" instantiated mapTransfer "mapTransfer"
Info: mem: Starting RTL generation for module 'MTL_SOPC_mem'
Info: mem:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MTL_SOPC_mem --dir=/tmp/alt6877_1249141843393798221.dir/0007_mem_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6877_1249141843393798221.dir/0007_mem_gen//MTL_SOPC_mem_component_configuration.pl  --do_build_sim=0  ]
Info: mem: Done RTL generation for module 'MTL_SOPC_mem'
Info: mem: "MTL_SOPC" instantiated altera_avalon_onchip_memory2 "mem"
Info: mtl_interface_irq_0: "MTL_SOPC" instantiated mtl_interface_irq "mtl_interface_irq_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MTL_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "MTL_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MTL_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'MTL_SOPC_CPU_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64//eperlcmd -I /opt/altera_lite/15.1/quartus/linux64//perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MTL_SOPC_CPU_cpu --dir=/tmp/alt6877_1249141843393798221.dir/0011_cpu_gen/ --quartus_bindir=/opt/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6877_1249141843393798221.dir/0011_cpu_gen//MTL_SOPC_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.03.17 11:56:32 (*) Starting Nios II generation
Info: cpu: # 2016.03.17 11:56:32 (*)   Checking for plaintext license.
Info: cpu: # 2016.03.17 11:56:40 (*)   Plaintext license not found.
Info: cpu: # 2016.03.17 11:56:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.03.17 11:56:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.03.17 11:56:40 (*)   Creating all objects for CPU
Info: cpu: # 2016.03.17 11:56:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.03.17 11:56:41 (*)   Creating plain-text RTL
Info: cpu: # 2016.03.17 11:56:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MTL_SOPC_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: mapTransfer_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mapTransfer_avalon_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mapTransfer_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mapTransfer_avalon_slave_rsp_width_adapter"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: MTL_SOPC: Done "MTL_SOPC" with 37 modules, 59 files
Info: qsys-generate succeeded.
>>>>>>> addd119a196e0f16961ae63bce1fbb921569d96d
Info: Finished: Create HDL design files for synthesis
