# vsim -novopt ahb_top -c -do "run -all;exit" -l log/ahb_master_incr_test.log "+UVM_TESTNAME=ahb_master_incr_test" "+UVM_VERBOSITY=UVM_DEBUG" 
# Start time: 14:35:53 on Feb 13,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.ahb_pkg
# Loading work.ahb_top_sv_unit
# Loading work.ahb_top
# Loading work.ahb_inf
# Loading work.ahb_dut_wrapper
# Loading work.ahb_dut
# Loading mtiUvm.questa_uvm_pkg
# Loading work.ahb_mas_inf
# Loading work.ahb_assertion
# Loading work.ahb_slv_inf
# ** Warning: (vsim-3015) ../HDL_interconnect/ahb_dut_wrapper.sv(21): [PCDPC] - Port size (4) does not match connection size (1) for port 'hmaster_s0'. The port definition is at: ../HDL_interconnect/ahb_dut.v(60).
#    Time: 0 ns  Iteration: 0  Instance: /ahb_top/DUT/dut File: ../HDL_interconnect/ahb_dut.v
# Loading C:/questasim64_10.4e/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test ahb_master_incr_test...
# UVM_INFO ../test/ahb_master_incr_test.sv(50) @ 0: uvm_test_top [build_phase] Entered...
# ----------------------------------------------------------------------
# Name                 Type                             Size  Value     
# ----------------------------------------------------------------------
# env_cfg              ahb_env_config                   -     @513      
#   has_scoreboard     integral                         1     'h0       
#   has_coverage       integral                         1     'h0       
#   no_of_uvc          integral                         32    'h2       
#   uvc_cfg            da(object)                       2     -         
#     [0]              ahb_uvc_config                   -     @514      
#       master_cfg     da(object)                       1     -         
#         [0]          ahb_mas_agent_cfg                -     @516      
#           is_active  uvm_active_passive_enum          1     UVM_ACTIVE
#           is_enable  uvm_checker_enable_disable_enum  1     ENABLE    
#       slave_cfg      da(object)                       0     -         
#     [1]              ahb_uvc_config                   -     @515      
#       master_cfg     da(object)                       0     -         
#       slave_cfg      da(object)                       1     -         
#         [0]          ahb_slv_agent_cfg                -     @517      
#           is_active  uvm_active_passive_enum          1     UVM_ACTIVE
#           is_enable  uvm_checker_enable_disable_enum  1     DISABLE   
# ----------------------------------------------------------------------
# UVM_INFO ../test/ahb_master_incr_test.sv(63) @ 0: uvm_test_top [build_phase] Exiting...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------
# Name                           Type                        Size  Value
# ----------------------------------------------------------------------
# uvm_test_top                   ahb_master_incr_test        -     @504 
#   env_h                        ahb_env                     -     @518 
#     ahb_uvc_h[0]               ahb_uvc                     -     @541 
#       mas_agent_h[i]           uvm_agent                   -     @563 
#         mas_chk_h              ahb_mas_checker             -     @760 
#           mas_ai_ch            uvm_analysis_imp            -     @768 
#         mas_drv_h              uvm_driver #(REQ,RSP)       -     @699 
#           rsp_port             uvm_analysis_port           -     @716 
#           seq_item_port        uvm_seq_item_pull_port      -     @707 
#         mas_mon_h              uvm_monitor                 -     @725 
#           mas_ap_ch            uvm_analysis_port           -     @742 
#           mas_ap_mon           uvm_analysis_port           -     @733 
#           mas_mon_cc           uvm_analysis_port           -     @751 
#         mas_seqr_h             uvm_sequencer               -     @576 
#           rsp_export           uvm_analysis_export         -     @584 
#           seq_item_export      uvm_seq_item_pull_imp       -     @690 
#           arbitration_queue    array                       0     -    
#           lock_queue           array                       0     -    
#           num_last_reqs        integral                    32    'd1  
#           num_last_rsps        integral                    32    'd1  
#     ahb_uvc_h[1]               ahb_uvc                     -     @549 
#       slv_agent_h[i]           uvm_agent                   -     @790 
#         slv_drv_h              uvm_driver #(REQ,RSP)       -     @988 
#           rsp_port             uvm_analysis_port           -     @1005
#           seq_item_port        uvm_seq_item_pull_port      -     @996 
#         slv_mon_h              uvm_monitor                 -     @1014
#           slv_ap_mon           uvm_analysis_port           -     @1022
#           slv_mon_cc           uvm_analysis_port           -     @1040
#           slv_mon_sb           uvm_analysis_port           -     @1031
#         slv_seqr_h             uvm_sequencer               -     @803 
#           item_collected_fifo  uvm_tlm_analysis_fifo #(T)  -     @935 
#             analysis_export    uvm_analysis_imp            -     @979 
#             get_ap             uvm_analysis_port           -     @970 
#             get_peek_export    uvm_get_peek_imp            -     @952 
#             put_ap             uvm_analysis_port           -     @961 
#             put_export         uvm_put_imp                 -     @943 
#           item_export          uvm_analysis_export         -     @926 
#           rsp_export           uvm_analysis_export         -     @811 
#           seq_item_export      uvm_seq_item_pull_imp       -     @917 
#           arbitration_queue    array                       0     -    
#           lock_queue           array                       0     -    
#           num_last_reqs        integral                    32    'd1  
#           num_last_rsps        integral                    32    'd1  
# ----------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO ../slv_agent/ahb_slave_monitor.sv(104) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_mon_h [SLAVE MONITOR] THIS IS INSIDE SLAVE MONITOR RESET
# UVM_INFO ../slv_agent/ahb_slave_driver.sv(161) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_drv_h [SLAVE DRIVER] SLAVE SIDE RESET
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO ../mas_agent/ahb_master_monitor.sv(100) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_mon_h [RESET] THIS IS MASTER MONITOR RESET
# UVM_INFO ../mas_agent/ahb_master_driver.sv(134) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_drv_h [MASTER DRIVER] THIS IS MASTER SIDE RESET
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[1].slv_agent_h[i].slv_seqr_h [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1385) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[i].mas_seqr_h [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   51
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MASTER DRIVER]     1
# [PHASESEQ]    26
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RESET]     1
# [RNTST]     1
# [SLAVE DRIVER]     1
# [SLAVE MONITOR]     1
# [UVMTOP]     1
# [build_phase]     2
# ** Note: $finish    : C:/questasim64_10.4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 217  Instance: /ahb_top
# End time: 14:35:56 on Feb 13,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
