
                               Synplify Pro (R) 

                  Version V-2023.09M for win64 - Jan 04, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Microchip\Libero_SoC_v2024.1\SynplifyPro
Hostname:    AARON
Date:        Mon Feb 24 14:14:50 2025
Version:     V-2023.09M

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log MPFS_ICICLE_KIT_BASE_DESIGN_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis
log file: "C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr"
Running: synthesis in foreground

Running MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis

Running Flow: compile (Compile) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:14:51 2025

Running Flow: compile_flow (Compile Process) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:14:51 2025

Running: compiler (Compile Input) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:14:51 2025
Copied C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs to C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs

compiler completed
# Mon Feb 24 14:16:15 2025

Return Code: 0
Run Time:00h:01m:23s

Running: multi_srs_gen (Multi-srs Generator) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:16:16 2025

multi_srs_gen completed
# Mon Feb 24 14:16:19 2025

Return Code: 0
Run Time:00h:00m:03s
Copied C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs to C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs
Complete: Compile Process on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis

Running: premap (Premap) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:16:19 2025

premap completed with warnings
# Mon Feb 24 14:16:48 2025

Return Code: 1
Run Time:00h:00m:29s
Complete: Compile on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis

Running Flow: map (Map) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:16:48 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Mon Feb 24 14:16:48 2025
Copied C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_m.srm to C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srm

fpga_mapper completed with warnings
# Mon Feb 24 14:18:10 2025

Return Code: 1
Run Time:00h:01m:22s
Complete: Map on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
Complete: Logic Synthesis on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
Copied C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr to C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\backup\MPFS_ICICLE_KIT_BASE_DESIGN.srr
TCL script complete: "MPFS_ICICLE_KIT_BASE_DESIGN_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
