{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619912774435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619912774441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 02 01:46:14 2021 " "Processing started: Sun May 02 01:46:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619912774441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912774441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_IP -c VGA_IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_IP -c VGA_IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912774441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619912775071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619912775071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-rtl " "Found design unit 1: VGA_Controller-rtl" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/VGA_Controller.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912783864 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/VGA_Controller.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912783864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912783864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_RAM-rtl " "Found design unit 1: DP_RAM-rtl" {  } { { "DP_RAM.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/DP_RAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912783868 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_RAM " "Found entity 1: DP_RAM" {  } { { "DP_RAM.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/DP_RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912783868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912783868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ip.vhd 2 1 " "Using design file vga_ip.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_IP-rtl " "Found design unit 1: VGA_IP-rtl" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912784076 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP " "Found entity 1: VGA_IP" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912784076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619912784076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_IP " "Elaborating entity \"VGA_IP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619912784078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_reg vga_ip.vhd(101) " "VHDL Process Statement warning at vga_ip.vhd(101): signal \"s_data_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619912784090 "|VGA_IP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_RAM DP_RAM:inst_DPRAM " "Elaborating entity \"DP_RAM\" for hierarchy \"DP_RAM:inst_DPRAM\"" {  } { { "vga_ip.vhd" "inst_DPRAM" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619912784122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst_controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst_controller\"" {  } { { "vga_ip.vhd" "inst_controller" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619912784182 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DP_RAM:inst_DPRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DP_RAM:inst_DPRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619912784481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619912784481 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619912784481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_RAM:inst_DPRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DP_RAM:inst_DPRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619912784628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_RAM:inst_DPRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DP_RAM:inst_DPRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619912784628 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619912784628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ckc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ckc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ckc1 " "Found entity 1: altsyncram_ckc1" {  } { { "db/altsyncram_ckc1.tdf" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/db/altsyncram_ckc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912784685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912784685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r8a " "Found entity 1: decode_r8a" {  } { { "db/decode_r8a.tdf" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/db/decode_r8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912784758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912784758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912784815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912784815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619912784877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912784877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[3\] GND " "Pin \"dout\[3\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[5\] GND " "Pin \"dout\[5\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[8\] GND " "Pin \"dout\[8\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[9\] GND " "Pin \"dout\[9\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[10\] GND " "Pin \"dout\[10\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[12\] GND " "Pin \"dout\[12\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[13\] GND " "Pin \"dout\[13\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[14\] GND " "Pin \"dout\[14\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[15\] GND " "Pin \"dout\[15\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[16\] GND " "Pin \"dout\[16\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[17\] GND " "Pin \"dout\[17\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[18\] GND " "Pin \"dout\[18\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[19\] GND " "Pin \"dout\[19\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[20\] GND " "Pin \"dout\[20\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[21\] GND " "Pin \"dout\[21\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[22\] GND " "Pin \"dout\[22\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[23\] GND " "Pin \"dout\[23\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[24\] GND " "Pin \"dout\[24\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[25\] GND " "Pin \"dout\[25\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[26\] GND " "Pin \"dout\[26\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[27\] GND " "Pin \"dout\[27\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[28\] GND " "Pin \"dout\[28\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[29\] GND " "Pin \"dout\[29\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[30\] GND " "Pin \"dout\[30\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[31\] GND " "Pin \"dout\[31\]\" is stuck at GND" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619912785216 "|VGA_IP|dout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619912785216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619912785280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619912785829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619912785829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_n " "No output dependent on input pin \"read_n\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|read_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[3\] " "No output dependent on input pin \"din\[3\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[4\] " "No output dependent on input pin \"din\[4\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[5\] " "No output dependent on input pin \"din\[5\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[6\] " "No output dependent on input pin \"din\[6\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[7\] " "No output dependent on input pin \"din\[7\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[8\] " "No output dependent on input pin \"din\[8\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[9\] " "No output dependent on input pin \"din\[9\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[10\] " "No output dependent on input pin \"din\[10\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[11\] " "No output dependent on input pin \"din\[11\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[12\] " "No output dependent on input pin \"din\[12\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[13\] " "No output dependent on input pin \"din\[13\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[14\] " "No output dependent on input pin \"din\[14\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[15\] " "No output dependent on input pin \"din\[15\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[16\] " "No output dependent on input pin \"din\[16\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[17\] " "No output dependent on input pin \"din\[17\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[18\] " "No output dependent on input pin \"din\[18\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[19\] " "No output dependent on input pin \"din\[19\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[20\] " "No output dependent on input pin \"din\[20\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[21\] " "No output dependent on input pin \"din\[21\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[22\] " "No output dependent on input pin \"din\[22\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[23\] " "No output dependent on input pin \"din\[23\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[24\] " "No output dependent on input pin \"din\[24\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[25\] " "No output dependent on input pin \"din\[25\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[26\] " "No output dependent on input pin \"din\[26\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[27\] " "No output dependent on input pin \"din\[27\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[28\] " "No output dependent on input pin \"din\[28\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[29\] " "No output dependent on input pin \"din\[29\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[30\] " "No output dependent on input pin \"din\[30\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[31\] " "No output dependent on input pin \"din\[31\]\"" {  } { { "vga_ip.vhd" "" { Text "C:/Users/ashra/Documents/AGSTU/HW_SW/VGA_IP/vga_ip.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619912785938 "|VGA_IP|din[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619912785938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619912785940 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619912785940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619912785940 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619912785940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619912785940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619912785962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 02 01:46:25 2021 " "Processing ended: Sun May 02 01:46:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619912785962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619912785962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619912785962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619912785962 ""}
