module d_ff (input logic d, clk,
output logic q);
always @ (posedge clk) begin
	//your own module definition
	q <= d;
end
endmodule