Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(468): extended using "x" or "z" File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 468
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(469): extended using "x" or "z" File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 469
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(525): extended using "x" or "z" File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 525
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(529): extended using "x" or "z" File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 529
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(541): extended using "x" or "z" File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 541
Warning (10268): Verilog HDL information at altera_streaming_sld_hub_controller_core.sv(318): always construct contains both blocking and non-blocking assignments File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 318
Info (10281): Verilog HDL Declaration information at altera_streaming_sld_hub_controller_core.sv(814): object "valid" differs only in case from object "VALID" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 814
Info (10281): Verilog HDL Declaration information at altera_streaming_sld_hub_controller_core.sv(815): object "eop_gen" differs only in case from object "EOP_GEN" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 815
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_mm_mgmt_wrapper.sv(84): extended using "x" or "z" File: C:/Users/ysb/Desktop/jic/Demo/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv Line: 84
