// Seed: 2072863347
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0
    , id_6,
    output id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input id_5
);
  logic id_7;
  type_16(
      id_5, id_3
  );
  always @* id_3 = id_7;
  logic id_8;
  logic id_9;
  logic id_10, id_11;
endmodule
