s1(11Mar2025:14:44:01):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/techn65plus.v ./netlist/fullchip_tb.v 
s2(11Mar2025:14:44:50):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v ./netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/techn65plus.v ./netlist/fullchip_tb.v 
s3(11Mar2025:14:49:31):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/add.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/add_tb.v 
s4(11Mar2025:14:52:16):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/add.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/add_tb.v 
s5(11Mar2025:14:52:50):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/add.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s6(11Mar2025:14:54:19):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/add.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s7(11Mar2025:14:55:50):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s8(11Mar2025:14:56:34):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s9(11Mar2025:15:13:17):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s10(11Mar2025:15:20:33):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s11(12Mar2025:14:12:14):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s12(12Mar2025:14:14:48):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s13(12Mar2025:14:15:28):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s14(12Mar2025:20:11:31):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s15(12Mar2025:20:13:03):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s16(12Mar2025:20:18:24):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s17(12Mar2025:20:21:32):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s18(12Mar2025:20:24:14):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s19(12Mar2025:20:25:05):  xrun -define INITIALIZA_MEMORY -xminitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s20(12Mar2025:20:26:33):  xrun -define INITIALIZA_MEMORY -xminitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s21(12Mar2025:20:31:53):  xrun -define INITIALIZA_MEMORY -xminitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s22(12Mar2025:20:32:04):  xrun -define INITIALIZA_MEMORY -xminitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s23(12Mar2025:20:35:22):  xrun -define INITIALIZE_MEMORY -xminitialize 0 -ncinitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s24(12Mar2025:20:49:21):  xrun -define INITIALIZE_MEMORY -xminitialize 0 -ncinitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s25(12Mar2025:20:52:13):  xrun -define INITIALIZE_MEMORY -xminitialize 0 -ncinitialize 0 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s26(12Mar2025:20:55:11):  xrun -define INITIALIZE_MEMORY -xminitialize 0 -ncinitialize rand_2state: 1 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s27(12Mar2025:20:55:46):  xrun -define INITIALIZE_MEMORY -xminitialize rand_2state:1 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s28(12Mar2025:21:02:31):  xrun -define INITIALIZE_MEMORY -xminitialize rand_2state:1 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s29(12Mar2025:21:04:33):  xrun -define INITIALIZE_MEMORY -xminitialize rand_2state:1 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s30(12Mar2025:21:04:59):  xrun -define INITIALIZE_MEMORY -xminitialize rand_2state:1 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
s31(12Mar2025:21:06:31):  xrun -define INITIALIZE_MEMORY -xminitialize rand_2state:1 +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale +xmseq_udp_delay+20ps -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/gate_sim/netlist/fullchip.pnr.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/sram_160b_w16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_depth16.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_16_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_2_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/fifo_mux_8_1.v -v /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/verilog/ofifo.v -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v ./netlist/fullchip_tb.v 
