AMD_CG_SUPPORT_VCN_MGCG,VAR_0
RREG32_SOC15,FUNC_0
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT,VAR_1
UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT,VAR_2
UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT,VAR_3
UVD_CGC_CTRL__IDCT_MODE_MASK,VAR_4
UVD_CGC_CTRL__LBSI_MODE_MASK,VAR_5
UVD_CGC_CTRL__LMI_MC_MODE_MASK,VAR_6
UVD_CGC_CTRL__LMI_UMC_MODE_MASK,VAR_7
UVD_CGC_CTRL__LRBBM_MODE_MASK,VAR_8
UVD_CGC_CTRL__MPC_MODE_MASK,VAR_9
UVD_CGC_CTRL__MPEG2_MODE_MASK,VAR_10
UVD_CGC_CTRL__MPRD_MODE_MASK,VAR_11
UVD_CGC_CTRL__RBC_MODE_MASK,VAR_12
UVD_CGC_CTRL__REGS_MODE_MASK,VAR_13
UVD_CGC_CTRL__SCPU_MODE_MASK,VAR_14
UVD_CGC_CTRL__SYS_MODE_MASK,VAR_15
UVD_CGC_CTRL__UDEC_CM_MODE_MASK,VAR_16
UVD_CGC_CTRL__UDEC_DB_MODE_MASK,VAR_17
UVD_CGC_CTRL__UDEC_IT_MODE_MASK,VAR_18
UVD_CGC_CTRL__UDEC_MODE_MASK,VAR_19
UVD_CGC_CTRL__UDEC_MP_MODE_MASK,VAR_20
UVD_CGC_CTRL__UDEC_RE_MODE_MASK,VAR_21
UVD_CGC_CTRL__VCPU_MODE_MASK,VAR_22
UVD_CGC_CTRL__WCB_MODE_MASK,VAR_23
UVD_SUVD_CGC_CTRL__ENT_MODE_MASK,VAR_24
UVD_SUVD_CGC_CTRL__IME_MODE_MASK,VAR_25
UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK,VAR_26
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK,VAR_27
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK,VAR_28
UVD_SUVD_CGC_CTRL__SITE_MODE_MASK,VAR_29
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK,VAR_30
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK,VAR_31
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK,VAR_32
UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK,VAR_33
VCN,VAR_34
WREG32_SOC15,FUNC_1
mmUVD_CGC_CTRL,VAR_35
mmUVD_SUVD_CGC_CTRL,VAR_36
vcn_v2_0_enable_clock_gating,FUNC_2
adev,VAR_37
data,VAR_38
