{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524070216173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524070216176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 13:50:16 2018 " "Processing started: Wed Apr 18 13:50:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524070216176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070216176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7p2 -c lab7p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7p2 -c lab7p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070216176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524070216438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524070216438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_board-rtl " "Found design unit 1: clock_board-rtl" {  } { { "clock_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_board.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227051 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_board " "Found entity 1: clock_board" {  } { { "clock_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227052 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227053 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clk_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behavior " "Found design unit 1: bin2dec-Behavior" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227054 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2bin-Behavior " "Found design unit 1: dec2bin-Behavior" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227055 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2bin " "Found entity 1: dec2bin" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file clock_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pack " "Found design unit 1: clock_pack" {  } { { "clock_pack.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070227056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227056 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic clk_div.vhd(24) " "VHDL type mismatch error at clk_div.vhd(24): std_logic type does not match integer literal" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clk_div.vhd" 24 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1524070227057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1130 " "Peak virtual memory: 1130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524070227910 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 18 13:50:27 2018 " "Processing ended: Wed Apr 18 13:50:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524070227910 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524070227910 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524070227910 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070227910 ""}
