- id: "accumulator_0"
  definition: "xilinx.com:ip:c_accum:12.0"
  configuration:
  - name: Implementation
    values: ["Fabric", "DSP48"]

  - name: Input_Type
    values: ["Signed", "Unsigned"]

  - name: Input_Width
    values_eval: "range(1 if Input_Type == 'Unsigned' else 2, 257 if Implementation == 'Fabric' else (49 if Input_Type == 'Signed' else 48))"

  - name: Output_Width
    values_eval: "range(Input_Width,259 if Implementation == 'Fabric' else 49)"

  - name: Accum_Mode
    values: ["Add", "Subtract", "Add_Subtract"]

  - name: Latency_Configuration
    values: ["Automatic", "Manual"]

  - name: Latency
    values_eval: "range(1,min(Output_Width,32)) if Implementation == 'Fabric' else range(1,3)"
    enable: "Latency_Configuration == 'Manual'"

  - name: Scale
    values_eval: range(0,9)
    enable: "Implementation == 'Fabric' and Latency_Configuration == 'Manual' and Latency == 1"

  - name: CE # Clock Enable
    values: [false, true]

  - name: C_In # Carry In
    values: [false, true]

  - name: SCLR # Synchronous Clear
    values: [false, true]

  - name: SSET
    values: [false, true]
    enable: "Implementation == 'Fabric' and ((Latency_Configuration == 'Automatic' and Output_Width <= 12) or (Latency_Configuration == 'Manual' and Latency == 1))"
    default: false

  - name: SINIT
    values: [false, true]
    enable: "(Implementation == 'Fabric') and not (SSET or SCLR) and ((Latency_Configuration == 'Automatic' and Output_Width <= 12) or (Latency_Configuration == 'Manual' and Latency == 1))"
    default: false

  - name: SINIT_Value
    values_eval: "[0, all_ones(Output_Width), randintwidth(Output_Width)]"
    enable: SINIT

  - name: AINIT_Value
    values_eval: "[0, all_ones(Output_Width), randintwidth(Output_Width)]"
    enable: "not SINIT and (Implementation == 'Fabric') and not (SSET or SCLR or SINIT)"

  - name: Bypass
    values: [false, true]

  - name: Bypass_Sense
    enable: Bypass
    values: [Active_Low, Active_High]
  
  ports:
  - name: clk
    protocol: clk
    direction: I
    width: 1
    connections:
    - accumulator_0/CLK

  - name: B
    protocol: data
    direction: I
    width: Input_Width
    connections:
    - accumulator_0/B

  - name: Q
    protocol: data
    direction: O
    width: Output_Width
    connections:
    - accumulator_0/Q

  - name: ADD
    protocol: control
    direction: I
    width: 1
    enable: "Accum_Mode == 'Add_Subtract'"
    connections:
    - accumulator_0/ADD

  - name: CE
    protocol: control
    direction: I
    width: 1
    enable: CE
    connections:
    - accumulator_0/CE

  - name: C_IN
    protocol: control
    direction: I
    width: 1
    enable: C_In
    connections:
    - accumulator_0/C_IN

  - name: SCLR
    protocol: control
    direction: I
    width: 1
    enable: SCLR
    connections:
    - accumulator_0/SCLR

  - name: SSET
    protocol: control
    direction: I
    width: 1
    enable: SSET
    connections:
    - accumulator_0/SSET

  - name: SINIT
    protocol: control
    direction: I
    width: 1
    enable: SINIT
    connections:
    - accumulator_0/SINIT

  - name: Bypass
    protocol: control
    direction: I
    width: 1
    enable: Bypass
    connections:
    - accumulator_0/Bypass



