{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1937, "design__instance__area": 16480.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013805873459205031, "power__switching__total": 0.000639625359326601, "power__leakage__total": 1.553992845515495e-08, "power__total": 0.002020228421315551, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6987850496031008, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.9875501806943534, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31611741896676204, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.8934543358040608, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.316117, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.4761, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5812536172454945, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.5916191037857605, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.695970634156079, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.7769930474501563, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -66.74463481932618, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.7769930474501563, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.890803, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 28, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.758657, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.36042561622098057, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.370999796940203, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10974821362334727, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.069170005014877, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.109748, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.733083, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.6146027194469668, "clock__skew__worst_setup": 1.3483627929170878, "timing__hold__ws": 0.10716583479503451, "timing__setup__ws": -3.938676163366658, "timing__hold__tns": 0, "timing__setup__tns": -70.52558914264024, "timing__hold__wns": 0, "timing__setup__wns": -3.938676163366658, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.107166, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 84, "timing__setup_r2r__ws": 2.640838, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1937, "design__instance__area__stdcell": 16480.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.849587, "design__instance__utilization__stdcell": 0.849587, "design__instance__count__class:buffer": 258, "design__instance__count__class:inverter": 38, "design__instance__count__class:sequential_cell": 190, "design__instance__count__class:multi_input_combinational_cell": 828, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 753, "design__instance__count__class:tap_cell": 265, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 40380.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 317, "design__instance__count__class:clock_buffer": 18, "design__instance__count__class:clock_inverter": 14, "design__instance__count__setup_buffer": 60, "design__instance__count__hold_buffer": 33, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 9, "design__instance__count__class:antenna_cell": 9, "route__net": 1755, "route__net__special": 2, "route__drc_errors__iter:1": 871, "route__wirelength__iter:1": 46208, "route__drc_errors__iter:2": 573, "route__wirelength__iter:2": 45802, "route__drc_errors__iter:3": 581, "route__wirelength__iter:3": 45632, "route__drc_errors__iter:4": 88, "route__wirelength__iter:4": 45514, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 45495, "route__drc_errors": 0, "route__wirelength": 45495, "route__vias": 11756, "route__vias__singlecut": 11756, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 376.55, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6779360598117128, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.954479744479943, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31238457149664395, "timing__setup__ws__corner:min_tt_025C_1v80": 1.9801671973717911, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.312385, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.519696, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5447565885909704, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.5305537270798615, "timing__hold__ws__corner:min_ss_100C_1v60": 0.7145806371103824, "timing__setup__ws__corner:min_ss_100C_1v60": -3.601088418275204, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -62.559140083393295, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.601088418275204, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.884443, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 28, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.865192, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3461024065305985, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.3483627929170878, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10716583479503451, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.134389392307198, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107166, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.7178714492707444, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 2.0125113256629503, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3200753641614891, "timing__setup__ws__corner:max_tt_025C_1v80": 1.8045272453733952, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320075, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.428396, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.6146027194469668, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.6379114084189768, "timing__hold__ws__corner:max_ss_100C_1v60": 0.6753984229725578, "timing__setup__ws__corner:max_ss_100C_1v60": -3.938676163366658, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -70.52558914264024, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.938676163366658, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.897344, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 28, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.640838, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3738835180614973, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.3878779629494142, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11239620663427109, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.000913491530497, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.112396, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.700084, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.61721, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.72704, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.182794, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.171175, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.0733404, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.171175, "design_powergrid__voltage__worst": 0.171175, "design_powergrid__voltage__worst__net:VPWR": 1.61721, "design_powergrid__drop__worst": 0.182794, "design_powergrid__drop__worst__net:VPWR": 0.182794, "design_powergrid__voltage__worst__net:VGND": 0.171175, "design_powergrid__drop__worst__net:VGND": 0.171175, "ir__voltage__worst": 1.62, "ir__drop__avg": 0.073, "ir__drop__worst": 0.183, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}