// Seed: 2396498201
module module_0 ();
  reg   id_1;
  logic id_2;
  assign id_0 = 1;
  assign #1 id_2 = 1;
  initial begin
    id_2 = 1;
    id_1 <= 1;
  end
endmodule
