* Z:\mnt\design.r\spice\examples\3022-1.8.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 10
C1 OUT 0 10µ
? Missing component
.tran 1
.lib LT3022.sub
.backanno
.end
