INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Lab1_BertButEt/Lab1_BertButEt.sim/sim_1/impl/timing/xsim/lab1source_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module Two4DigitDisplay
INFO: [VRFC 10-311] analyzing module lab1source
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Lab1_BertButEt/Lab1_BertButEt.srcs/sim_1/new/lab1source_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1source_tb
