verilog-playground
==================
- Testbench + Design: `SystemVerilog/Verilog`
- UVM / OVM: `None`
- Other Libraries: leave untouched
- `Aldec Riviera Pro 2022.04`
  - Compile Options: `-timescale 1ns/1ns -sv2k9`
  - Run Option: `+access+r`
  - Run Time: `10ms`
  - check `Open EPWave after run`
### Tools
- [Edit code - EDA Playground](https://www.edaplayground.com/home)
  - [Search Playgrounds](https://www.edaplayground.com/playgrounds?searchString=&_showAllResults=on&language=SystemVerilog%2FVerilog&simulator=&methodologies=&_libraries=on&_easierUVM=on&curated=true&_curated=on&_csrf=fab1edc4-1df9-4bb0-81b0-738120ce4643)
