;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-29
	MOV -11, <-20
	DJN -1, @-20
	SUB -7, <-120
	ADD @38, 1
	ADD @38, 1
	SUB @-127, 100
	SPL -7, @-120
	SUB @-127, 100
	SUB #0, -31
	JMP @270, 2
	JMP @270, 2
	SLT 20, @12
	SLT 20, @12
	DAT #7, <314
	ADD #270, <1
	ADD #275, <0
	SPL -710, -630
	SUB -207, <-120
	ADD #270, <1
	DAT #-127, #100
	DAT <10, <12
	ADD 810, 30
	ADD 810, 30
	SPL -207, @-120
	ADD 810, 30
	ADD 810, 30
	ADD 810, 30
	SUB 25, @12
	DJN @-30, 9
	JMP 130, 107
	JMP -0, <-7
	CMP -207, <-120
	JMZ @3, #-70
	JMN <121, 106
	SPL <121, 106
	ADD #270, <1
	ADD #270, <1
	MOV 20, @12
	SLT 25, @12
	JMP 130, 107
	SPL -710, -630
	DAT #130, #107
	JMZ 20, <12
	MOV -1, <-29
	CMP -207, <-120
	CMP -207, <-120
	SPL -602, @120
	SUB -7, <-120
