/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  wire [2:0] _03_;
  reg [5:0] _04_;
  reg [32:0] _05_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] | celloutsig_0_0z) & (celloutsig_0_3z[4] | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((in_data[45] | in_data[27]) & (celloutsig_0_0z | in_data[47]));
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_1z);
  assign celloutsig_0_11z = _00_ | ~(celloutsig_0_1z);
  assign celloutsig_0_14z = celloutsig_0_10z[6] | ~(celloutsig_0_12z[2]);
  assign celloutsig_0_15z = celloutsig_0_7z[5] | ~(_01_);
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { in_data[138:133], celloutsig_1_2z };
  reg [2:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[2], _01_, _00_ } = _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_4z[17], celloutsig_0_3z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 33'h000000000;
    else _05_ <= { celloutsig_0_17z[12:0], celloutsig_0_17z };
  assign celloutsig_0_31z = { _05_[32:30], celloutsig_0_15z } & celloutsig_0_24z[9:6];
  assign celloutsig_0_3z = { in_data[43], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } & { in_data[36:33], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_6z & { celloutsig_1_0z[0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[46:31], celloutsig_0_5z } & { in_data[60:51], celloutsig_0_2z, _03_[2], _01_, _00_, _03_[2], _01_, _00_ };
  assign celloutsig_0_17z = { celloutsig_0_4z[17:11], celloutsig_0_16z, _03_[2], _01_, _00_, celloutsig_0_1z } & { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_19z = celloutsig_0_10z[10:5] & { celloutsig_0_7z[10:6], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_3z[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[92:83], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_4z[17:6] / { 1'h1, celloutsig_0_7z[10:9], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, _03_[2], _01_, _00_ };
  assign celloutsig_1_2z = in_data[135:128] == { in_data[179:174], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } == in_data[115:111];
  assign celloutsig_0_20z = { celloutsig_0_16z[7:0], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_12z } >= { celloutsig_0_16z[6:0], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[73:67] && in_data[14:8];
  assign celloutsig_1_18z = ! { in_data[156:153], _02_ };
  assign celloutsig_0_9z = ! { celloutsig_0_4z[13:11], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_13z = ! { celloutsig_0_10z[8:6], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_35z = { _04_[4:1], celloutsig_0_11z } < celloutsig_0_4z[12:8];
  assign celloutsig_1_1z = { celloutsig_1_0z[2:0], celloutsig_1_0z } < in_data[111:105];
  assign celloutsig_1_19z = { celloutsig_1_8z[1:0], celloutsig_1_2z } < celloutsig_1_0z[3:1];
  assign celloutsig_0_24z = { celloutsig_0_17z[9:4], celloutsig_0_13z, _03_[2], _01_, _00_, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_14z } % { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_1_6z = in_data[171:169] << { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_4z[7:4] << celloutsig_0_7z[14:11];
  assign celloutsig_0_34z = celloutsig_0_3z[3:0] >>> { celloutsig_0_31z[2:0], celloutsig_0_15z };
  assign celloutsig_1_3z = celloutsig_1_0z[2:0] ~^ { in_data[178:177], celloutsig_1_1z };
  assign celloutsig_0_16z = in_data[68:60] ~^ celloutsig_0_10z[11:3];
  assign celloutsig_1_0z = in_data[186:183] ^ in_data[174:171];
  assign _03_[1:0] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
