{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713881400588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713881400589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:10:00 2024 " "Processing started: Tue Apr 23 09:10:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713881400589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881400589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881400589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713881400847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713881400847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/trin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406510 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/trin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-behavior " "Found design unit 1: regN-behavior" {  } { { "regN.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/regN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406513 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/regN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struc_behaviour " "Found design unit 1: register_file-struc_behaviour" {  } { { "register_file.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406514 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-struc_behaviour " "Found design unit 1: mux4to1-struc_behaviour" {  } { { "mux4to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406515 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406517 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-struc_behaviour " "Found design unit 1: instruction_memory-struc_behaviour" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406518 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-struc_behaviour " "Found design unit 1: instruction_decode-struc_behaviour" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406519 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406520 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/fulladd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-struc_behaviour " "Found design unit 1: dec4to16-struc_behaviour" {  } { { "dec4to16.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406521 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-LogicFunc " "Found design unit 1: dec2to4-LogicFunc" {  } { { "dec2to4.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec2to4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406523 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec2to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_isa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_isa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_isa-behaviour " "Found design unit 1: add_isa-behaviour" {  } { { "add_isa.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/add_isa.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406525 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_isa " "Found entity 1: add_isa" {  } { { "add_isa.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/add_isa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406526 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-struc_behaviour " "Found design unit 1: DataMemory-struc_behaviour" {  } { { "DataMemory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/DataMemory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406528 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-behaviour " "Found design unit 1: pipeline-behaviour" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406529 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1bit-behavior " "Found design unit 1: Reg1bit-behavior" {  } { { "Reg1bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1bit " "Found entity 1: Reg1bit" {  } { { "Reg1bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg2bit-behavior " "Found design unit 1: Reg2bit-behavior" {  } { { "Reg2bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg2bit " "Found entity 1: Reg2bit" {  } { { "Reg2bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4bit-behavior " "Found design unit 1: Reg4bit-behavior" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg4bit " "Found entity 1: Reg4bit" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg32bit-behavior " "Found design unit 1: Reg32bit-behavior" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg32bit " "Found entity 1: Reg32bit" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarding_Unit-behavior " "Found design unit 1: Forwarding_Unit-behavior" {  } { { "output_files/Forwarding_Unit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/Forwarding_Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "output_files/Forwarding_Unit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/Forwarding_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881406534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881406534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713881406565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dsrc2 pipeline.vhd(12) " "Verilog HDL or VHDL warning at pipeline.vhd(12): object \"dsrc2\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881406566 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "muxOutputJ pipeline.vhd(12) " "Verilog HDL or VHDL warning at pipeline.vhd(12): object \"muxOutputJ\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881406566 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_MemRead pipeline.vhd(21) " "Verilog HDL or VHDL warning at pipeline.vhd(21): object \"EX_MEM_MemRead\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881406566 "|pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pc_mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pc_mux\"" {  } { { "pipeline.vhd" "pc_mux" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:pc " "Elaborating entity \"regN\" for hierarchy \"regN:pc\"" {  } { { "pipeline.vhd" "pc" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:addpc " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:addpc\"" {  } { { "pipeline.vhd" "addpc" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ripple_carry:addpc\|fulladd:stage1 " "Elaborating entity \"fulladd\" for hierarchy \"ripple_carry:addpc\|fulladd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "pipeline.vhd" "im" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 instruction_memory:im\|dec4to16:stage_dec " "Elaborating entity \"dec4to16\" for hierarchy \"instruction_memory:im\|dec4to16:stage_dec\"" {  } { { "instruction_memory.vhd" "stage_dec" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 instruction_memory:im\|dec4to16:stage_dec\|dec2to4:s1 " "Elaborating entity \"dec2to4\" for hierarchy \"instruction_memory:im\|dec4to16:stage_dec\|dec2to4:s1\"" {  } { { "dec4to16.vhd" "s1" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 instruction_memory:im\|mux2to1:m0 " "Elaborating entity \"mux2to1\" for hierarchy \"instruction_memory:im\|mux2to1:m0\"" {  } { { "instruction_memory.vhd" "m0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN instruction_memory:im\|regN:r0 " "Elaborating entity \"regN\" for hierarchy \"instruction_memory:im\|regN:r0\"" {  } { { "instruction_memory.vhd" "r0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin instruction_memory:im\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"instruction_memory:im\|trin:tri0\"" {  } { { "instruction_memory.vhd" "tri0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4bit Reg4bit:IF_ID1 " "Elaborating entity \"Reg4bit\" for hierarchy \"Reg4bit:IF_ID1\"" {  } { { "pipeline.vhd" "IF_ID1" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32bit Reg32bit:IF_ID2 " "Elaborating entity \"Reg32bit\" for hierarchy \"Reg32bit:IF_ID2\"" {  } { { "pipeline.vhd" "IF_ID2" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:id " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:id\"" {  } { { "pipeline.vhd" "id" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt instruction_decode.vhd(15) " "Verilog HDL or VHDL warning at instruction_decode.vhd(15): object \"shamt\" assigned a value but never read" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881406608 "|pipeline|instruction_decode:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "pipeline.vhd" "rf" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 register_file:rf\|mux4to1:m0 " "Elaborating entity \"mux4to1\" for hierarchy \"register_file:rf\|mux4to1:m0\"" {  } { { "register_file.vhd" "m0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin register_file:rf\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"register_file:rf\|trin:tri0\"" {  } { { "register_file.vhd" "tri0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1bit Reg1bit:ID_EX2 " "Elaborating entity \"Reg1bit\" for hierarchy \"Reg1bit:ID_EX2\"" {  } { { "pipeline.vhd" "ID_EX2" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg2bit Reg2bit:ID_EX10 " "Elaborating entity \"Reg2bit\" for hierarchy \"Reg2bit:ID_EX10\"" {  } { { "pipeline.vhd" "ID_EX10" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:fwd " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:fwd\"" {  } { { "pipeline.vhd" "fwd" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_ins " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_ins\"" {  } { { "pipeline.vhd" "alu_ins" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout ALU.vhd(15) " "Verilog HDL or VHDL warning at ALU.vhd(15): object \"Cout\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881406634 "|pipeline|ALU:alu_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dm " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dm\"" {  } { { "pipeline.vhd" "dm" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881406637 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[3\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[3\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[2\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[2\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[1\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[1\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[0\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[0\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[3\]\" " "Converted tri-state node \"register_file:rf\|value1\[3\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[2\]\" " "Converted tri-state node \"register_file:rf\|value1\[2\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[1\]\" " "Converted tri-state node \"register_file:rf\|value1\[1\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[0\]\" " "Converted tri-state node \"register_file:rf\|value1\[0\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[3\]\" " "Converted tri-state node \"register_file:rf\|value2\[3\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[2\]\" " "Converted tri-state node \"register_file:rf\|value2\[2\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[1\]\" " "Converted tri-state node \"register_file:rf\|value2\[1\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[0\]\" " "Converted tri-state node \"register_file:rf\|value2\[0\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|add_sub " "Converted tri-state buffer \"instruction_decode:id\|add_sub\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|ALU_op\[1\] " "Converted tri-state buffer \"instruction_decode:id\|ALU_op\[1\]\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|ALU_op\[0\] " "Converted tri-state buffer \"instruction_decode:id\|ALU_op\[0\]\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[31\]\" " "Converted tri-state node \"instruction_memory:im\|output\[31\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[30\]\" " "Converted tri-state node \"instruction_memory:im\|output\[30\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[29\]\" " "Converted tri-state node \"instruction_memory:im\|output\[29\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[28\]\" " "Converted tri-state node \"instruction_memory:im\|output\[28\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[27\]\" " "Converted tri-state node \"instruction_memory:im\|output\[27\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[26\]\" " "Converted tri-state node \"instruction_memory:im\|output\[26\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[24\]\" " "Converted tri-state node \"instruction_memory:im\|output\[24\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[23\]\" " "Converted tri-state node \"instruction_memory:im\|output\[23\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[22\]\" " "Converted tri-state node \"instruction_memory:im\|output\[22\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[21\]\" " "Converted tri-state node \"instruction_memory:im\|output\[21\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[19\]\" " "Converted tri-state node \"instruction_memory:im\|output\[19\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[18\]\" " "Converted tri-state node \"instruction_memory:im\|output\[18\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[17\]\" " "Converted tri-state node \"instruction_memory:im\|output\[17\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[16\]\" " "Converted tri-state node \"instruction_memory:im\|output\[16\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[14\]\" " "Converted tri-state node \"instruction_memory:im\|output\[14\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[13\]\" " "Converted tri-state node \"instruction_memory:im\|output\[13\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[12\]\" " "Converted tri-state node \"instruction_memory:im\|output\[12\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[11\]\" " "Converted tri-state node \"instruction_memory:im\|output\[11\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[5\]\" " "Converted tri-state node \"instruction_memory:im\|output\[5\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[4\]\" " "Converted tri-state node \"instruction_memory:im\|output\[4\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[3\]\" " "Converted tri-state node \"instruction_memory:im\|output\[3\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[2\]\" " "Converted tri-state node \"instruction_memory:im\|output\[2\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[1\]\" " "Converted tri-state node \"instruction_memory:im\|output\[1\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[0\]\" " "Converted tri-state node \"instruction_memory:im\|output\[0\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881406933 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713881406933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713881407265 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713881407569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713881407711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881407711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713881407746 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713881407746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713881407746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713881407746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713881407766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:10:07 2024 " "Processing ended: Tue Apr 23 09:10:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713881407766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713881407766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713881407766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881407766 ""}
