{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "lut_out",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "ff_inst",
                   "line": 12,
                   "module":  "flip_flop",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Q",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mux_sel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "lut_ff_mux"
      }
  ],
  "modules": {
      "flip_flop": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 37,
          "module": "flip_flop",
          "ports": [
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "D",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Q",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
