Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-tools-2022/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'w_addr' [/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/rw_ram.sv" Line 3. Module rw_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv" Line 3. Module STAFF_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_CONTROL_UNIT.sv" Line 4. Module STAFF_CONTROL_UNIT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_MAIN_DECODER.sv" Line 3. Module STAFF_MAIN_DECODER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_ALU_DECODER.sv" Line 3. Module STAFF_ALU_DECODER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en(INIT=32'b010000000000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_INSTR_DECODER.sv" Line 1. Module STAFF_INSTR_DECODER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_file.sv" Line 3. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SIGN_EXTEND.sv" Line 1. Module STAFF_SIGN_EXTEND doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SHIFT_EXTEND.sv" Line 1. Module STAFF_SHIFT_EXTEND doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/alu.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/rw_ram.sv" Line 3. Module rw_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_cpu.sv" Line 3. Module STAFF_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_CONTROL_UNIT.sv" Line 4. Module STAFF_CONTROL_UNIT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_MAIN_DECODER.sv" Line 3. Module STAFF_MAIN_DECODER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_ALU_DECODER.sv" Line 3. Module STAFF_ALU_DECODER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en(INIT=32'b010000000000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_INSTR_DECODER.sv" Line 1. Module STAFF_INSTR_DECODER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_file.sv" Line 3. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SIGN_EXTEND.sv" Line 1. Module STAFF_SIGN_EXTEND doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_SHIFT_EXTEND.sv" Line 1. Module STAFF_SHIFT_EXTEND doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/alu.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux2to1.sv" Line 1. Module STAFF_mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/STAFF/STAFF_mux4to1.sv" Line 1. Module STAFF_mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kevinkim/cs1410_lab/lab4_archive/lab4_STAFF/lab4/lab4_server/source/reg_en.sv" Line 3. Module reg_en doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rw_ram
Compiling module xil_defaultlib.STAFF_MAIN_DECODER
Compiling module xil_defaultlib.STAFF_ALU_DECODER
Compiling module xil_defaultlib.STAFF_CONTROL_UNIT
Compiling module xil_defaultlib.reg_en(INIT=32'b0100000000000000...
Compiling module xil_defaultlib.STAFF_mux2to1
Compiling module xil_defaultlib.reg_en
Compiling module xil_defaultlib.STAFF_INSTR_DECODER
Compiling module xil_defaultlib.STAFF_mux4to1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.STAFF_SIGN_EXTEND
Compiling module xil_defaultlib.STAFF_SHIFT_EXTEND
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.STAFF_cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
