,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_32_8:1,WRITE_1_7,< -2.31,-2.355,"< (-0.7 * VAR(""VDDW""))",,fail,-2.699,-1.862,< -2.31,-2.329,< -2.31,-2.222,< -2.31,-1.862,< -2.31,-2.699
THESIS:TB_TOP_128_32_8:1,WRITE_1_6,> 2.31,2.423,"> (0.7 * VAR(""VDDW""))",,near,2.159,2.52,> 2.31,2.494,> 2.31,2.366,> 2.31,2.159,> 2.31,2.52
THESIS:TB_TOP_128_32_8:1,WRITE_1_5,< -2.31,-2.194,"< (-0.7 * VAR(""VDDW""))",,fail,-2.586,-1.661,< -2.31,-2.15,< -2.31,-2.047,< -2.31,-1.661,< -2.31,-2.586
THESIS:TB_TOP_128_32_8:1,WRITE_1_4,> 2.31,2.427,"> (0.7 * VAR(""VDDW""))",,near,2.177,2.516,> 2.31,2.503,> 2.31,2.37,> 2.31,2.177,> 2.31,2.516
THESIS:TB_TOP_128_32_8:1,WRITE_1_3,< -2.31,-2.205,"< (-0.7 * VAR(""VDDW""))",,fail,-2.596,-1.669,< -2.31,-2.163,< -2.31,-2.057,< -2.31,-1.669,< -2.31,-2.596
THESIS:TB_TOP_128_32_8:1,WRITE_1_2,> 2.31,2.425,"> (0.7 * VAR(""VDDW""))",,near,2.175,2.517,> 2.31,2.499,> 2.31,2.364,> 2.31,2.175,> 2.31,2.517
THESIS:TB_TOP_128_32_8:1,WRITE_1_1,< -2.31,-2.236,"< (-0.7 * VAR(""VDDW""))",,fail,-2.623,-1.678,< -2.31,-2.209,< -2.31,-2.091,< -2.31,-1.678,< -2.31,-2.623
THESIS:TB_TOP_128_32_8:1,WRITE_1_0,> 2.31,2.538,"> (0.7 * VAR(""VDDW""))",,pass,2.436,2.587,> 2.31,2.572,> 2.31,2.494,> 2.31,2.436,> 2.31,2.587
THESIS:TB_TOP_128_32_8:1,WRITE_2_7,> 2.31,2.529,"> (0.7 * VAR(""VDDW""))",,pass,2.327,2.564,> 2.31,2.557,> 2.31,2.474,> 2.31,2.327,> 2.31,2.564
THESIS:TB_TOP_128_32_8:1,WRITE_2_6,< -2.31,-2.154,"< (-0.7 * VAR(""VDDW""))",,fail,-2.59,-1.558,< -2.31,-2.145,< -2.31,-2.056,< -2.31,-1.558,< -2.31,-2.59
THESIS:TB_TOP_128_32_8:1,WRITE_2_5,> 2.31,2.382,"> (0.7 * VAR(""VDDW""))",,fail,2.029,2.511,> 2.31,2.483,> 2.31,2.302,> 2.31,2.029,> 2.31,2.511
THESIS:TB_TOP_128_32_8:1,WRITE_2_4,< -2.31,-2.13,"< (-0.7 * VAR(""VDDW""))",,fail,-2.583,-1.543,< -2.31,-2.113,< -2.31,-2.03,< -2.31,-1.543,< -2.31,-2.583
THESIS:TB_TOP_128_32_8:1,WRITE_2_3,> 2.31,2.39,"> (0.7 * VAR(""VDDW""))",,fail,2.047,2.511,> 2.31,2.501,> 2.31,2.309,> 2.31,2.047,> 2.31,2.511
THESIS:TB_TOP_128_32_8:1,WRITE_2_2,< -2.31,-2.139,"< (-0.7 * VAR(""VDDW""))",,fail,-2.591,-1.543,< -2.31,-2.122,< -2.31,-2.034,< -2.31,-1.543,< -2.31,-2.591
THESIS:TB_TOP_128_32_8:1,WRITE_2_1,> 2.31,2.406,"> (0.7 * VAR(""VDDW""))",,fail,2.061,2.528,> 2.31,2.528,> 2.31,2.328,> 2.31,2.061,> 2.31,2.519
THESIS:TB_TOP_128_32_8:1,WRITE_2_0,< -2.31,-2.389,"< (-0.7 * VAR(""VDDW""))",,fail,-2.736,-1.93,< -2.31,-2.407,< -2.31,-2.292,< -2.31,-1.93,< -2.31,-2.736
THESIS:TB_TOP_128_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_1,,-6.513e-6,< 0.3,,fail,-8.722e-6,1.799,,1.799,,-8.722e-6,,3.471e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_3,,-9.646e-6,< 0.3,,fail,-15.33e-6,1.799,,1.799,,1.715e-6,,-15.33e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_5,,-61.75e-6,< 0.3,,pass,-61.75e-6,23.91e-6,,23.91e-6,,-2.46e-6,,-15.86e-6,,-184.1e-9
THESIS:TB_TOP_128_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_7,,15.31e-6,< 0.3,,pass,1.127e-6,15.31e-6,,8.905e-6,,4.543e-6,,2.384e-6,,1.127e-6
THESIS:TB_TOP_128_32_8:1,READ_2_0,,-40.5e-6,< 0.3,,pass,-40.5e-6,52.92e-6,,48.49e-6,,33.23e-6,,-12.92e-6,,52.92e-6
THESIS:TB_TOP_128_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_2,,68.67e-6,< 0.3,,fail,-31.98e-6,1.799,,4.214e-6,,-31.98e-6,,16.52e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_4,,58.83e-6,< 0.3,,fail,-5.407e-6,1.799,,2.151e-6,,48.86e-6,,-5.407e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_6,,-7.901e-6,< 0.3,,fail,-8.339e-6,1.799,,1.799,,-8.339e-6,,2.117e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1,,5,,,,5,15,,15,,5,,5,,15

