Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 13:11:56 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1073 |          307 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             180 |           55 |
| Yes          | No                    | No                     |             373 |          126 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |              Enable Signal             |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                3 |              4 |         1.33 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                   |                4 |              8 |         2.00 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                                                                                        |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14 |                                                                                                                                                                                                                                    |               13 |             23 |         1.77 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                  |                8 |             25 |         3.12 |
|  ap_clk      |                                        | ap_rst                                                                                                                                                                                                                             |               10 |             27 |         2.70 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state15 |                                                                                                                                                                                                                                    |                8 |             30 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14 | bd_0_i/hls_inst/inst/val_reg_285[33]                                                                                                                                                                                               |               14 |             40 |         2.86 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               13 |             51 |         3.92 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                  |               14 |             52 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13 |                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state20 |                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21 |                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6  |                                                                                                                                                                                                                                    |               43 |            128 |         2.98 |
|  ap_clk      |                                        |                                                                                                                                                                                                                                    |              307 |           1089 |         3.55 |
+--------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


