{
  "design": {
    "design_info": {
      "boundary_crc": "0x1051EF46DE65DADB",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "MTS_Block": {
        "util_ds_buf_0": "",
        "clk_wiz_0": "",
        "util_ds_buf_1": "",
        "sync_0": "",
        "sync_1": "",
        "xlconstant_0": "",
        "sync_2": ""
      },
      "reset_block": {
        "rst_ps8_0_96M": "",
        "rst_ps8_0_96M1": "",
        "rst_ddr4_0_333M": "",
        "rst_ps8_0_96M2": ""
      },
      "dac_dma_block": {
        "axi_dma_0": "",
        "axis_broadcaster_0": "",
        "axi_register_slice_0": "",
        "axis_register_slice_0": ""
      },
      "usp_rf_data_converter_0": "",
      "control_block": {
        "xlconstant_0": "",
        "sync_1": "",
        "globalstart_gpio_adc": "",
        "globalstart_gpio_dac": "",
        "sync_2": ""
      },
      "axi_interconnect_2": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "tier2_xbar_3": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "i03_couplers": {},
        "s00_couplers": {},
        "m00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m07_couplers": {},
        "m08_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m10_couplers": {},
        "m11_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m15_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m16_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m17_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m18_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m19_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m20_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m21_couplers": {},
        "m22_couplers": {},
        "m23_couplers": {},
        "m24_couplers": {},
        "m25_couplers": {},
        "m26_couplers": {},
        "m27_couplers": {},
        "m28_couplers": {}
      },
      "tx_datapath": {
        "macro_channel_0": {
          "soft_reset": {
            "xlslice_0": "",
            "util_vector_logic_0": "",
            "util_vector_logic_1": "",
            "util_vector_logic_2": "",
            "sync_0": "",
            "sync_1": "",
            "xlconstant_0": ""
          },
          "loopback_0": "",
          "localstart_0": {
            "xlslice_0": "",
            "sync_0": "",
            "xlconstant_0": "",
            "util_vector_logic_1": ""
          },
          "SIVERS_gpio_0": "",
          "TX_Block_AP_0": ""
        },
        "macro_channel_1": {
          "soft_reset": {
            "xlslice_0": "",
            "util_vector_logic_0": "",
            "util_vector_logic_1": "",
            "util_vector_logic_2": "",
            "sync_0": "",
            "sync_1": "",
            "xlconstant_0": ""
          },
          "loopback_0": "",
          "localstart_0": {
            "xlslice_0": "",
            "sync_0": "",
            "xlconstant_0": "",
            "util_vector_logic_1": ""
          },
          "TX_Block_AP_1": ""
        },
        "macro_channel_2": {
          "soft_reset": {
            "xlslice_0": "",
            "util_vector_logic_0": "",
            "util_vector_logic_1": "",
            "util_vector_logic_2": "",
            "sync_0": "",
            "sync_1": "",
            "xlconstant_0": ""
          },
          "loopback_0": "",
          "localstart_0": {
            "xlslice_0": "",
            "sync_0": "",
            "xlconstant_0": "",
            "util_vector_logic_1": ""
          },
          "TX_Block_AP_2": ""
        },
        "macro_channel_3": {
          "soft_reset": {
            "xlslice_0": "",
            "util_vector_logic_0": "",
            "util_vector_logic_1": "",
            "util_vector_logic_2": "",
            "sync_0": "",
            "sync_1": "",
            "xlconstant_0": ""
          },
          "loopback_0": "",
          "localstart_0": {
            "xlslice_0": "",
            "sync_0": "",
            "xlconstant_0": "",
            "util_vector_logic_1": ""
          },
          "TX_Block_AP_3": ""
        }
      },
      "ddr_block": {
        "smartconnect_0": "",
        "ddr4_0": ""
      },
      "intr_block_0": "",
      "SPB_blocks": {
        "PD_FLAG_block": {
          "util_vector_logic_0": "",
          "util_vector_logic_1": "",
          "util_vector_logic_2": "",
          "util_vector_logic_3": "",
          "util_vector_logic_4": "",
          "util_vector_logic_5": "",
          "util_vector_logic_6": "",
          "util_vector_logic_7": "",
          "util_vector_logic_8": "",
          "util_vector_logic_9": "",
          "util_vector_logic_10": "",
          "util_vector_logic_11": "",
          "util_vector_logic_12": "",
          "util_vector_logic_13": ""
        },
        "stream_0": {
          "packet_detector_11AD_0": "",
          "RX_Block_AP_0": ""
        },
        "stream_1": {
          "packet_detector_11AD_1": "",
          "RX_Block_AP_0": ""
        },
        "stream_2": {
          "packet_detector_11AD_2": "",
          "RX_Block_AP_0": ""
        },
        "stream_3": {
          "packet_detector_11AD_3": "",
          "RX_Block_AP_0": ""
        },
        "soft_reset": {
          "xlslice_0": "",
          "util_vector_logic_2": "",
          "sync_0": "",
          "xlconstant_0": "",
          "util_vector_logic_0": "",
          "util_vector_logic_1": "",
          "sync_1": ""
        },
        "ila_0": ""
      }
    },
    "interface_ports": {
      "vout00_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "CLK_DIFF_PL_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "110000000"
          }
        }
      },
      "user_si570_sysclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "CLK_DIFF_SYSREF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "110000000"
          }
        }
      },
      "vout01_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin2_01_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin2_23_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "adc2_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "vout02_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout03_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin3_01_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin3_23_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "adc3_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "adc0_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "adc1_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "dac1_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "vin0_01_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin0_23_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin1_01_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin1_23_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout10_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout11_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout12_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout13_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "ddr4_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "14",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-075E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "750",
            "value_src": "user_prop"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "o_INC_BP_0": {
        "direction": "O"
      },
      "o_INC_BP_1": {
        "direction": "O"
      },
      "o_INC_BP_2": {
        "direction": "O"
      },
      "o_INC_BP_3": {
        "direction": "O"
      },
      "o_RTN_BP_0": {
        "direction": "O"
      },
      "o_RTN_BP_1": {
        "direction": "O"
      },
      "o_RTN_BP_2": {
        "direction": "O"
      },
      "o_RTN_BP_3": {
        "direction": "O"
      },
      "SPI_SCLK": {
        "direction": "O"
      },
      "SPI_MO": {
        "direction": "O"
      },
      "SPI_SS0": {
        "direction": "O"
      },
      "SPI_SS1": {
        "direction": "O"
      },
      "SPI_SCLK1": {
        "direction": "O"
      },
      "SPI_MO1": {
        "direction": "O"
      },
      "SPI_SS3": {
        "direction": "O"
      },
      "SPI_SS2": {
        "direction": "O"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "0"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_32_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_33_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_34_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_35_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_36_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_37_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999750"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785446"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "95"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0__GRP_SS0__IO": {
            "value": "EMIO"
          },
          "PSU__SPI0__GRP_SS1__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__GRP_SS1__IO": {
            "value": "EMIO"
          },
          "PSU__SPI0__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__GRP_SS1__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        }
      },
      "MTS_Block": {
        "interface_ports": {
          "CLK_DIFF_PL_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CLK_DIFF_SYSREF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "dac45_clk": {
            "direction": "O"
          },
          "dac_clk": {
            "direction": "O"
          },
          "user_sysref_dac": {
            "direction": "O"
          },
          "user_sysref_adc": {
            "direction": "O"
          },
          "adc45_clk": {
            "direction": "O"
          },
          "adc_clk": {
            "direction": "O"
          }
        },
        "components": {
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "design_1_util_ds_buf_0_2"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "90.89999999999999"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "116.681"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "106.355"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "220.000"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "22.5"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "116.681"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "106.355"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "220.000"
              },
              "CLKOUT2_REQUESTED_PHASE": {
                "value": "0"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_JITTER": {
                "value": "102.539"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "106.355"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "440.000"
              },
              "CLKOUT3_REQUESTED_PHASE": {
                "value": "22.5"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT4_JITTER": {
                "value": "102.539"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "106.355"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "440.000"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "ENABLE_CLOCK_MONITOR": {
                "value": "false"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "9.091"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.000"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "22.500"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "4"
              },
              "MMCM_CLKOUT1_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "2"
              },
              "MMCM_CLKOUT2_PHASE": {
                "value": "22.500"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "2"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "4"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIM_IN_FREQ": {
                "value": "110.000"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_PHASE_ALIGNMENT": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "design_1_util_ds_buf_0_3"
          },
          "sync_0": {
            "vlnv": "xilinx.com:user:sync:1.0",
            "xci_name": "design_1_sync_0_4",
            "parameters": {
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SRC_INPUT_REG": {
                "value": "0"
              }
            }
          },
          "sync_1": {
            "vlnv": "xilinx.com:user:sync:1.0",
            "xci_name": "design_1_sync_0_5",
            "parameters": {
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SRC_INPUT_REG": {
                "value": "0"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "sync_2": {
            "vlnv": "xilinx.com:user:sync:1.0",
            "xci_name": "design_1_sync_0_12",
            "parameters": {
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SRC_INPUT_REG": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "CLK_DIFF_PL_CLK_1": {
            "interface_ports": [
              "CLK_DIFF_PL_CLK",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "CLK_DIFF_SYSREF_CLK",
              "util_ds_buf_1/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "clk_wiz_0/clk_in1",
              "sync_0/dest_clk"
            ]
          },
          "sync_0_dest_out": {
            "ports": [
              "sync_0/dest_out",
              "sync_1/src_in",
              "sync_2/src_in"
            ]
          },
          "sync_1_dest_out": {
            "ports": [
              "sync_1/dest_out",
              "user_sysref_dac"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "sync_0/src_clk",
              "sync_1/src_clk",
              "sync_2/src_clk"
            ]
          },
          "util_ds_buf_1_IBUF_OUT": {
            "ports": [
              "util_ds_buf_1/IBUF_OUT",
              "sync_0/src_in"
            ]
          },
          "sync_2_dest_out": {
            "ports": [
              "sync_2/dest_out",
              "user_sysref_adc"
            ]
          },
          "clk_wiz_0_clk_out3": {
            "ports": [
              "clk_wiz_0/clk_out3",
              "adc45_clk",
              "sync_2/dest_clk"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "dac45_clk",
              "sync_1/dest_clk"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "clk_wiz_0/clk_out2",
              "dac_clk"
            ]
          },
          "clk_wiz_0_clk_out4": {
            "ports": [
              "clk_wiz_0/clk_out4",
              "adc_clk"
            ]
          }
        }
      },
      "reset_block": {
        "ports": {
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk2": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn3": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk3": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "rst_ps8_0_96M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ps8_0_96M_0"
          },
          "rst_ps8_0_96M1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ps8_0_96M_1"
          },
          "rst_ddr4_0_333M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ddr4_0_333M_1"
          },
          "rst_ps8_0_96M2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ps8_0_96M1_0"
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "slowest_sync_clk",
              "rst_ps8_0_96M/slowest_sync_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "ext_reset_in",
              "rst_ps8_0_96M1/ext_reset_in",
              "rst_ps8_0_96M/ext_reset_in",
              "rst_ps8_0_96M2/ext_reset_in"
            ]
          },
          "rst_ps8_0_96M_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_96M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "MTS_Block_dac_clk": {
            "ports": [
              "slowest_sync_clk1",
              "rst_ps8_0_96M1/slowest_sync_clk"
            ]
          },
          "rst_ps8_0_96M1_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_96M1/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "rst_ddr4_0_333M_peripheral_aresetn": {
            "ports": [
              "rst_ddr4_0_333M/peripheral_aresetn",
              "peripheral_aresetn2"
            ]
          },
          "slowest_sync_clk2_1": {
            "ports": [
              "slowest_sync_clk2",
              "rst_ddr4_0_333M/slowest_sync_clk"
            ]
          },
          "ext_reset_in1_1": {
            "ports": [
              "ext_reset_in1",
              "rst_ddr4_0_333M/ext_reset_in"
            ]
          },
          "rst_ps8_0_96M2_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_96M2/peripheral_aresetn",
              "peripheral_aresetn3"
            ]
          },
          "slowest_sync_clk3_1": {
            "ports": [
              "slowest_sync_clk3",
              "rst_ps8_0_96M2/slowest_sync_clk"
            ]
          }
        }
      },
      "dac_dma_block": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn_300Mhz": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_dma_0_0",
            "parameters": {
              "c_addr_width": {
                "value": "64"
              },
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "512"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "256"
              },
              "c_mm2s_burst_size": {
                "value": "64"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "axis_broadcaster_0": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_1_axis_broadcaster_0_2",
            "parameters": {
              "M02_TDATA_REMAP": {
                "value": "tdata[255:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[255:0]"
              },
              "M04_TDATA_REMAP": {
                "value": "tdata[255:0]"
              },
              "M05_TDATA_REMAP": {
                "value": "tdata[255:0]"
              },
              "M06_TDATA_REMAP": {
                "value": "tdata[255:0]"
              },
              "M07_TDATA_REMAP": {
                "value": "tdata[255:0]"
              },
              "NUM_MI": {
                "value": "4"
              }
            }
          },
          "axi_register_slice_0": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "design_1_axi_register_slice_0_3"
          },
          "axis_register_slice_0": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_0_14"
          }
        },
        "interface_nets": {
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axis_register_slice_0/S_AXIS",
              "axi_dma_0/M_AXIS_MM2S"
            ]
          },
          "axi_register_slice_0_M_AXI": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_register_slice_0/M_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M01_AXIS",
              "axis_broadcaster_0/M01_AXIS"
            ]
          },
          "axis_register_slice_0_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_0/M_AXIS",
              "axis_broadcaster_0/S_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXIS",
              "axis_broadcaster_0/M00_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M02_AXIS",
              "axis_broadcaster_0/M02_AXIS"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_register_slice_0/S_AXI",
              "axi_dma_0/M_AXI_MM2S"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M03_AXIS",
              "axis_broadcaster_0/M03_AXIS"
            ]
          },
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_lite_aclk",
              "axi_dma_0/s_axi_lite_aclk"
            ]
          },
          "rst_ps8_0_96M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_dma_0/axi_resetn"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axis_broadcaster_0/aclk",
              "axi_register_slice_0/aclk",
              "axis_register_slice_0/aclk"
            ]
          },
          "aresetn_300Mhz_1": {
            "ports": [
              "aresetn_300Mhz",
              "axis_broadcaster_0/aresetn",
              "axis_register_slice_0/aresetn",
              "axi_register_slice_0/aresetn"
            ]
          }
        }
      },
      "usp_rf_data_converter_0": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.1",
        "xci_name": "design_1_usp_rf_data_converter_0_0",
        "parameters": {
          "ADC0_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC0_Outclk_Freq": {
            "value": "27.500"
          },
          "ADC0_Refclk_Freq": {
            "value": "3520.000"
          },
          "ADC0_Sampling_Rate": {
            "value": "3.520"
          },
          "ADC1_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC1_Outclk_Freq": {
            "value": "27.500"
          },
          "ADC1_Refclk_Freq": {
            "value": "3520.000"
          },
          "ADC1_Sampling_Rate": {
            "value": "3.520"
          },
          "ADC2_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC2_Outclk_Freq": {
            "value": "27.500"
          },
          "ADC2_Refclk_Freq": {
            "value": "3520.000"
          },
          "ADC2_Sampling_Rate": {
            "value": "3.520"
          },
          "ADC3_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC3_Outclk_Freq": {
            "value": "27.500"
          },
          "ADC3_Refclk_Freq": {
            "value": "3520.000"
          },
          "ADC3_Sampling_Rate": {
            "value": "3.520"
          },
          "ADC_Decimation_Mode00": {
            "value": "1"
          },
          "ADC_Decimation_Mode02": {
            "value": "1"
          },
          "ADC_Decimation_Mode10": {
            "value": "1"
          },
          "ADC_Decimation_Mode12": {
            "value": "1"
          },
          "ADC_Decimation_Mode20": {
            "value": "1"
          },
          "ADC_Decimation_Mode22": {
            "value": "1"
          },
          "ADC_Decimation_Mode30": {
            "value": "1"
          },
          "ADC_Decimation_Mode32": {
            "value": "1"
          },
          "ADC_Mixer_Type00": {
            "value": "0"
          },
          "ADC_Mixer_Type01": {
            "value": "0"
          },
          "ADC_Mixer_Type02": {
            "value": "0"
          },
          "ADC_Mixer_Type03": {
            "value": "0"
          },
          "ADC_Mixer_Type10": {
            "value": "0"
          },
          "ADC_Mixer_Type11": {
            "value": "0"
          },
          "ADC_Mixer_Type12": {
            "value": "0"
          },
          "ADC_Mixer_Type13": {
            "value": "0"
          },
          "ADC_Mixer_Type20": {
            "value": "0"
          },
          "ADC_Mixer_Type21": {
            "value": "0"
          },
          "ADC_Mixer_Type22": {
            "value": "0"
          },
          "ADC_Mixer_Type23": {
            "value": "0"
          },
          "ADC_Mixer_Type30": {
            "value": "0"
          },
          "ADC_Mixer_Type31": {
            "value": "0"
          },
          "ADC_Mixer_Type32": {
            "value": "0"
          },
          "ADC_Mixer_Type33": {
            "value": "0"
          },
          "ADC_Slice00_Enable": {
            "value": "true"
          },
          "ADC_Slice02_Enable": {
            "value": "true"
          },
          "ADC_Slice10_Enable": {
            "value": "true"
          },
          "ADC_Slice12_Enable": {
            "value": "true"
          },
          "ADC_Slice20_Enable": {
            "value": "true"
          },
          "ADC_Slice22_Enable": {
            "value": "true"
          },
          "ADC_Slice30_Enable": {
            "value": "true"
          },
          "ADC_Slice32_Enable": {
            "value": "true"
          },
          "DAC0_Multi_Tile_Sync": {
            "value": "true"
          },
          "DAC0_Outclk_Freq": {
            "value": "220.000"
          },
          "DAC0_Refclk_Freq": {
            "value": "3520.000"
          },
          "DAC0_Sampling_Rate": {
            "value": "3.520"
          },
          "DAC1_Multi_Tile_Sync": {
            "value": "true"
          },
          "DAC1_Outclk_Freq": {
            "value": "220.000"
          },
          "DAC1_Refclk_Freq": {
            "value": "3520.000"
          },
          "DAC1_Sampling_Rate": {
            "value": "3.520"
          },
          "DAC_Interpolation_Mode00": {
            "value": "1"
          },
          "DAC_Interpolation_Mode01": {
            "value": "1"
          },
          "DAC_Interpolation_Mode02": {
            "value": "1"
          },
          "DAC_Interpolation_Mode03": {
            "value": "1"
          },
          "DAC_Interpolation_Mode10": {
            "value": "1"
          },
          "DAC_Interpolation_Mode11": {
            "value": "1"
          },
          "DAC_Interpolation_Mode12": {
            "value": "1"
          },
          "DAC_Interpolation_Mode13": {
            "value": "1"
          },
          "DAC_Mixer_Type00": {
            "value": "0"
          },
          "DAC_Mixer_Type01": {
            "value": "0"
          },
          "DAC_Mixer_Type02": {
            "value": "0"
          },
          "DAC_Mixer_Type03": {
            "value": "0"
          },
          "DAC_Mixer_Type10": {
            "value": "0"
          },
          "DAC_Mixer_Type11": {
            "value": "0"
          },
          "DAC_Mixer_Type12": {
            "value": "0"
          },
          "DAC_Mixer_Type13": {
            "value": "0"
          },
          "DAC_Slice00_Enable": {
            "value": "true"
          },
          "DAC_Slice01_Enable": {
            "value": "true"
          },
          "DAC_Slice02_Enable": {
            "value": "true"
          },
          "DAC_Slice03_Enable": {
            "value": "true"
          },
          "DAC_Slice10_Enable": {
            "value": "true"
          },
          "DAC_Slice11_Enable": {
            "value": "true"
          },
          "DAC_Slice12_Enable": {
            "value": "true"
          },
          "DAC_Slice13_Enable": {
            "value": "true"
          }
        }
      },
      "control_block": {
        "ports": {
          "Din_0": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "adc_control": {
            "direction": "O"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dest_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dac_control": {
            "direction": "O"
          }
        },
        "components": {
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_2",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "sync_1": {
            "vlnv": "xilinx.com:user:sync:1.0",
            "xci_name": "design_1_sync_0_13",
            "parameters": {
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SRC_INPUT_REG": {
                "value": "0"
              }
            }
          },
          "globalstart_gpio_adc": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_globalstart_gpio_0",
            "parameters": {
              "DIN_FROM": {
                "value": "41"
              },
              "DIN_TO": {
                "value": "41"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "globalstart_gpio_dac": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_globalstart_gpio_adc_0",
            "parameters": {
              "DIN_FROM": {
                "value": "24"
              },
              "DIN_TO": {
                "value": "24"
              },
              "DIN_WIDTH": {
                "value": "95"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "sync_2": {
            "vlnv": "xilinx.com:user:sync:1.0",
            "xci_name": "design_1_sync_1_9",
            "parameters": {
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SRC_INPUT_REG": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "Din_0_1": {
            "ports": [
              "Din_0",
              "globalstart_gpio_adc/Din",
              "globalstart_gpio_dac/Din"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "sync_1/src_clk",
              "sync_2/src_clk"
            ]
          },
          "sync_1_dest_out": {
            "ports": [
              "sync_1/dest_out",
              "adc_control"
            ]
          },
          "dest_clk_1": {
            "ports": [
              "adc_clk",
              "sync_1/dest_clk"
            ]
          },
          "globalstart_gpio_adc_Dout": {
            "ports": [
              "globalstart_gpio_adc/Dout",
              "sync_1/src_in"
            ]
          },
          "globalstart_gpio_dac_Dout": {
            "ports": [
              "globalstart_gpio_dac/Dout",
              "sync_2/src_in"
            ]
          },
          "dest_clk_2": {
            "ports": [
              "dest_clk",
              "sync_2/dest_clk"
            ]
          },
          "sync_2_dest_out": {
            "ports": [
              "sync_2/dest_out",
              "dac_control"
            ]
          }
        }
      },
      "axi_interconnect_2": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_2_0",
        "parameters": {
          "NUM_MI": {
            "value": "29"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M24_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M25_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M26_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M27_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M28_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M22_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M22_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M22_ARESETN"
              }
            }
          },
          "M22_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M23_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M23_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M23_ARESETN"
              }
            }
          },
          "M23_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M24_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M24_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M24_ARESETN"
              }
            }
          },
          "M24_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M25_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M25_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M25_ARESETN"
              }
            }
          },
          "M25_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M26_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M26_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M26_ARESETN"
              }
            }
          },
          "M26_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M27_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M27_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M27_ARESETN"
              }
            }
          },
          "M27_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M28_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M28_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M28_ARESETN"
              }
            }
          },
          "M28_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_3",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_3": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_3_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i03_couplers_to_i03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_3",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_4",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_5",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m08_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_6",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_6",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m09_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_7",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_7",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m11_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_8",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_8",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m14_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_9",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_9",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m15_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_10",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_10",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m16_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m16_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_11",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_11",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m17_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m17_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_12",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_12",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m18_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m18_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_13",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_13",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m19_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m19_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_14",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_14",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m20_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m20_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m21_couplers_to_m21_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m22_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m22_couplers_to_m22_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m23_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m23_couplers_to_m23_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m24_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m24_couplers_to_m24_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m25_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m25_couplers_to_m25_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m26_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m26_couplers_to_m26_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m27_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m27_couplers_to_m27_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m28_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m28_couplers_to_m28_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m09_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m27_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M27_AXI",
              "m27_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m26_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M02_AXI",
              "m26_couplers/S_AXI"
            ]
          },
          "m26_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M26_AXI",
              "m26_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m25_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M01_AXI",
              "m25_couplers/S_AXI"
            ]
          },
          "m25_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M25_AXI",
              "m25_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m24_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M00_AXI",
              "m24_couplers/S_AXI"
            ]
          },
          "m24_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M24_AXI",
              "m24_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m23_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M07_AXI",
              "m23_couplers/S_AXI"
            ]
          },
          "m23_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M23_AXI",
              "m23_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m22_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M06_AXI",
              "m22_couplers/S_AXI"
            ]
          },
          "m22_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M22_AXI",
              "m22_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "m21_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M21_AXI",
              "m21_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "m20_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M20_AXI",
              "m20_couplers/M_AXI"
            ]
          },
          "m19_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "m18_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m28_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M04_AXI",
              "m28_couplers/S_AXI"
            ]
          },
          "m28_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M28_AXI",
              "m28_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "m17_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m27_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M03_AXI",
              "m27_couplers/S_AXI"
            ]
          },
          "axi_interconnect_2_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "i03_couplers_to_tier2_xbar_3": {
            "interface_ports": [
              "i03_couplers/M_AXI",
              "tier2_xbar_3/S00_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "xbar_to_i03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "i03_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_2_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "tier2_xbar_3/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "i03_couplers/S_ACLK",
              "i03_couplers/M_ACLK",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m16_couplers/M_ACLK",
              "m17_couplers/M_ACLK",
              "m18_couplers/M_ACLK",
              "m19_couplers/M_ACLK",
              "m20_couplers/M_ACLK",
              "m21_couplers/M_ACLK",
              "m22_couplers/M_ACLK",
              "m23_couplers/M_ACLK",
              "m24_couplers/M_ACLK",
              "m25_couplers/M_ACLK",
              "m26_couplers/M_ACLK",
              "m27_couplers/M_ACLK",
              "m28_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK",
              "m22_couplers/S_ACLK",
              "m23_couplers/S_ACLK",
              "m24_couplers/S_ACLK",
              "m25_couplers/S_ACLK",
              "m26_couplers/S_ACLK",
              "m27_couplers/S_ACLK",
              "m28_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_2_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "tier2_xbar_3/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "i03_couplers/S_ARESETN",
              "i03_couplers/M_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m16_couplers/M_ARESETN",
              "m17_couplers/M_ARESETN",
              "m18_couplers/M_ARESETN",
              "m19_couplers/M_ARESETN",
              "m20_couplers/M_ARESETN",
              "m21_couplers/M_ARESETN",
              "m22_couplers/M_ARESETN",
              "m23_couplers/M_ARESETN",
              "m24_couplers/M_ARESETN",
              "m25_couplers/M_ARESETN",
              "m26_couplers/M_ARESETN",
              "m27_couplers/M_ARESETN",
              "m28_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN",
              "m22_couplers/S_ARESETN",
              "m23_couplers/S_ARESETN",
              "m24_couplers/S_ARESETN",
              "m25_couplers/S_ARESETN",
              "m26_couplers/S_ARESETN",
              "m27_couplers/S_ARESETN",
              "m28_couplers/S_ARESETN"
            ]
          }
        }
      },
      "tx_datapath": {
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS5": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS6": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_0_AXIS7": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dac_clk_aresetn": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dac_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "o_INC_BP_4": {
            "direction": "O"
          },
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "send_pkt_i": {
            "direction": "I"
          },
          "Op2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Op3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Op4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Op5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "o_RTN_BP_0": {
            "direction": "O"
          }
        },
        "components": {
          "macro_channel_0": {
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_0_AXIS1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_resetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "dac_clk_aresetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Din": {
                "direction": "I",
                "left": "94",
                "right": "0"
              },
              "send_pkt_i": {
                "direction": "I"
              },
              "o_INC_BP_4": {
                "direction": "O"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "o_RTN_BP_0": {
                "direction": "O"
              }
            },
            "components": {
              "soft_reset": {
                "ports": {
                  "dac_clk_aresetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axi_resetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "axi_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_17",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "0"
                      },
                      "DIN_TO": {
                        "value": "0"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      }
                    }
                  },
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_48",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_49",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_2": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_50",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_20",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "sync_1": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_21",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_15",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  }
                },
                "nets": {
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "util_vector_logic_2/Op1"
                    ]
                  },
                  "util_vector_logic_2_Res": {
                    "ports": [
                      "util_vector_logic_2/Res",
                      "sync_1/src_in",
                      "sync_0/src_in"
                    ]
                  },
                  "sync_1_dest_out": {
                    "ports": [
                      "sync_1/dest_out",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_1/src_clk",
                      "sync_0/src_clk"
                    ]
                  },
                  "dac_clk_aresetn_1": {
                    "ports": [
                      "dac_clk_aresetn",
                      "util_vector_logic_0/Op2"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "dac_reset_soft"
                    ]
                  },
                  "dac_aclk_1": {
                    "ports": [
                      "dac_aclk",
                      "sync_1/dest_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "axi_resetn_1": {
                    "ports": [
                      "axi_resetn",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "axi_reset_soft"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  }
                }
              },
              "loopback_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_22",
                "parameters": {
                  "DIN_FROM": {
                    "value": "8"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DIN_WIDTH": {
                    "value": "95"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "localstart_0": {
                "ports": {
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_23",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "16"
                      },
                      "DIN_TO": {
                        "value": "16"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_26",
                    "parameters": {
                      "DEST_SYNC_FF": {
                        "value": "2"
                      },
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_20",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_51",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_0/src_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "Res"
                    ]
                  },
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "sync_0/src_in"
                    ]
                  }
                }
              },
              "SIVERS_gpio_0": {
                "vlnv": "user.org:user:SIVERS_gpio:1.0",
                "xci_name": "design_1_SIVERS_gpio_0_3"
              },
              "TX_Block_AP_0": {
                "vlnv": "user.org:user:TX_Block_AP:1.0",
                "xci_name": "design_1_TX_Block_AP_0_0",
                "parameters": {
                  "C_S01_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "STREAM": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "SLOT_0_AXIS",
                  "TX_Block_AP_0/M00_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "SLOT_0_AXIS1",
                  "TX_Block_AP_0/M01_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS",
                  "TX_Block_AP_0/S00_AXIS"
                ]
              },
              "S00_AXI1_1": {
                "interface_ports": [
                  "S00_AXI1",
                  "SIVERS_gpio_0/S00_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S00_AXI",
                  "TX_Block_AP_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "axis_aclk_1": {
                "ports": [
                  "axis_aclk",
                  "soft_reset/axis_aclk",
                  "localstart_0/axis_aclk",
                  "TX_Block_AP_0/aclk"
                ]
              },
              "dac_aclk_1": {
                "ports": [
                  "dac_aclk",
                  "soft_reset/dac_aclk",
                  "SIVERS_gpio_0/aclk",
                  "TX_Block_AP_0/dac_aclk"
                ]
              },
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "soft_reset/axi_resetn"
                ]
              },
              "dac_clk_aresetn_1": {
                "ports": [
                  "dac_clk_aresetn",
                  "soft_reset/dac_clk_aresetn"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "soft_reset/Din",
                  "loopback_0/Din",
                  "localstart_0/Din"
                ]
              },
              "soft_reset_dac_reset_soft": {
                "ports": [
                  "soft_reset/dac_reset_soft",
                  "SIVERS_gpio_0/aresetn",
                  "TX_Block_AP_0/dac_aresetn"
                ]
              },
              "soft_reset_axi_reset_soft": {
                "ports": [
                  "soft_reset/axi_reset_soft",
                  "TX_Block_AP_0/aresetn"
                ]
              },
              "loopback_0_Dout": {
                "ports": [
                  "loopback_0/Dout",
                  "TX_Block_AP_0/load_data_i"
                ]
              },
              "send_pkt_i_1": {
                "ports": [
                  "send_pkt_i",
                  "TX_Block_AP_0/send_pkt_i"
                ]
              },
              "Op2_1": {
                "ports": [
                  "Op2",
                  "localstart_0/Op2"
                ]
              },
              "localstart_0_Res": {
                "ports": [
                  "localstart_0/Res",
                  "TX_Block_AP_0/s00_axis_tvalid"
                ]
              },
              "s00_axi_aclk_1": {
                "ports": [
                  "s00_axi_aclk",
                  "SIVERS_gpio_0/s00_axi_aclk",
                  "TX_Block_AP_0/s00_axi_aclk"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "SIVERS_gpio_0/s00_axi_aresetn",
                  "TX_Block_AP_0/s00_axi_aresetn"
                ]
              },
              "SIVERS_gpio_0_o_INC_BP": {
                "ports": [
                  "SIVERS_gpio_0/o_INC_BP",
                  "o_INC_BP_4"
                ]
              },
              "SIVERS_gpio_0_o_RTN_BP": {
                "ports": [
                  "SIVERS_gpio_0/o_RTN_BP",
                  "o_RTN_BP_0"
                ]
              },
              "TX_Block_AP_0_trn_pulse_o": {
                "ports": [
                  "TX_Block_AP_0/trn_pulse_o",
                  "SIVERS_gpio_0/i_TRIGGER"
                ]
              }
            }
          },
          "macro_channel_1": {
            "interface_ports": {
              "SLOT_0_AXIS2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_0_AXIS3": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "94",
                "right": "0"
              },
              "axi_resetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "dac_clk_aresetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "send_pkt_i": {
                "direction": "I"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "pl_clk0": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "soft_reset": {
                "ports": {
                  "dac_clk_aresetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axi_resetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "axi_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_19",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "1"
                      },
                      "DIN_TO": {
                        "value": "1"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_52",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_48",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_2": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_2_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_23",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "sync_1": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_1_6",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_17",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  }
                },
                "nets": {
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "util_vector_logic_2/Op1"
                    ]
                  },
                  "util_vector_logic_2_Res": {
                    "ports": [
                      "util_vector_logic_2/Res",
                      "sync_1/src_in",
                      "sync_0/src_in"
                    ]
                  },
                  "sync_1_dest_out": {
                    "ports": [
                      "sync_1/dest_out",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_1/src_clk",
                      "sync_0/src_clk"
                    ]
                  },
                  "dac_clk_aresetn_1": {
                    "ports": [
                      "dac_clk_aresetn",
                      "util_vector_logic_0/Op2"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "dac_reset_soft"
                    ]
                  },
                  "dac_aclk_1": {
                    "ports": [
                      "dac_aclk",
                      "sync_1/dest_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "axi_resetn_1": {
                    "ports": [
                      "axi_resetn",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "axi_reset_soft"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  }
                }
              },
              "loopback_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_loopback_0_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_TO": {
                    "value": "9"
                  },
                  "DIN_WIDTH": {
                    "value": "95"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "localstart_0": {
                "ports": {
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_24",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "17"
                      },
                      "DIN_TO": {
                        "value": "17"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_27",
                    "parameters": {
                      "DEST_SYNC_FF": {
                        "value": "2"
                      },
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_21",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_52",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_0/src_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "Res"
                    ]
                  },
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "sync_0/src_in"
                    ]
                  }
                }
              },
              "TX_Block_AP_1": {
                "vlnv": "user.org:user:TX_Block_AP:1.0",
                "xci_name": "design_1_TX_Block_AP_0_1",
                "parameters": {
                  "C_S01_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "STREAM": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "S_AXIS1",
                  "TX_Block_AP_1/S00_AXIS"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "SLOT_0_AXIS3",
                  "TX_Block_AP_1/M01_AXIS"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S00_AXI",
                  "TX_Block_AP_1/S00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "SLOT_0_AXIS2",
                  "TX_Block_AP_1/M00_AXIS"
                ]
              }
            },
            "nets": {
              "axis_aclk_1": {
                "ports": [
                  "axis_aclk",
                  "soft_reset/axis_aclk",
                  "localstart_0/axis_aclk",
                  "TX_Block_AP_1/aclk"
                ]
              },
              "dac_aclk_1": {
                "ports": [
                  "dac_aclk",
                  "soft_reset/dac_aclk",
                  "TX_Block_AP_1/dac_aclk"
                ]
              },
              "soft_reset_dac_reset_soft": {
                "ports": [
                  "soft_reset/dac_reset_soft",
                  "TX_Block_AP_1/dac_aresetn"
                ]
              },
              "soft_reset_axi_reset_soft": {
                "ports": [
                  "soft_reset/axi_reset_soft",
                  "TX_Block_AP_1/aresetn"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "soft_reset/Din",
                  "loopback_0/Din",
                  "localstart_0/Din"
                ]
              },
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "soft_reset/axi_resetn"
                ]
              },
              "dac_clk_aresetn_1": {
                "ports": [
                  "dac_clk_aresetn",
                  "soft_reset/dac_clk_aresetn"
                ]
              },
              "loopback_0_Dout": {
                "ports": [
                  "loopback_0/Dout",
                  "TX_Block_AP_1/load_data_i"
                ]
              },
              "send_pkt_i_1": {
                "ports": [
                  "send_pkt_i",
                  "TX_Block_AP_1/send_pkt_i"
                ]
              },
              "localstart_0_Res": {
                "ports": [
                  "localstart_0/Res",
                  "TX_Block_AP_1/s00_axis_tvalid"
                ]
              },
              "Op2_1": {
                "ports": [
                  "Op2",
                  "localstart_0/Op2"
                ]
              },
              "pl_clk0_1": {
                "ports": [
                  "pl_clk0",
                  "TX_Block_AP_1/s00_axi_aclk"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "TX_Block_AP_1/s00_axi_aresetn"
                ]
              }
            }
          },
          "macro_channel_2": {
            "interface_ports": {
              "S_AXIS3": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_0_AXIS7": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_0_AXIS6": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_clk_aresetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "axi_resetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Din": {
                "direction": "I",
                "left": "94",
                "right": "0"
              },
              "send_pkt_i": {
                "direction": "I"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "pl_clk0": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "soft_reset": {
                "ports": {
                  "dac_clk_aresetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axi_resetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "axi_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_21",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "2"
                      },
                      "DIN_TO": {
                        "value": "2"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_54",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_50",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_2": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_2_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_25",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "sync_1": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_1_8",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_19",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  }
                },
                "nets": {
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "util_vector_logic_2/Op1"
                    ]
                  },
                  "util_vector_logic_2_Res": {
                    "ports": [
                      "util_vector_logic_2/Res",
                      "sync_1/src_in",
                      "sync_0/src_in"
                    ]
                  },
                  "sync_1_dest_out": {
                    "ports": [
                      "sync_1/dest_out",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_1/src_clk",
                      "sync_0/src_clk"
                    ]
                  },
                  "dac_clk_aresetn_1": {
                    "ports": [
                      "dac_clk_aresetn",
                      "util_vector_logic_0/Op2"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "dac_reset_soft"
                    ]
                  },
                  "dac_aclk_1": {
                    "ports": [
                      "dac_aclk",
                      "sync_1/dest_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "axi_resetn_1": {
                    "ports": [
                      "axi_resetn",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "axi_reset_soft"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  }
                }
              },
              "loopback_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_loopback_0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "10"
                  },
                  "DIN_TO": {
                    "value": "10"
                  },
                  "DIN_WIDTH": {
                    "value": "95"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "localstart_0": {
                "ports": {
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_25",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "18"
                      },
                      "DIN_TO": {
                        "value": "18"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_28",
                    "parameters": {
                      "DEST_SYNC_FF": {
                        "value": "2"
                      },
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_22",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_53",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_0/src_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "Res"
                    ]
                  },
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "sync_0/src_in"
                    ]
                  }
                }
              },
              "TX_Block_AP_2": {
                "vlnv": "user.org:user:TX_Block_AP:1.0",
                "xci_name": "design_1_TX_Block_AP_0_2",
                "parameters": {
                  "C_S01_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "STREAM": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "S00_AXI",
                  "TX_Block_AP_2/S00_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "SLOT_0_AXIS6",
                  "TX_Block_AP_2/M00_AXIS"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S_AXIS3",
                  "TX_Block_AP_2/S00_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "SLOT_0_AXIS7",
                  "TX_Block_AP_2/M01_AXIS"
                ]
              }
            },
            "nets": {
              "axis_aclk_1": {
                "ports": [
                  "axis_aclk",
                  "soft_reset/axis_aclk",
                  "localstart_0/axis_aclk",
                  "TX_Block_AP_2/aclk"
                ]
              },
              "dac_aclk_1": {
                "ports": [
                  "dac_aclk",
                  "soft_reset/dac_aclk",
                  "TX_Block_AP_2/dac_aclk"
                ]
              },
              "dac_clk_aresetn_1": {
                "ports": [
                  "dac_clk_aresetn",
                  "soft_reset/dac_clk_aresetn"
                ]
              },
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "soft_reset/axi_resetn"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "soft_reset/Din",
                  "loopback_0/Din",
                  "localstart_0/Din"
                ]
              },
              "soft_reset_dac_reset_soft": {
                "ports": [
                  "soft_reset/dac_reset_soft",
                  "TX_Block_AP_2/dac_aresetn"
                ]
              },
              "soft_reset_axi_reset_soft": {
                "ports": [
                  "soft_reset/axi_reset_soft",
                  "TX_Block_AP_2/aresetn"
                ]
              },
              "loopback_0_Dout": {
                "ports": [
                  "loopback_0/Dout",
                  "TX_Block_AP_2/load_data_i"
                ]
              },
              "send_pkt_i_1": {
                "ports": [
                  "send_pkt_i",
                  "TX_Block_AP_2/send_pkt_i"
                ]
              },
              "localstart_0_Res": {
                "ports": [
                  "localstart_0/Res",
                  "TX_Block_AP_2/s00_axis_tvalid"
                ]
              },
              "Op2_1": {
                "ports": [
                  "Op2",
                  "localstart_0/Op2"
                ]
              },
              "pl_clk0_1": {
                "ports": [
                  "pl_clk0",
                  "TX_Block_AP_2/s00_axi_aclk"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "TX_Block_AP_2/s00_axi_aresetn"
                ]
              }
            }
          },
          "macro_channel_3": {
            "interface_ports": {
              "SLOT_0_AXIS4": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_0_AXIS5": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "94",
                "right": "0"
              },
              "axi_resetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "dac_clk_aresetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "send_pkt_i": {
                "direction": "I"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "pl_clk0": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "soft_reset": {
                "ports": {
                  "dac_clk_aresetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "dac_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "axi_resetn": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "axi_reset_soft": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_20",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "3"
                      },
                      "DIN_TO": {
                        "value": "3"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_0_53",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_49",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_2": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_2_9",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_24",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "sync_1": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_1_7",
                    "parameters": {
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_18",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  }
                },
                "nets": {
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "util_vector_logic_2/Op1"
                    ]
                  },
                  "util_vector_logic_2_Res": {
                    "ports": [
                      "util_vector_logic_2/Res",
                      "sync_1/src_in",
                      "sync_0/src_in"
                    ]
                  },
                  "sync_1_dest_out": {
                    "ports": [
                      "sync_1/dest_out",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_1/src_clk",
                      "sync_0/src_clk"
                    ]
                  },
                  "dac_clk_aresetn_1": {
                    "ports": [
                      "dac_clk_aresetn",
                      "util_vector_logic_0/Op2"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "dac_reset_soft"
                    ]
                  },
                  "dac_aclk_1": {
                    "ports": [
                      "dac_aclk",
                      "sync_1/dest_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "axi_resetn_1": {
                    "ports": [
                      "axi_resetn",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "axi_reset_soft"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  }
                }
              },
              "loopback_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_loopback_0_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "11"
                  },
                  "DIN_WIDTH": {
                    "value": "95"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "localstart_0": {
                "ports": {
                  "axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "94",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "design_1_xlslice_0_26",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "19"
                      },
                      "DIN_TO": {
                        "value": "19"
                      },
                      "DIN_WIDTH": {
                        "value": "95"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "sync_0": {
                    "vlnv": "xilinx.com:user:sync:1.0",
                    "xci_name": "design_1_sync_0_29",
                    "parameters": {
                      "DEST_SYNC_FF": {
                        "value": "2"
                      },
                      "SRC_INPUT_REG": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_0_23",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_1_54",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "sync_0/src_clk"
                    ]
                  },
                  "axis_aclk_1": {
                    "ports": [
                      "axis_aclk",
                      "sync_0/dest_clk"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  },
                  "sync_0_dest_out": {
                    "ports": [
                      "sync_0/dest_out",
                      "util_vector_logic_1/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "Res"
                    ]
                  },
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "sync_0/src_in"
                    ]
                  }
                }
              },
              "TX_Block_AP_3": {
                "vlnv": "user.org:user:TX_Block_AP:1.0",
                "xci_name": "design_1_TX_Block_AP_0_3",
                "parameters": {
                  "C_S01_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "STREAM": {
                    "value": "3"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "SLOT_0_AXIS4",
                  "TX_Block_AP_3/M00_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS2",
                  "TX_Block_AP_3/S00_AXIS"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S00_AXI",
                  "TX_Block_AP_3/S00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "SLOT_0_AXIS5",
                  "TX_Block_AP_3/M01_AXIS"
                ]
              }
            },
            "nets": {
              "axis_aclk_1": {
                "ports": [
                  "axis_aclk",
                  "soft_reset/axis_aclk",
                  "localstart_0/axis_aclk",
                  "TX_Block_AP_3/aclk"
                ]
              },
              "dac_aclk_1": {
                "ports": [
                  "dac_aclk",
                  "soft_reset/dac_aclk",
                  "TX_Block_AP_3/dac_aclk"
                ]
              },
              "soft_reset_dac_reset_soft": {
                "ports": [
                  "soft_reset/dac_reset_soft",
                  "TX_Block_AP_3/dac_aresetn"
                ]
              },
              "soft_reset_axi_reset_soft": {
                "ports": [
                  "soft_reset/axi_reset_soft",
                  "TX_Block_AP_3/aresetn"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "soft_reset/Din",
                  "loopback_0/Din",
                  "localstart_0/Din"
                ]
              },
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "soft_reset/axi_resetn"
                ]
              },
              "dac_clk_aresetn_1": {
                "ports": [
                  "dac_clk_aresetn",
                  "soft_reset/dac_clk_aresetn"
                ]
              },
              "loopback_0_Dout": {
                "ports": [
                  "loopback_0/Dout",
                  "TX_Block_AP_3/load_data_i"
                ]
              },
              "send_pkt_i_1": {
                "ports": [
                  "send_pkt_i",
                  "TX_Block_AP_3/send_pkt_i"
                ]
              },
              "localstart_0_Res": {
                "ports": [
                  "localstart_0/Res",
                  "TX_Block_AP_3/s00_axis_tvalid"
                ]
              },
              "Op2_1": {
                "ports": [
                  "Op2",
                  "localstart_0/Op2"
                ]
              },
              "pl_clk0_1": {
                "ports": [
                  "pl_clk0",
                  "TX_Block_AP_3/s00_axi_aclk"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "TX_Block_AP_3/s00_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "macro_channel_3_SLOT_0_AXIS5": {
            "interface_ports": [
              "SLOT_0_AXIS5",
              "macro_channel_3/SLOT_0_AXIS5"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "macro_channel_0/S00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S00_AXI4",
              "macro_channel_3/S00_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S00_AXI3",
              "macro_channel_2/S00_AXI"
            ]
          },
          "macro_channel_0_SLOT_0_AXIS": {
            "interface_ports": [
              "SLOT_0_AXIS",
              "macro_channel_0/SLOT_0_AXIS"
            ]
          },
          "macro_channel_3_SLOT_0_AXIS4": {
            "interface_ports": [
              "SLOT_0_AXIS4",
              "macro_channel_3/SLOT_0_AXIS4"
            ]
          },
          "macro_channel_1_SLOT_0_AXIS2": {
            "interface_ports": [
              "SLOT_0_AXIS2",
              "macro_channel_1/SLOT_0_AXIS2"
            ]
          },
          "macro_channel_2_SLOT_0_AXIS6": {
            "interface_ports": [
              "SLOT_0_AXIS6",
              "macro_channel_2/SLOT_0_AXIS6"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S00_AXI1",
              "macro_channel_0/S00_AXI1"
            ]
          },
          "macro_channel_1_SLOT_0_AXIS3": {
            "interface_ports": [
              "SLOT_0_AXIS3",
              "macro_channel_1/SLOT_0_AXIS3"
            ]
          },
          "S_AXIS_1": {
            "interface_ports": [
              "S_AXIS",
              "macro_channel_0/S_AXIS"
            ]
          },
          "macro_channel_2_SLOT_0_AXIS7": {
            "interface_ports": [
              "SLOT_0_AXIS7",
              "macro_channel_2/SLOT_0_AXIS7"
            ]
          },
          "macro_channel_0_SLOT_0_AXIS1": {
            "interface_ports": [
              "SLOT_0_AXIS1",
              "macro_channel_0/SLOT_0_AXIS1"
            ]
          },
          "S_AXIS1_1": {
            "interface_ports": [
              "S_AXIS1",
              "macro_channel_1/S_AXIS1"
            ]
          },
          "S_AXIS3_1": {
            "interface_ports": [
              "S_AXIS3",
              "macro_channel_3/S_AXIS2"
            ]
          },
          "S_AXIS2_1": {
            "interface_ports": [
              "S_AXIS2",
              "macro_channel_2/S_AXIS3"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S00_AXI2",
              "macro_channel_1/S00_AXI"
            ]
          }
        },
        "nets": {
          "dac_aclk_1": {
            "ports": [
              "dac_aclk",
              "macro_channel_0/dac_aclk",
              "macro_channel_1/dac_aclk",
              "macro_channel_2/dac_aclk",
              "macro_channel_3/dac_aclk"
            ]
          },
          "axis_aclk_1": {
            "ports": [
              "axis_aclk",
              "macro_channel_0/axis_aclk",
              "macro_channel_1/axis_aclk",
              "macro_channel_2/axis_aclk",
              "macro_channel_3/axis_aclk"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "macro_channel_0/axi_resetn",
              "macro_channel_1/axi_resetn",
              "macro_channel_2/axi_resetn",
              "macro_channel_3/axi_resetn"
            ]
          },
          "dac_clk_aresetn_1": {
            "ports": [
              "dac_clk_aresetn",
              "macro_channel_0/dac_clk_aresetn",
              "macro_channel_1/dac_clk_aresetn",
              "macro_channel_2/dac_clk_aresetn",
              "macro_channel_3/dac_clk_aresetn"
            ]
          },
          "Din_1": {
            "ports": [
              "Din",
              "macro_channel_0/Din",
              "macro_channel_1/Din",
              "macro_channel_2/Din",
              "macro_channel_3/Din"
            ]
          },
          "send_pkt_i_1": {
            "ports": [
              "send_pkt_i",
              "macro_channel_0/send_pkt_i",
              "macro_channel_2/send_pkt_i",
              "macro_channel_3/send_pkt_i",
              "macro_channel_1/send_pkt_i"
            ]
          },
          "macro_channel_0_o_INC_BP_4": {
            "ports": [
              "macro_channel_0/o_INC_BP_4",
              "o_INC_BP_4"
            ]
          },
          "Op2_1": {
            "ports": [
              "Op2",
              "macro_channel_0/Op2"
            ]
          },
          "Op2_2": {
            "ports": [
              "Op3",
              "macro_channel_1/Op2"
            ]
          },
          "Op2_3": {
            "ports": [
              "Op4",
              "macro_channel_2/Op2"
            ]
          },
          "Op2_4": {
            "ports": [
              "Op5",
              "macro_channel_3/Op2"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s00_axi_aclk",
              "macro_channel_0/s00_axi_aclk",
              "macro_channel_1/pl_clk0",
              "macro_channel_2/pl_clk0",
              "macro_channel_3/pl_clk0"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "macro_channel_0/s00_axi_aresetn",
              "macro_channel_1/peripheral_aresetn",
              "macro_channel_2/peripheral_aresetn",
              "macro_channel_3/peripheral_aresetn"
            ]
          },
          "macro_channel_0_o_RTN_BP_0": {
            "ports": [
              "macro_channel_0/o_RTN_BP_0",
              "o_RTN_BP_0"
            ]
          }
        }
      },
      "ddr_block": {
        "interface_ports": {
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C0_DDR4_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "user_si570_sysclk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "c0_ddr4_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "c0_ddr4_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "c0_ddr4_ui_clk_sync_rst": {
            "type": "rst",
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_1_smartconnect_0_1",
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "ddr4_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "design_1_ddr4_0_1",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "32"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_sysclk1_300mhz"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S01_AXI",
              "smartconnect_0/S01_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "user_si570_sysclk",
              "ddr4_0/C0_SYS_CLK"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "C0_DDR4_0",
              "ddr4_0/C0_DDR4"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "smartconnect_0/M00_AXI",
              "ddr4_0/C0_DDR4_S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "c0_ddr4_aresetn_1": {
            "ports": [
              "c0_ddr4_aresetn",
              "smartconnect_0/aresetn",
              "ddr4_0/c0_ddr4_aresetn"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk",
              "c0_ddr4_ui_clk",
              "smartconnect_0/aclk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk_sync_rst",
              "c0_ddr4_ui_clk_sync_rst"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "ddr4_0/sys_rst"
            ]
          }
        }
      },
      "intr_block_0": {
        "vlnv": "xilinx.com:module_ref:intr_block:1.0",
        "xci_name": "design_1_intr_block_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "intr_block",
          "boundary_crc": "0x0"
        },
        "ports": {
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "bd_flag": {
            "direction": "I"
          }
        }
      },
      "SPB_blocks": {
        "interface_ports": {
          "S00_AXI8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S04_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S06_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S07_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S03_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S05_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI7": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Res1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_220_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "adc_clk_soft_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "adc_220_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s00_axis_tvalid": {
            "direction": "I"
          }
        },
        "components": {
          "PD_FLAG_block": {
            "ports": {
              "Op2": {
                "direction": "I"
              },
              "Op3": {
                "direction": "I"
              },
              "Op4": {
                "direction": "I"
              },
              "Res": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Op5": {
                "direction": "I"
              },
              "Res1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Op6": {
                "direction": "I"
              },
              "Op7": {
                "direction": "I"
              },
              "Op8": {
                "direction": "I"
              },
              "Op1": {
                "direction": "I"
              },
              "Op9": {
                "direction": "I"
              },
              "Op10": {
                "direction": "I"
              },
              "Op11": {
                "direction": "I"
              },
              "Op12": {
                "direction": "I"
              }
            },
            "components": {
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_46",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_47",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_2": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_1_46",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_3": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_56",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_4": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_1_56",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_5": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_2_12",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_6": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_58",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_7": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_6_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_8": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_6_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_9": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_6_2",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_10": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_8_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_11": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_8_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_12": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_11_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_13": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_11_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "and"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "util_vector_logic_0_Res": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "util_vector_logic_2/Op1"
                ]
              },
              "util_vector_logic_1_Res": {
                "ports": [
                  "util_vector_logic_1/Res",
                  "util_vector_logic_2/Op2"
                ]
              },
              "util_vector_logic_2_Res": {
                "ports": [
                  "util_vector_logic_2/Res",
                  "Res"
                ]
              },
              "util_vector_logic_4_Res": {
                "ports": [
                  "util_vector_logic_4/Res",
                  "util_vector_logic_5/Op1"
                ]
              },
              "util_vector_logic_3_Res": {
                "ports": [
                  "util_vector_logic_3/Res",
                  "util_vector_logic_5/Op2"
                ]
              },
              "util_vector_logic_5_Res": {
                "ports": [
                  "util_vector_logic_5/Res",
                  "Res1"
                ]
              },
              "Op1_1": {
                "ports": [
                  "Op1",
                  "util_vector_logic_6/Op1"
                ]
              },
              "util_vector_logic_6_Res": {
                "ports": [
                  "util_vector_logic_6/Res",
                  "util_vector_logic_0/Op1"
                ]
              },
              "Op2_1": {
                "ports": [
                  "Op2",
                  "util_vector_logic_7/Op1"
                ]
              },
              "util_vector_logic_7_Res": {
                "ports": [
                  "util_vector_logic_7/Res",
                  "util_vector_logic_0/Op2"
                ]
              },
              "Op3_1": {
                "ports": [
                  "Op3",
                  "util_vector_logic_8/Op1"
                ]
              },
              "util_vector_logic_8_Res": {
                "ports": [
                  "util_vector_logic_8/Res",
                  "util_vector_logic_1/Op1"
                ]
              },
              "Op4_1": {
                "ports": [
                  "Op4",
                  "util_vector_logic_9/Op1"
                ]
              },
              "util_vector_logic_9_Res": {
                "ports": [
                  "util_vector_logic_9/Res",
                  "util_vector_logic_1/Op2"
                ]
              },
              "Op7_1": {
                "ports": [
                  "Op7",
                  "util_vector_logic_11/Op1"
                ]
              },
              "util_vector_logic_11_Res": {
                "ports": [
                  "util_vector_logic_11/Res",
                  "util_vector_logic_3/Op1"
                ]
              },
              "Op8_1": {
                "ports": [
                  "Op8",
                  "util_vector_logic_10/Op1"
                ]
              },
              "util_vector_logic_10_Res": {
                "ports": [
                  "util_vector_logic_10/Res",
                  "util_vector_logic_3/Op2"
                ]
              },
              "Op5_1": {
                "ports": [
                  "Op5",
                  "util_vector_logic_13/Op1"
                ]
              },
              "util_vector_logic_13_Res": {
                "ports": [
                  "util_vector_logic_13/Res",
                  "util_vector_logic_4/Op1"
                ]
              },
              "Op6_1": {
                "ports": [
                  "Op6",
                  "util_vector_logic_12/Op1"
                ]
              },
              "util_vector_logic_12_Res": {
                "ports": [
                  "util_vector_logic_12/Res",
                  "util_vector_logic_4/Op2"
                ]
              },
              "Op9_1": {
                "ports": [
                  "Op9",
                  "util_vector_logic_13/Op2",
                  "util_vector_logic_9/Op2"
                ]
              },
              "Op10_1": {
                "ports": [
                  "Op10",
                  "util_vector_logic_7/Op2",
                  "util_vector_logic_12/Op2"
                ]
              },
              "Op11_1": {
                "ports": [
                  "Op11",
                  "util_vector_logic_11/Op2",
                  "util_vector_logic_6/Op2"
                ]
              },
              "Op12_1": {
                "ports": [
                  "Op12",
                  "util_vector_logic_10/Op2",
                  "util_vector_logic_8/Op2"
                ]
              }
            }
          },
          "stream_0": {
            "interface_ports": {
              "S01_AXIS1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXIS1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "adc_clk_soft_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "PD_FLAG": {
                "direction": "O"
              },
              "i_PD_FLAG": {
                "direction": "I"
              },
              "o_BD_FLAG": {
                "direction": "O"
              },
              "ic_BD_flag": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "adc_220_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "adc_220_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ch_en": {
                "direction": "O"
              },
              "s00_axis_tvalid": {
                "direction": "I"
              }
            },
            "components": {
              "packet_detector_11AD_0": {
                "vlnv": "user.org:user:packet_detector_11AD:1.0",
                "xci_name": "design_1_packet_detector_11AD_0_0"
              },
              "RX_Block_AP_0": {
                "vlnv": "user.org:user:RX_Block_AP:1.0",
                "xci_name": "design_1_RX_Block_AP_0_0"
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "S00_AXIS1",
                  "packet_detector_11AD_0/S00_AXIS"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "RX_Block_AP_0/S00_AXI"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S01_AXIS1",
                  "packet_detector_11AD_0/S01_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI2",
                  "packet_detector_11AD_0/S00_AXI"
                ]
              },
              "packet_detector_11AD_0_M00_AXIS": {
                "interface_ports": [
                  "packet_detector_11AD_0/M00_AXIS",
                  "RX_Block_AP_0/S00_AXIS"
                ]
              },
              "packet_detector_11AD_0_M01_AXIS": {
                "interface_ports": [
                  "packet_detector_11AD_0/M01_AXIS",
                  "RX_Block_AP_0/S01_AXIS"
                ]
              }
            },
            "nets": {
              "adc_clk_soft_aresetn_1": {
                "ports": [
                  "adc_clk_soft_aresetn",
                  "packet_detector_11AD_0/aresetn",
                  "RX_Block_AP_0/adc_440_aresetn"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "packet_detector_11AD_0/s00_axi_aresetn",
                  "RX_Block_AP_0/s00_axi_aresetn"
                ]
              },
              "s00_axi_aclk_1": {
                "ports": [
                  "s00_axi_aclk",
                  "packet_detector_11AD_0/s00_axi_aclk",
                  "RX_Block_AP_0/s00_axi_aclk"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "packet_detector_11AD_0/aclk",
                  "RX_Block_AP_0/adc_440_aclk"
                ]
              },
              "packet_detector_11AD_0_PD_FLAG": {
                "ports": [
                  "packet_detector_11AD_0/PD_FLAG",
                  "PD_FLAG"
                ]
              },
              "ic_BD_flag_1": {
                "ports": [
                  "ic_BD_flag",
                  "RX_Block_AP_0/ic_BD_flag"
                ]
              },
              "RX_Block_AP_0_oc_BD_flag": {
                "ports": [
                  "RX_Block_AP_0/oc_BD_flag",
                  "o_BD_FLAG"
                ]
              },
              "i_PD_FLAG_1": {
                "ports": [
                  "i_PD_FLAG",
                  "RX_Block_AP_0/ic_PD_flag"
                ]
              },
              "adc_220_aclk_1": {
                "ports": [
                  "adc_220_aclk",
                  "RX_Block_AP_0/adc_220_aclk"
                ]
              },
              "adc_220_aresetn_1": {
                "ports": [
                  "adc_220_aresetn",
                  "RX_Block_AP_0/adc_220_aresetn"
                ]
              },
              "RX_Block_AP_0_ch_en": {
                "ports": [
                  "RX_Block_AP_0/ch_en",
                  "ch_en"
                ]
              },
              "s00_axis_tvalid_1": {
                "ports": [
                  "s00_axis_tvalid",
                  "packet_detector_11AD_0/s00_axis_tvalid",
                  "packet_detector_11AD_0/s01_axis_tvalid"
                ]
              }
            }
          },
          "stream_1": {
            "interface_ports": {
              "S03_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI8": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "adc_clk_soft_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "PD_FLAG": {
                "direction": "O"
              },
              "i_PD_FLAG": {
                "direction": "I"
              },
              "o_BD_FLAG": {
                "direction": "O"
              },
              "ic_BD_flag": {
                "direction": "I"
              },
              "adc_220_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "adc_220_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ch_en": {
                "direction": "O"
              },
              "s00_axis_tvalid": {
                "direction": "I"
              }
            },
            "components": {
              "packet_detector_11AD_1": {
                "vlnv": "user.org:user:packet_detector_11AD:1.0",
                "xci_name": "design_1_packet_detector_11AD_0_2"
              },
              "RX_Block_AP_0": {
                "vlnv": "user.org:user:RX_Block_AP:1.0",
                "xci_name": "design_1_RX_Block_AP_0_2",
                "parameters": {
                  "STREAM": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "packet_detector_11AD_1_M01_AXIS": {
                "interface_ports": [
                  "RX_Block_AP_0/S01_AXIS",
                  "packet_detector_11AD_1/M01_AXIS"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "RX_Block_AP_0/S00_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S02_AXIS",
                  "packet_detector_11AD_1/S00_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S00_AXI8",
                  "packet_detector_11AD_1/S00_AXI"
                ]
              },
              "packet_detector_11AD_1_M00_AXIS": {
                "interface_ports": [
                  "RX_Block_AP_0/S00_AXIS",
                  "packet_detector_11AD_1/M00_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S03_AXIS",
                  "packet_detector_11AD_1/S01_AXIS"
                ]
              }
            },
            "nets": {
              "adc_clk_soft_aresetn_1": {
                "ports": [
                  "adc_clk_soft_aresetn",
                  "packet_detector_11AD_1/aresetn",
                  "RX_Block_AP_0/adc_440_aresetn"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "packet_detector_11AD_1/s00_axi_aresetn",
                  "RX_Block_AP_0/s00_axi_aresetn"
                ]
              },
              "s00_axi_aclk_1": {
                "ports": [
                  "s00_axi_aclk",
                  "packet_detector_11AD_1/s00_axi_aclk",
                  "RX_Block_AP_0/s00_axi_aclk"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "packet_detector_11AD_1/aclk",
                  "RX_Block_AP_0/adc_440_aclk"
                ]
              },
              "packet_detector_11AD_1_PD_FLAG": {
                "ports": [
                  "packet_detector_11AD_1/PD_FLAG",
                  "PD_FLAG"
                ]
              },
              "ic_BD_flag_1": {
                "ports": [
                  "ic_BD_flag",
                  "RX_Block_AP_0/ic_BD_flag"
                ]
              },
              "i_PD_FLAG_1": {
                "ports": [
                  "i_PD_FLAG",
                  "RX_Block_AP_0/ic_PD_flag"
                ]
              },
              "RX_Block_AP_0_oc_BD_flag": {
                "ports": [
                  "RX_Block_AP_0/oc_BD_flag",
                  "o_BD_FLAG"
                ]
              },
              "adc_220_aclk_1": {
                "ports": [
                  "adc_220_aclk",
                  "RX_Block_AP_0/adc_220_aclk"
                ]
              },
              "adc_220_aresetn_1": {
                "ports": [
                  "adc_220_aresetn",
                  "RX_Block_AP_0/adc_220_aresetn"
                ]
              },
              "RX_Block_AP_0_ch_en": {
                "ports": [
                  "RX_Block_AP_0/ch_en",
                  "ch_en"
                ]
              },
              "s00_axis_tvalid_1": {
                "ports": [
                  "s00_axis_tvalid",
                  "packet_detector_11AD_1/s00_axis_tvalid",
                  "packet_detector_11AD_1/s01_axis_tvalid"
                ]
              }
            }
          },
          "stream_2": {
            "interface_ports": {
              "S00_AXI5": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S05_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "adc_clk_soft_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "PD_FLAG": {
                "direction": "O"
              },
              "i_PD_FLAG": {
                "direction": "I"
              },
              "o_BD_FLAG": {
                "direction": "O"
              },
              "ic_BD_flag": {
                "direction": "I"
              },
              "adc_220_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "adc_220_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ch_en": {
                "direction": "O"
              },
              "s00_axis_tvalid": {
                "direction": "I"
              }
            },
            "components": {
              "packet_detector_11AD_2": {
                "vlnv": "user.org:user:packet_detector_11AD:1.0",
                "xci_name": "design_1_packet_detector_11AD_0_1"
              },
              "RX_Block_AP_0": {
                "vlnv": "user.org:user:RX_Block_AP:1.0",
                "xci_name": "design_1_RX_Block_AP_0_1",
                "parameters": {
                  "STREAM": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "packet_detector_11AD_2_M01_AXIS": {
                "interface_ports": [
                  "RX_Block_AP_0/S01_AXIS",
                  "packet_detector_11AD_2/M01_AXIS"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S05_AXIS",
                  "packet_detector_11AD_2/S01_AXIS"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "RX_Block_AP_0/S00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S00_AXI5",
                  "packet_detector_11AD_2/S00_AXI"
                ]
              },
              "packet_detector_11AD_2_M00_AXIS": {
                "interface_ports": [
                  "RX_Block_AP_0/S00_AXIS",
                  "packet_detector_11AD_2/M00_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S04_AXIS",
                  "packet_detector_11AD_2/S00_AXIS"
                ]
              }
            },
            "nets": {
              "adc_clk_soft_aresetn_1": {
                "ports": [
                  "adc_clk_soft_aresetn",
                  "packet_detector_11AD_2/aresetn",
                  "RX_Block_AP_0/adc_440_aresetn"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "packet_detector_11AD_2/s00_axi_aresetn",
                  "RX_Block_AP_0/s00_axi_aresetn"
                ]
              },
              "s00_axi_aclk_1": {
                "ports": [
                  "s00_axi_aclk",
                  "packet_detector_11AD_2/s00_axi_aclk",
                  "RX_Block_AP_0/s00_axi_aclk"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "packet_detector_11AD_2/aclk",
                  "RX_Block_AP_0/adc_440_aclk"
                ]
              },
              "packet_detector_11AD_2_PD_FLAG": {
                "ports": [
                  "packet_detector_11AD_2/PD_FLAG",
                  "PD_FLAG"
                ]
              },
              "ic_BD_flag_1": {
                "ports": [
                  "ic_BD_flag",
                  "RX_Block_AP_0/ic_BD_flag"
                ]
              },
              "i_PD_FLAG_1": {
                "ports": [
                  "i_PD_FLAG",
                  "RX_Block_AP_0/ic_PD_flag"
                ]
              },
              "RX_Block_AP_0_oc_BD_flag": {
                "ports": [
                  "RX_Block_AP_0/oc_BD_flag",
                  "o_BD_FLAG"
                ]
              },
              "adc_220_aclk_1": {
                "ports": [
                  "adc_220_aclk",
                  "RX_Block_AP_0/adc_220_aclk"
                ]
              },
              "adc_220_aresetn_1": {
                "ports": [
                  "adc_220_aresetn",
                  "RX_Block_AP_0/adc_220_aresetn"
                ]
              },
              "RX_Block_AP_0_ch_en": {
                "ports": [
                  "RX_Block_AP_0/ch_en",
                  "ch_en"
                ]
              },
              "s00_axis_tvalid_1": {
                "ports": [
                  "s00_axis_tvalid",
                  "packet_detector_11AD_2/s00_axis_tvalid",
                  "packet_detector_11AD_2/s01_axis_tvalid"
                ]
              }
            }
          },
          "stream_3": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S06_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S07_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S00_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "adc_clk_soft_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "PD_FLAG": {
                "direction": "O"
              },
              "i_PD_FLAG": {
                "direction": "I"
              },
              "ic_BD_flag": {
                "direction": "I"
              },
              "o_BD_FLAG": {
                "direction": "O"
              },
              "adc_220_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "adc_220_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ch_en": {
                "direction": "O"
              },
              "s00_axis_tvalid": {
                "direction": "I"
              }
            },
            "components": {
              "packet_detector_11AD_3": {
                "vlnv": "user.org:user:packet_detector_11AD:1.0",
                "xci_name": "design_1_packet_detector_11AD_0_3"
              },
              "RX_Block_AP_0": {
                "vlnv": "user.org:user:RX_Block_AP:1.0",
                "xci_name": "design_1_RX_Block_AP_0_3",
                "parameters": {
                  "STREAM": {
                    "value": "3"
                  }
                }
              }
            },
            "interface_nets": {
              "packet_detector_11AD_3_M00_AXIS": {
                "interface_ports": [
                  "RX_Block_AP_0/S00_AXIS",
                  "packet_detector_11AD_3/M00_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S07_AXIS",
                  "packet_detector_11AD_3/S01_AXIS"
                ]
              },
              "packet_detector_11AD_3_M01_AXIS": {
                "interface_ports": [
                  "RX_Block_AP_0/S01_AXIS",
                  "packet_detector_11AD_3/M01_AXIS"
                ]
              },
              "S00_AXI1_1": {
                "interface_ports": [
                  "S00_AXI1",
                  "RX_Block_AP_0/S00_AXI"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S00_AXI",
                  "packet_detector_11AD_3/S00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S06_AXIS",
                  "packet_detector_11AD_3/S00_AXIS"
                ]
              }
            },
            "nets": {
              "adc_clk_soft_aresetn_1": {
                "ports": [
                  "adc_clk_soft_aresetn",
                  "packet_detector_11AD_3/aresetn",
                  "RX_Block_AP_0/adc_440_aresetn"
                ]
              },
              "s00_axi_aresetn_1": {
                "ports": [
                  "s00_axi_aresetn",
                  "packet_detector_11AD_3/s00_axi_aresetn",
                  "RX_Block_AP_0/s00_axi_aresetn"
                ]
              },
              "s00_axi_aclk_1": {
                "ports": [
                  "s00_axi_aclk",
                  "packet_detector_11AD_3/s00_axi_aclk",
                  "RX_Block_AP_0/s00_axi_aclk"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "packet_detector_11AD_3/aclk",
                  "RX_Block_AP_0/adc_440_aclk"
                ]
              },
              "packet_detector_11AD_3_PD_FLAG": {
                "ports": [
                  "packet_detector_11AD_3/PD_FLAG",
                  "PD_FLAG"
                ]
              },
              "ic_BD_flag_1": {
                "ports": [
                  "ic_BD_flag",
                  "RX_Block_AP_0/ic_BD_flag"
                ]
              },
              "RX_Block_AP_0_oc_BD_flag": {
                "ports": [
                  "RX_Block_AP_0/oc_BD_flag",
                  "o_BD_FLAG"
                ]
              },
              "i_PD_FLAG_1": {
                "ports": [
                  "i_PD_FLAG",
                  "RX_Block_AP_0/ic_PD_flag"
                ]
              },
              "adc_220_aclk_1": {
                "ports": [
                  "adc_220_aclk",
                  "RX_Block_AP_0/adc_220_aclk"
                ]
              },
              "adc_220_aresetn_1": {
                "ports": [
                  "adc_220_aresetn",
                  "RX_Block_AP_0/adc_220_aresetn"
                ]
              },
              "RX_Block_AP_0_ch_en": {
                "ports": [
                  "RX_Block_AP_0/ch_en",
                  "ch_en"
                ]
              },
              "s00_axis_tvalid_1": {
                "ports": [
                  "s00_axis_tvalid",
                  "packet_detector_11AD_3/s00_axis_tvalid",
                  "packet_detector_11AD_3/s01_axis_tvalid"
                ]
              }
            }
          },
          "soft_reset": {
            "ports": {
              "adc_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_resetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "adc_reset": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Din": {
                "direction": "I",
                "left": "94",
                "right": "0"
              },
              "adc_220_aresetn": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Res": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "adc_220_aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_27",
                "parameters": {
                  "DIN_FROM": {
                    "value": "29"
                  },
                  "DIN_TO": {
                    "value": "29"
                  },
                  "DIN_WIDTH": {
                    "value": "95"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_2": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_2_11",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "sync_0": {
                "vlnv": "xilinx.com:user:sync:1.0",
                "xci_name": "design_1_sync_0_30",
                "parameters": {
                  "SRC_INPUT_REG": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_24",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_57",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_util_vector_logic_0_59",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "sync_1": {
                "vlnv": "xilinx.com:user:sync:1.0",
                "xci_name": "design_1_sync_0_31",
                "parameters": {
                  "SRC_INPUT_REG": {
                    "value": "0"
                  }
                }
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "util_vector_logic_2/Op1"
                ]
              },
              "util_vector_logic_2_Res": {
                "ports": [
                  "util_vector_logic_2/Res",
                  "sync_0/src_in",
                  "sync_1/src_in"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "sync_0/src_clk",
                  "sync_1/src_clk"
                ]
              },
              "axis_aclk_1": {
                "ports": [
                  "adc_aclk",
                  "sync_0/dest_clk"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_0/Din"
                ]
              },
              "util_vector_logic_0_Res": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "adc_reset"
                ]
              },
              "sync_0_dest_out": {
                "ports": [
                  "sync_0/dest_out",
                  "util_vector_logic_0/Op2"
                ]
              },
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "util_vector_logic_0/Op1"
                ]
              },
              "adc_220_aresetn_1": {
                "ports": [
                  "adc_220_aresetn",
                  "util_vector_logic_1/Op1"
                ]
              },
              "util_vector_logic_1_Res": {
                "ports": [
                  "util_vector_logic_1/Res",
                  "Res"
                ]
              },
              "sync_1_dest_out": {
                "ports": [
                  "sync_1/dest_out",
                  "util_vector_logic_1/Op2"
                ]
              },
              "adc_220_aclk_1": {
                "ports": [
                  "adc_220_aclk",
                  "sync_1/dest_clk"
                ]
              }
            }
          },
          "ila_0": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "design_1_ila_0_0",
            "parameters": {
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "6"
              },
              "C_TRIGIN_EN": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "S05_AXIS_1": {
            "interface_ports": [
              "S05_AXIS",
              "stream_2/S05_AXIS"
            ]
          },
          "S01_AXIS1_1": {
            "interface_ports": [
              "S01_AXIS1",
              "stream_0/S01_AXIS1"
            ]
          },
          "S03_AXIS_1": {
            "interface_ports": [
              "S03_AXIS",
              "stream_1/S03_AXIS"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "stream_3/S00_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S00_AXI6",
              "stream_2/S00_AXI"
            ]
          },
          "S00_AXI8_1": {
            "interface_ports": [
              "S00_AXI8",
              "stream_1/S00_AXI8"
            ]
          },
          "S07_AXIS_1": {
            "interface_ports": [
              "S07_AXIS",
              "stream_3/S07_AXIS"
            ]
          },
          "S00_AXIS1_1": {
            "interface_ports": [
              "S00_AXIS1",
              "stream_0/S00_AXIS1"
            ]
          },
          "S04_AXIS_1": {
            "interface_ports": [
              "S04_AXIS",
              "stream_2/S04_AXIS"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S00_AXI7",
              "stream_3/S00_AXI1"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S00_AXI3",
              "stream_1/S00_AXI"
            ]
          },
          "S00_AXI5_1": {
            "interface_ports": [
              "S00_AXI5",
              "stream_2/S00_AXI5"
            ]
          },
          "S02_AXIS_1": {
            "interface_ports": [
              "S02_AXIS",
              "stream_1/S02_AXIS"
            ]
          },
          "S06_AXIS_1": {
            "interface_ports": [
              "S06_AXIS",
              "stream_3/S06_AXIS"
            ]
          },
          "S00_AXI2_1": {
            "interface_ports": [
              "S00_AXI2",
              "stream_0/S00_AXI2"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI1",
              "stream_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Op2_1": {
            "ports": [
              "stream_1/PD_FLAG",
              "PD_FLAG_block/Op2"
            ]
          },
          "Op3_1": {
            "ports": [
              "stream_3/PD_FLAG",
              "PD_FLAG_block/Op3"
            ]
          },
          "Op4_1": {
            "ports": [
              "stream_0/PD_FLAG",
              "PD_FLAG_block/Op4"
            ]
          },
          "PD_FLAG1_1": {
            "ports": [
              "PD_FLAG_block/Res",
              "stream_0/i_PD_FLAG",
              "stream_1/i_PD_FLAG",
              "stream_2/i_PD_FLAG",
              "stream_3/i_PD_FLAG"
            ]
          },
          "stream_0_o_BD_FLAG": {
            "ports": [
              "stream_0/o_BD_FLAG",
              "PD_FLAG_block/Op5",
              "ila_0/probe2"
            ]
          },
          "stream_1_o_BD_FLAG": {
            "ports": [
              "stream_1/o_BD_FLAG",
              "PD_FLAG_block/Op6",
              "ila_0/probe0"
            ]
          },
          "stream_2_o_BD_FLAG": {
            "ports": [
              "stream_2/o_BD_FLAG",
              "PD_FLAG_block/Op7",
              "ila_0/probe1"
            ]
          },
          "stream_3_o_BD_FLAG": {
            "ports": [
              "stream_3/o_BD_FLAG",
              "PD_FLAG_block/Op8",
              "ila_0/probe3"
            ]
          },
          "Op1_1": {
            "ports": [
              "stream_2/PD_FLAG",
              "PD_FLAG_block/Op1"
            ]
          },
          "stream_0_ch_en": {
            "ports": [
              "stream_0/ch_en",
              "PD_FLAG_block/Op9"
            ]
          },
          "stream_1_ch_en": {
            "ports": [
              "stream_1/ch_en",
              "PD_FLAG_block/Op10"
            ]
          },
          "stream_2_ch_en": {
            "ports": [
              "stream_2/ch_en",
              "PD_FLAG_block/Op11"
            ]
          },
          "stream_3_ch_en": {
            "ports": [
              "stream_3/ch_en",
              "PD_FLAG_block/Op12"
            ]
          },
          "soft_reset_adc_reset": {
            "ports": [
              "soft_reset/adc_reset",
              "stream_3/adc_clk_soft_aresetn",
              "stream_0/adc_clk_soft_aresetn",
              "stream_2/adc_clk_soft_aresetn",
              "stream_1/adc_clk_soft_aresetn"
            ]
          },
          "adc_220_aresetn_2": {
            "ports": [
              "soft_reset/Res",
              "stream_2/adc_220_aresetn",
              "stream_3/adc_220_aresetn",
              "stream_1/adc_220_aresetn",
              "stream_0/adc_220_aresetn"
            ]
          },
          "adc_220_aresetn_1": {
            "ports": [
              "adc_220_aresetn",
              "soft_reset/adc_220_aresetn"
            ]
          },
          "adc_220_aclk_1": {
            "ports": [
              "adc_220_aclk",
              "stream_0/adc_220_aclk",
              "stream_2/adc_220_aclk",
              "stream_1/adc_220_aclk",
              "stream_3/adc_220_aclk",
              "soft_reset/adc_220_aclk"
            ]
          },
          "s00_axi_aresetn_2": {
            "ports": [
              "s00_axi_aresetn",
              "stream_3/s00_axi_aresetn",
              "stream_0/s00_axi_aresetn",
              "stream_2/s00_axi_aresetn",
              "stream_1/s00_axi_aresetn"
            ]
          },
          "PD_FLAG_block_Res1": {
            "ports": [
              "PD_FLAG_block/Res1",
              "Res1",
              "stream_0/ic_BD_flag",
              "stream_1/ic_BD_flag",
              "stream_2/ic_BD_flag",
              "stream_3/ic_BD_flag",
              "ila_0/probe5"
            ]
          },
          "Din_1": {
            "ports": [
              "Din",
              "soft_reset/Din"
            ]
          },
          "adc_clk_soft_aresetn_1": {
            "ports": [
              "adc_clk_soft_aresetn",
              "soft_reset/axi_resetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s00_axi_aclk",
              "stream_0/s00_axi_aclk",
              "stream_1/s00_axi_aclk",
              "stream_2/s00_axi_aclk",
              "stream_3/s00_axi_aclk"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "stream_0/aclk",
              "stream_1/aclk",
              "stream_2/aclk",
              "stream_3/aclk",
              "soft_reset/adc_aclk",
              "ila_0/clk"
            ]
          },
          "s00_axis_tvalid_1": {
            "ports": [
              "s00_axis_tvalid",
              "stream_0/s00_axis_tvalid",
              "stream_1/s00_axis_tvalid",
              "stream_3/s00_axis_tvalid",
              "stream_2/s00_axis_tvalid",
              "ila_0/probe4"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_2_M14_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M14_AXI",
          "SPB_blocks/S00_AXI"
        ]
      },
      "ddr_block_C0_DDR4_0": {
        "interface_ports": [
          "ddr4_sdram",
          "ddr_block/C0_DDR4_0"
        ]
      },
      "usp_rf_data_converter_0_m00_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m00_axis",
          "SPB_blocks/S00_AXIS1"
        ]
      },
      "tx_SLOT_0_AXIS3": {
        "interface_ports": [
          "usp_rf_data_converter_0/s03_axis",
          "tx_datapath/SLOT_0_AXIS3"
        ]
      },
      "tx_SLOT_0_AXIS": {
        "interface_ports": [
          "usp_rf_data_converter_0/s00_axis",
          "tx_datapath/SLOT_0_AXIS"
        ]
      },
      "usp_rf_data_converter_0_vout12": {
        "interface_ports": [
          "vout12_0",
          "usp_rf_data_converter_0/vout12"
        ]
      },
      "tx_datapath_SLOT_0_AXIS7": {
        "interface_ports": [
          "tx_datapath/SLOT_0_AXIS7",
          "usp_rf_data_converter_0/s11_axis"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "ddr_block/S00_AXI"
        ]
      },
      "CLK_DIFF_SYSREF_CLK_1": {
        "interface_ports": [
          "CLK_DIFF_SYSREF_CLK",
          "MTS_Block/CLK_DIFF_SYSREF_CLK"
        ]
      },
      "axi_interconnect_2_M19_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M19_AXI",
          "tx_datapath/S00_AXI3"
        ]
      },
      "dac_dma_block_M01_AXIS": {
        "interface_ports": [
          "dac_dma_block/M01_AXIS",
          "tx_datapath/S_AXIS1"
        ]
      },
      "vin0_01_0_1": {
        "interface_ports": [
          "vin0_01_0",
          "usp_rf_data_converter_0/vin0_01"
        ]
      },
      "axi_interconnect_2_M17_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M17_AXI",
          "tx_datapath/S00_AXI1"
        ]
      },
      "axi_interconnect_2_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M09_AXI",
          "SPB_blocks/S00_AXI7"
        ]
      },
      "adc2_clk_0_1": {
        "interface_ports": [
          "adc2_clk_0",
          "usp_rf_data_converter_0/adc2_clk"
        ]
      },
      "vin1_23_0_1": {
        "interface_ports": [
          "vin1_23_0",
          "usp_rf_data_converter_0/vin1_23"
        ]
      },
      "axi_interconnect_2_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M08_AXI",
          "SPB_blocks/S00_AXI2"
        ]
      },
      "axi_interconnect_2_M01_AXI": {
        "interface_ports": [
          "usp_rf_data_converter_0/s_axi",
          "axi_interconnect_2/M01_AXI"
        ]
      },
      "usp_rf_data_converter_0_m30_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m30_axis",
          "SPB_blocks/S06_AXIS"
        ]
      },
      "usp_rf_data_converter_0_vout01": {
        "interface_ports": [
          "vout01_0",
          "usp_rf_data_converter_0/vout01"
        ]
      },
      "dac_dma_block_M00_AXIS": {
        "interface_ports": [
          "dac_dma_block/M00_AXIS",
          "tx_datapath/S_AXIS"
        ]
      },
      "sysref_in_0_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter_0/sysref_in"
        ]
      },
      "usp_rf_data_converter_0_m20_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m20_axis",
          "SPB_blocks/S04_AXIS"
        ]
      },
      "vin3_01_0_1": {
        "interface_ports": [
          "vin3_01_0",
          "usp_rf_data_converter_0/vin3_01"
        ]
      },
      "usp_rf_data_converter_0_vout13": {
        "interface_ports": [
          "vout13_0",
          "usp_rf_data_converter_0/vout13"
        ]
      },
      "dac1_clk_0_1": {
        "interface_ports": [
          "dac1_clk_0",
          "usp_rf_data_converter_0/dac1_clk"
        ]
      },
      "vin3_23_0_1": {
        "interface_ports": [
          "vin3_23_0",
          "usp_rf_data_converter_0/vin3_23"
        ]
      },
      "usp_rf_data_converter_0_m02_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m02_axis",
          "SPB_blocks/S01_AXIS1"
        ]
      },
      "tx_SLOT_0_AXIS2": {
        "interface_ports": [
          "usp_rf_data_converter_0/s02_axis",
          "tx_datapath/SLOT_0_AXIS2"
        ]
      },
      "dac_dma_block_M_AXI_MM2S": {
        "interface_ports": [
          "dac_dma_block/M_AXI_MM2S",
          "ddr_block/S01_AXI"
        ]
      },
      "axi_interconnect_2_M18_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M18_AXI",
          "tx_datapath/S00_AXI2"
        ]
      },
      "dac0_clk_0_1": {
        "interface_ports": [
          "dac0_clk",
          "usp_rf_data_converter_0/dac0_clk"
        ]
      },
      "dac_dma_block_M03_AXIS": {
        "interface_ports": [
          "dac_dma_block/M03_AXIS",
          "tx_datapath/S_AXIS3"
        ]
      },
      "adc3_clk_0_1": {
        "interface_ports": [
          "adc3_clk_0",
          "usp_rf_data_converter_0/adc3_clk"
        ]
      },
      "usp_rf_data_converter_0_vout03": {
        "interface_ports": [
          "vout03_0",
          "usp_rf_data_converter_0/vout03"
        ]
      },
      "axi_interconnect_2_M16_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M16_AXI",
          "tx_datapath/S00_AXI"
        ]
      },
      "S00_AXI5_1": {
        "interface_ports": [
          "SPB_blocks/S00_AXI5",
          "axi_interconnect_2/M15_AXI"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "CLK_DIFF_PL_CLK",
          "MTS_Block/CLK_DIFF_PL_CLK"
        ]
      },
      "usp_rf_data_converter_0_m10_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m10_axis",
          "SPB_blocks/S02_AXIS"
        ]
      },
      "vin2_01_0_1": {
        "interface_ports": [
          "vin2_01_0",
          "usp_rf_data_converter_0/vin2_01"
        ]
      },
      "usp_rf_data_converter_0_m22_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m22_axis",
          "SPB_blocks/S05_AXIS"
        ]
      },
      "vin1_01_0_1": {
        "interface_ports": [
          "vin1_01_0",
          "usp_rf_data_converter_0/vin1_01"
        ]
      },
      "tx_datapath_SLOT_0_AXIS5": {
        "interface_ports": [
          "tx_datapath/SLOT_0_AXIS5",
          "usp_rf_data_converter_0/s13_axis"
        ]
      },
      "usp_rf_data_converter_0_vout02": {
        "interface_ports": [
          "vout02_0",
          "usp_rf_data_converter_0/vout02"
        ]
      },
      "tx_datapath_SLOT_0_AXIS6": {
        "interface_ports": [
          "tx_datapath/SLOT_0_AXIS6",
          "usp_rf_data_converter_0/s10_axis"
        ]
      },
      "dac_dma_block_M02_AXIS": {
        "interface_ports": [
          "dac_dma_block/M02_AXIS",
          "tx_datapath/S_AXIS2"
        ]
      },
      "axi_interconnect_2_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M02_AXI",
          "SPB_blocks/S00_AXI1"
        ]
      },
      "axi_interconnect_2_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M03_AXI",
          "SPB_blocks/S00_AXI3"
        ]
      },
      "axi_interconnect_2_M20_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M20_AXI",
          "tx_datapath/S00_AXI4"
        ]
      },
      "adc0_clk_0_1": {
        "interface_ports": [
          "adc0_clk_0",
          "usp_rf_data_converter_0/adc0_clk"
        ]
      },
      "adc1_clk_0_1": {
        "interface_ports": [
          "adc1_clk_0",
          "usp_rf_data_converter_0/adc1_clk"
        ]
      },
      "usp_rf_data_converter_0_vout11": {
        "interface_ports": [
          "vout11_0",
          "usp_rf_data_converter_0/vout11"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_2/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      },
      "S_AXI_LITE_1": {
        "interface_ports": [
          "dac_dma_block/S_AXI_LITE",
          "axi_interconnect_2/M00_AXI"
        ]
      },
      "user_si570_sysclk_1": {
        "interface_ports": [
          "user_si570_sysclk",
          "ddr_block/user_si570_sysclk"
        ]
      },
      "S00_AXI8_1": {
        "interface_ports": [
          "SPB_blocks/S00_AXI8",
          "axi_interconnect_2/M11_AXI"
        ]
      },
      "tx_SLOT_0_AXIS1": {
        "interface_ports": [
          "usp_rf_data_converter_0/s01_axis",
          "tx_datapath/SLOT_0_AXIS1"
        ]
      },
      "tx_SLOT_0_AXIS4": {
        "interface_ports": [
          "usp_rf_data_converter_0/s12_axis",
          "tx_datapath/SLOT_0_AXIS4"
        ]
      },
      "axi_interconnect_2_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M06_AXI",
          "SPB_blocks/S00_AXI6"
        ]
      },
      "usp_rf_data_converter_0_vout10": {
        "interface_ports": [
          "vout10_0",
          "usp_rf_data_converter_0/vout10"
        ]
      },
      "vin2_23_0_1": {
        "interface_ports": [
          "vin2_23_0",
          "usp_rf_data_converter_0/vin2_23"
        ]
      },
      "usp_rf_data_converter_0_m12_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m12_axis",
          "SPB_blocks/S03_AXIS"
        ]
      },
      "usp_rf_data_converter_0_m32_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m32_axis",
          "SPB_blocks/S07_AXIS"
        ]
      },
      "usp_rf_data_converter_0_vout00": {
        "interface_ports": [
          "vout00_0",
          "usp_rf_data_converter_0/vout00"
        ]
      },
      "vin0_23_0_1": {
        "interface_ports": [
          "vin0_23_0",
          "usp_rf_data_converter_0/vin0_23"
        ]
      }
    },
    "nets": {
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "reset_block/ext_reset_in"
        ]
      },
      "rst_ps8_0_96M_peripheral_aresetn": {
        "ports": [
          "reset_block/peripheral_aresetn",
          "dac_dma_block/axi_resetn",
          "usp_rf_data_converter_0/s_axi_aresetn",
          "axi_interconnect_2/ARESETN",
          "axi_interconnect_2/S00_ARESETN",
          "axi_interconnect_2/M00_ARESETN",
          "axi_interconnect_2/M01_ARESETN",
          "axi_interconnect_2/M02_ARESETN",
          "axi_interconnect_2/M03_ARESETN",
          "axi_interconnect_2/M04_ARESETN",
          "axi_interconnect_2/M05_ARESETN",
          "axi_interconnect_2/M06_ARESETN",
          "axi_interconnect_2/M07_ARESETN",
          "axi_interconnect_2/M08_ARESETN",
          "axi_interconnect_2/M09_ARESETN",
          "axi_interconnect_2/M10_ARESETN",
          "axi_interconnect_2/M11_ARESETN",
          "axi_interconnect_2/M12_ARESETN",
          "axi_interconnect_2/M13_ARESETN",
          "axi_interconnect_2/M14_ARESETN",
          "axi_interconnect_2/M15_ARESETN",
          "axi_interconnect_2/M16_ARESETN",
          "axi_interconnect_2/M17_ARESETN",
          "axi_interconnect_2/M18_ARESETN",
          "axi_interconnect_2/M19_ARESETN",
          "axi_interconnect_2/M20_ARESETN",
          "tx_datapath/s00_axi_aresetn",
          "axi_interconnect_2/M21_ARESETN",
          "axi_interconnect_2/M22_ARESETN",
          "axi_interconnect_2/M23_ARESETN",
          "axi_interconnect_2/M24_ARESETN",
          "axi_interconnect_2/M25_ARESETN",
          "axi_interconnect_2/M26_ARESETN",
          "axi_interconnect_2/M27_ARESETN",
          "axi_interconnect_2/M28_ARESETN",
          "SPB_blocks/s00_axi_aresetn"
        ]
      },
      "reset_block_peripheral_aresetn1": {
        "ports": [
          "reset_block/peripheral_aresetn1",
          "usp_rf_data_converter_0/s0_axis_aresetn",
          "usp_rf_data_converter_0/s1_axis_aresetn",
          "tx_datapath/dac_clk_aresetn",
          "SPB_blocks/adc_220_aresetn"
        ]
      },
      "MTS_Block_dac_clk": {
        "ports": [
          "MTS_Block/dac45_clk",
          "reset_block/slowest_sync_clk1",
          "usp_rf_data_converter_0/s0_axis_aclk",
          "usp_rf_data_converter_0/s1_axis_aclk",
          "tx_datapath/dac_aclk",
          "SPB_blocks/adc_220_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_emio_gpio_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_gpio_o",
          "control_block/Din_0",
          "tx_datapath/Din",
          "SPB_blocks/Din"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "reset_block/slowest_sync_clk",
          "dac_dma_block/s_axi_lite_aclk",
          "usp_rf_data_converter_0/s_axi_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "axi_interconnect_2/S00_ACLK",
          "axi_interconnect_2/M00_ACLK",
          "axi_interconnect_2/M01_ACLK",
          "axi_interconnect_2/M02_ACLK",
          "axi_interconnect_2/M03_ACLK",
          "axi_interconnect_2/M04_ACLK",
          "axi_interconnect_2/ACLK",
          "axi_interconnect_2/M05_ACLK",
          "axi_interconnect_2/M06_ACLK",
          "axi_interconnect_2/M07_ACLK",
          "axi_interconnect_2/M08_ACLK",
          "axi_interconnect_2/M09_ACLK",
          "axi_interconnect_2/M10_ACLK",
          "axi_interconnect_2/M11_ACLK",
          "axi_interconnect_2/M12_ACLK",
          "axi_interconnect_2/M13_ACLK",
          "axi_interconnect_2/M14_ACLK",
          "axi_interconnect_2/M15_ACLK",
          "axi_interconnect_2/M16_ACLK",
          "axi_interconnect_2/M17_ACLK",
          "axi_interconnect_2/M18_ACLK",
          "axi_interconnect_2/M19_ACLK",
          "axi_interconnect_2/M20_ACLK",
          "tx_datapath/s00_axi_aclk",
          "axi_interconnect_2/M21_ACLK",
          "axi_interconnect_2/M22_ACLK",
          "axi_interconnect_2/M23_ACLK",
          "axi_interconnect_2/M24_ACLK",
          "axi_interconnect_2/M25_ACLK",
          "axi_interconnect_2/M26_ACLK",
          "axi_interconnect_2/M27_ACLK",
          "axi_interconnect_2/M28_ACLK",
          "SPB_blocks/s00_axi_aclk"
        ]
      },
      "rst_ddr4_0_333M_peripheral_aresetn": {
        "ports": [
          "reset_block/peripheral_aresetn2",
          "dac_dma_block/aresetn_300Mhz",
          "tx_datapath/axi_resetn",
          "ddr_block/c0_ddr4_aresetn"
        ]
      },
      "s_axis_aclk1_1": {
        "ports": [
          "MTS_Block/adc45_clk",
          "reset_block/slowest_sync_clk3",
          "usp_rf_data_converter_0/m2_axis_aclk",
          "usp_rf_data_converter_0/m3_axis_aclk",
          "usp_rf_data_converter_0/m0_axis_aclk",
          "usp_rf_data_converter_0/m1_axis_aclk",
          "SPB_blocks/aclk"
        ]
      },
      "MTS_Block_adc_clk": {
        "ports": [
          "MTS_Block/adc_clk",
          "control_block/adc_clk"
        ]
      },
      "reset_block_peripheral_aresetn3": {
        "ports": [
          "reset_block/peripheral_aresetn3",
          "usp_rf_data_converter_0/m2_axis_aresetn",
          "usp_rf_data_converter_0/m3_axis_aresetn",
          "usp_rf_data_converter_0/m1_axis_aresetn",
          "usp_rf_data_converter_0/m0_axis_aresetn",
          "SPB_blocks/adc_clk_soft_aresetn"
        ]
      },
      "ddr_block_c0_ddr4_ui_clk": {
        "ports": [
          "ddr_block/c0_ddr4_ui_clk",
          "reset_block/slowest_sync_clk2",
          "dac_dma_block/m_axi_mm2s_aclk",
          "tx_datapath/axis_aclk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
        ]
      },
      "MTS_Block_user_sysref_adc": {
        "ports": [
          "MTS_Block/user_sysref_adc",
          "usp_rf_data_converter_0/user_sysref_adc"
        ]
      },
      "MTS_Block_user_sysref_dac": {
        "ports": [
          "MTS_Block/user_sysref_dac",
          "usp_rf_data_converter_0/user_sysref_dac"
        ]
      },
      "tx_datapath_o_INC_BP_4": {
        "ports": [
          "tx_datapath/o_INC_BP_4",
          "o_INC_BP_0",
          "o_INC_BP_1",
          "o_INC_BP_3",
          "o_INC_BP_2"
        ]
      },
      "MTS_Block_dac_clk1": {
        "ports": [
          "MTS_Block/dac_clk",
          "control_block/dest_clk"
        ]
      },
      "control_block_dac_control": {
        "ports": [
          "control_block/dac_control",
          "tx_datapath/send_pkt_i"
        ]
      },
      "dac_dma_block_M00_AXIS_tvalid": {
        "ports": [
          "dac_dma_block/M00_AXIS_tvalid",
          "tx_datapath/Op2"
        ]
      },
      "dac_dma_block_M01_AXIS_tvalid": {
        "ports": [
          "dac_dma_block/M01_AXIS_tvalid",
          "tx_datapath/Op3"
        ]
      },
      "dac_dma_block_M02_AXIS_tvalid": {
        "ports": [
          "dac_dma_block/M02_AXIS_tvalid",
          "tx_datapath/Op4"
        ]
      },
      "dac_dma_block_M03_AXIS_tvalid": {
        "ports": [
          "dac_dma_block/M03_AXIS_tvalid",
          "tx_datapath/Op5"
        ]
      },
      "tx_datapath_o_RTN_BP_0": {
        "ports": [
          "tx_datapath/o_RTN_BP_0",
          "o_RTN_BP_0",
          "o_RTN_BP_1",
          "o_RTN_BP_2",
          "o_RTN_BP_3"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi0_sclk_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi0_sclk_o",
          "SPI_SCLK"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi0_m_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi0_m_o",
          "SPI_MO"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi0_ss_o_n": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi0_ss_o_n",
          "SPI_SS0"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi0_ss1_o_n": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi0_ss1_o_n",
          "SPI_SS1"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi1_sclk_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi1_sclk_o",
          "SPI_SCLK1"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi1_m_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi1_m_o",
          "SPI_MO1"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi1_ss1_o_n": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi1_ss1_o_n",
          "SPI_SS3"
        ]
      },
      "zynq_ultra_ps_e_0_emio_spi1_ss_o_n": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_spi1_ss_o_n",
          "SPI_SS2"
        ]
      },
      "ext_reset_in1_1": {
        "ports": [
          "ddr_block/c0_ddr4_ui_clk_sync_rst",
          "reset_block/ext_reset_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "ddr_block/reset"
        ]
      },
      "intr_block_0_irq": {
        "ports": [
          "intr_block_0/irq",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "SPB_blocks_Res1": {
        "ports": [
          "SPB_blocks/Res1",
          "intr_block_0/bd_flag"
        ]
      },
      "control_block_adc_control": {
        "ports": [
          "control_block/adc_control",
          "SPB_blocks/s00_axis_tvalid"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "32",
            "segments": {
              "SEG_RX_Block_AP_0_S00_AXI_reg": {
                "address_block": "/SPB_blocks/stream_0/RX_Block_AP_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0001000",
                "range": "4K"
              },
              "SEG_RX_Block_AP_0_S00_AXI_reg1": {
                "address_block": "/SPB_blocks/stream_1/RX_Block_AP_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0002000",
                "range": "4K"
              },
              "SEG_RX_Block_AP_0_S00_AXI_reg2": {
                "address_block": "/SPB_blocks/stream_2/RX_Block_AP_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0003000",
                "range": "4K"
              },
              "SEG_RX_Block_AP_0_S00_AXI_reg3": {
                "address_block": "/SPB_blocks/stream_3/RX_Block_AP_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0009000",
                "range": "4K"
              },
              "SEG_SIVERS_gpio_0_S00_AXI_reg": {
                "address_block": "/tx_datapath/macro_channel_0/SIVERS_gpio_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0008000",
                "range": "4K"
              },
              "SEG_TX_Block_AP_0_S00_AXI_reg": {
                "address_block": "/tx_datapath/macro_channel_0/TX_Block_AP_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0004000",
                "range": "4K"
              },
              "SEG_TX_Block_AP_1_S00_AXI_reg": {
                "address_block": "/tx_datapath/macro_channel_1/TX_Block_AP_1/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0005000",
                "range": "4K"
              },
              "SEG_TX_Block_AP_2_S00_AXI_reg": {
                "address_block": "/tx_datapath/macro_channel_2/TX_Block_AP_2/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0006000",
                "range": "4K"
              },
              "SEG_TX_Block_AP_3_S00_AXI_reg": {
                "address_block": "/tx_datapath/macro_channel_3/TX_Block_AP_3/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0007000",
                "range": "4K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/dac_dma_block/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0000000",
                "range": "4K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr_block/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0400000000",
                "range": "4G"
              },
              "SEG_packet_detector_11AD_0_S00_AXI_reg": {
                "address_block": "/SPB_blocks/stream_0/packet_detector_11AD_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00B000E000",
                "range": "4K"
              },
              "SEG_packet_detector_11AD_1_S00_AXI_reg": {
                "address_block": "/SPB_blocks/stream_1/packet_detector_11AD_1/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0016000",
                "range": "4K"
              },
              "SEG_packet_detector_11AD_2_S00_AXI_reg": {
                "address_block": "/SPB_blocks/stream_2/packet_detector_11AD_2/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0015000",
                "range": "4K"
              },
              "SEG_packet_detector_11AD_3_S00_AXI_reg": {
                "address_block": "/SPB_blocks/stream_3/packet_detector_11AD_3/S00_AXI/S00_AXI_reg",
                "offset": "0x00B0017000",
                "range": "4K"
              },
              "SEG_usp_rf_data_converter_0_Reg": {
                "address_block": "/usp_rf_data_converter_0/s_axi/Reg",
                "offset": "0x00B0040000",
                "range": "256K"
              }
            }
          }
        }
      },
      "/dac_dma_block/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr_block/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000400000000",
                "range": "4G"
              }
            }
          }
        }
      }
    }
  }
}