0.6
2017.2
Jun 15 2017
18:52:51
D:/GitHub/Image_Downsampling_Processor/Processor.ip_user_files/bd/DRAM/hdl/DRAM.v,1499166305,verilog,,,,DRAM,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.ip_user_files/bd/DRAM/ip/DRAM_blk_mem_gen_0_0/sim/DRAM_blk_mem_gen_0_0.v,1499166355,verilog,,,,DRAM_blk_mem_gen_0_0,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM_wrapper.v,1499166305,verilog,,,,DRAM_wrapper,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/AC_Reg.v,1499988238,verilog,,,,AC_Reg,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v,1499765635,verilog,,,,ALU,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/A_Bus.v,1499765673,verilog,,,,A_Bus,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v,1499709153,verilog,,,,Baud_gen,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Control_Unit.v,1500032445,verilog,,,,Control_Unit,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IR.v,1499319632,verilog,,,,IR_Reg,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IRAM.v,1499705915,verilog,,,,IRAM,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v,1499988238,verilog,,,,MAR_Reg,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Memory_Control.v,1500032445,verilog,,,,Memory_Control,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v,1500032445,verilog,,,,processor,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit.v,1499709153,verilog,,,,R16_bit,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit_inc.v,1499754757,verilog,,,,R16_bit_inc,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v,1499596536,verilog,,,,R8_bit,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v,1499988238,verilog,,,,UART_RX,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/addr_mux.v,1500026333,verilog,,,,addr_mux,,,,,,,,
