###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX060)
#  Generated on:      Fri Jun  4 23:35:46 2021
#  Design:            fir_16tap
#  Command:           optDesign -postCTS -hold -outDir reports/postCTSTimingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   y[25] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.917
= Slack Time                   14.083
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.398 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.399 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  104.547 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.547 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  104.812 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  104.812 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.090 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.090 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.369 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.369 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  105.649 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  105.649 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  105.927 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  105.928 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.207 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.208 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  106.769 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  106.769 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.054 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.054 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  107.615 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  107.615 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  107.895 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  107.895 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.178 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.178 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  108.466 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  108.467 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  108.752 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  108.752 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  108.884 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  108.884 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  108.999 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  108.999 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.114 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.114 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.229 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.146 |  109.229 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.260 |  109.343 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.260 |  109.343 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.374 |  109.457 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.374 |  109.457 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.488 |  109.572 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.489 |  109.572 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.603 |  109.686 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.603 |  109.686 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.114 |  95.717 |  109.800 | 
     | add_0_root_add_0_root_add_94/U4/B     |   v   | add_0_root_add_0_root_add_94/n3        | XOR2_X1   | 0.000 |  95.717 |  109.800 | 
     | add_0_root_add_0_root_add_94/U4/Z     |   v   | y[25]                                  | XOR2_X1   | 0.200 |  95.917 |  110.000 | 
     | y[25]                                 |   v   | y[25]                                  | fir_16tap | 0.000 |  95.917 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   y[26] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.823
= Slack Time                   14.177
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.492 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.493 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  104.641 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.641 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  104.906 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  104.906 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.185 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.185 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.463 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.463 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  105.743 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  105.744 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.022 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.022 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.302 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.302 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  106.583 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  106.583 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  106.863 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  106.864 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.148 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.149 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.428 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.428 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  107.709 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  107.710 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  107.989 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  107.989 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.272 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.273 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  108.561 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  108.561 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  108.846 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  108.846 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  108.978 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  108.978 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.093 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.093 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.208 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.208 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.323 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.146 |  109.323 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.260 |  109.437 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.260 |  109.437 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.374 |  109.551 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.374 |  109.551 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.488 |  109.666 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.489 |  109.666 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.603 |  109.780 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.603 |  109.781 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.114 |  95.717 |  109.894 | 
     | add_0_root_add_0_root_add_94/U8/A2    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.000 |  95.717 |  109.895 | 
     | add_0_root_add_0_root_add_94/U8/ZN    |   v   | y[26]                                  | AND2_X1   | 0.105 |  95.823 |  110.000 | 
     | y[26]                                 |   v   | y[26]                                  | fir_16tap | 0.000 |  95.823 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   y[24] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.804
= Slack Time                   14.196
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.511 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.511 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  104.659 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.659 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  104.925 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  104.925 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.203 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.203 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.481 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.482 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  105.762 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  105.762 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.040 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.040 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.320 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.320 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  106.601 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  106.602 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  106.882 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  106.882 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.166 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.167 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.447 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.447 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  107.728 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  107.728 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.007 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.007 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.291 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.291 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  108.579 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  108.580 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  108.864 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  108.864 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  108.997 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  108.997 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.111 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.111 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.227 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.227 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.341 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.146 |  109.341 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.260 |  109.456 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.260 |  109.456 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.374 |  109.569 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.374 |  109.570 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.488 |  109.684 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.489 |  109.684 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.603 |  109.799 | 
     | add_0_root_add_0_root_add_94/U7/B     |   v   | add_0_root_add_0_root_add_94/n2        | XOR2_X1   | 0.000 |  95.603 |  109.799 | 
     | add_0_root_add_0_root_add_94/U7/Z     |   v   | y[24]                                  | XOR2_X1   | 0.201 |  95.804 |  110.000 | 
     | y[24]                                 |   v   | y[24]                                  | fir_16tap | 0.000 |  95.804 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   y[23] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.689
= Slack Time                   14.311
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.626 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.627 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  104.775 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.775 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.040 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.040 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.319 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.319 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.597 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.597 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  105.877 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  105.878 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.156 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.156 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.436 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.436 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  106.717 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  106.717 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  106.997 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  106.998 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.282 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.283 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.562 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.562 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  107.843 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  107.844 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.123 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.123 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.406 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.407 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  108.695 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  108.695 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  108.980 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  108.980 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.112 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  109.112 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.227 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.227 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.342 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.342 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.457 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.146 |  109.457 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.260 |  109.571 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.260 |  109.571 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.374 |  109.685 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.374 |  109.685 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.488 |  109.800 | 
     | add_0_root_add_0_root_add_94/U6/B     |   v   | add_0_root_add_0_root_add_94/n1        | XOR2_X1   | 0.000 |  95.489 |  109.800 | 
     | add_0_root_add_0_root_add_94/U6/Z     |   v   | y[23]                                  | XOR2_X1   | 0.200 |  95.689 |  110.000 | 
     | y[23]                                 |   v   | y[23]                                  | fir_16tap | 0.000 |  95.689 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   y[22] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.573
= Slack Time                   14.427
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.742 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.742 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  104.890 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.890 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.155 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.156 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.434 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.434 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.712 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.712 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  105.993 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  105.993 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.271 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.271 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.551 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.551 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  106.832 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  106.833 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.113 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.113 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.397 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.398 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.677 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.678 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  107.958 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  107.959 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.238 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.238 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.521 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.522 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  108.811 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.095 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  109.095 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.227 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  109.228 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.342 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.342 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.457 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.458 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.572 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.146 |  109.572 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.260 |  109.686 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.260 |  109.687 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.374 |  109.800 | 
     | add_0_root_add_0_root_add_94/U5/B     |   v   | add_0_root_add_0_root_add_94/n9        | XOR2_X1   | 0.000 |  95.374 |  109.800 | 
     | add_0_root_add_0_root_add_94/U5/Z     |   v   | y[22]                                  | XOR2_X1   | 0.199 |  95.573 |  110.000 | 
     | y[22]                                 |   v   | y[22]                                  | fir_16tap | 0.000 |  95.573 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   y[21] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.460
= Slack Time                   14.540
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.855 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.855 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.003 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.003 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.269 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.269 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.547 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.547 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.826 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.826 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.106 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.106 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.384 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.384 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.664 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.664 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  106.945 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  106.946 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.226 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.226 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.511 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.511 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.791 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.791 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.072 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.072 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.351 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.351 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.635 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.635 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  108.923 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  108.924 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.208 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  109.208 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.341 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  109.341 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.455 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.455 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.571 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.571 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.685 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.146 |  109.685 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.260 |  109.800 | 
     | add_0_root_add_0_root_add_94/U10/B    |   v   | add_0_root_add_0_root_add_94/n12       | XOR2_X1   | 0.000 |  95.260 |  109.800 | 
     | add_0_root_add_0_root_add_94/U10/Z    |   v   | y[21]                                  | XOR2_X1   | 0.200 |  95.460 |  110.000 | 
     | y[21]                                 |   v   | y[21]                                  | fir_16tap | 0.000 |  95.460 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   y[20] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.347
= Slack Time                   14.653
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.968 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.969 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.117 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.117 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.382 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.382 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.661 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.661 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  105.939 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  105.939 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.219 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.219 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.498 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.498 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.778 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.778 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.059 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.059 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.339 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.339 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.185 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.185 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.465 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.465 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.748 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.749 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  109.037 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  109.037 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.322 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  109.322 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.454 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  109.454 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.569 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.569 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.684 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.031 |  109.684 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.145 |  109.799 | 
     | add_0_root_add_0_root_add_94/U14/B    |   v   | add_0_root_add_0_root_add_94/n11       | XOR2_X1   | 0.000 |  95.146 |  109.799 | 
     | add_0_root_add_0_root_add_94/U14/Z    |   v   | y[20]                                  | XOR2_X1   | 0.201 |  95.347 |  110.000 | 
     | y[20]                                 |   v   | y[20]                                  | fir_16tap | 0.000 |  95.347 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   y[19] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.231
= Slack Time                   14.769
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.084 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.085 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.233 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.233 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.498 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.498 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.776 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.776 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  106.055 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  106.055 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.335 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.335 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.613 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.614 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  106.893 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  106.894 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.175 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.175 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.455 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.455 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.740 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.740 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  108.020 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  108.020 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.301 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.301 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.581 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.581 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.864 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.864 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  109.153 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  109.153 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.438 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  109.438 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.570 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  109.570 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.685 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.916 |  109.685 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.031 |  109.800 | 
     | add_0_root_add_0_root_add_94/U13/B    |   v   | add_0_root_add_0_root_add_94/n16       | XOR2_X1   | 0.000 |  95.031 |  109.800 | 
     | add_0_root_add_0_root_add_94/U13/Z    |   v   | y[19]                                  | XOR2_X1   | 0.200 |  95.231 |  110.000 | 
     | y[19]                                 |   v   | y[19]                                  | fir_16tap | 0.000 |  95.231 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   y[18] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.117
= Slack Time                   14.883
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.198 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.198 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.346 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.346 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.612 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.612 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  105.890 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  105.890 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  106.168 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  106.169 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.449 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.449 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.727 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.727 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  107.007 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  107.007 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.288 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.289 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.569 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.569 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.853 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.854 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  108.134 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  108.134 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.415 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.415 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.694 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.694 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  108.978 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  108.978 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  109.266 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.551 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  109.551 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.684 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.801 |  109.684 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.916 |  109.798 | 
     | add_0_root_add_0_root_add_94/U17/B    |   v   | add_0_root_add_0_root_add_94/n15       | XOR2_X1   | 0.000 |  94.916 |  109.798 | 
     | add_0_root_add_0_root_add_94/U17/Z    |   v   | y[18]                                  | XOR2_X1   | 0.201 |  95.117 |  110.000 | 
     | y[18]                                 |   v   | y[18]                                  | fir_16tap | 0.000 |  95.117 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   y[17] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.001
= Slack Time                   14.999
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.314 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.314 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.462 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.462 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.728 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.728 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  106.006 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  106.006 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  106.285 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  106.285 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.565 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.565 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.843 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.843 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  107.123 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  107.123 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.404 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.405 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.685 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.685 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  107.970 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  107.970 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  108.250 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  108.250 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.531 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.531 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  109.094 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  109.094 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  109.382 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  109.383 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.667 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.669 |  109.667 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.801 |  109.800 | 
     | add_0_root_add_0_root_add_94/U18/B    |   v   | add_0_root_add_0_root_add_94/n19       | XOR2_X1   | 0.000 |  94.801 |  109.800 | 
     | add_0_root_add_0_root_add_94/U18/Z    |   v   | y[17]                                  | XOR2_X1   | 0.200 |  95.001 |  110.000 | 
     | y[17]                                 |   v   | y[17]                                  | fir_16tap | 0.000 |  95.001 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   y[16] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.886
= Slack Time                   15.114
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.429 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.429 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.577 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.577 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.843 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.843 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  106.121 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  106.121 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  106.399 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  106.400 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.680 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.680 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  106.958 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  106.958 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  107.238 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  107.238 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.519 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.520 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.800 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.800 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  108.084 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  108.085 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  108.365 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  108.365 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.646 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.646 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  108.925 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  108.925 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  109.209 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  109.209 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  109.497 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  109.498 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.669 |  109.782 | 
     | add_0_root_add_0_root_add_94/U20/B    |   v   | add_0_root_add_0_root_add_94/carry[16] | XOR2_X1   | 0.000 |  94.669 |  109.782 | 
     | add_0_root_add_0_root_add_94/U20/Z    |   v   | y[16]                                  | XOR2_X1   | 0.218 |  94.886 |  110.000 | 
     | y[16]                                 |   v   | y[16]                                  | fir_16tap | 0.000 |  94.886 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   y[15] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.797
= Slack Time                   15.203
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.518 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.519 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.667 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.667 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  105.932 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  105.932 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  106.211 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  106.211 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  106.769 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  106.769 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  107.048 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  107.048 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  107.328 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  107.328 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.609 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.609 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  107.889 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  107.889 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  108.454 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  108.454 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  108.735 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  108.735 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  109.015 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  109.015 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  109.298 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  109.299 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.383 |  109.587 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.384 |  109.587 | 
     | add_0_root_add_0_root_add_94/U1_15/S  |   ^   | y[15]                                  | FA_X1     | 0.413 |  94.797 |  110.000 | 
     | y[15]                                 |   ^   | y[15]                                  | fir_16tap | 0.000 |  94.797 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   y[14] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.523
= Slack Time                   15.477
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.792 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.793 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  105.941 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.941 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  106.206 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  106.206 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  106.485 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  106.485 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  106.763 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  106.763 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  107.043 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  107.043 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  107.322 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  107.322 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  107.602 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  107.602 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  107.883 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  107.883 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  108.163 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  108.163 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  109.009 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  109.009 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  109.289 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  109.289 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  94.095 |  109.572 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.095 |  109.573 | 
     | add_0_root_add_0_root_add_94/U1_14/S  |   ^   | y[14]                                  | FA_X1     | 0.427 |  94.522 |  110.000 | 
     | y[14]                                 |   ^   | y[14]                                  | fir_16tap | 0.000 |  94.523 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   y[13] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.245
= Slack Time                   15.755
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.070 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.070 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  106.218 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  106.218 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  106.484 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  106.484 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  106.762 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  106.762 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  107.041 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  107.041 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  107.321 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  107.321 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  107.599 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  107.599 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  107.879 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  107.879 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  108.160 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  108.161 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  108.441 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  108.441 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  108.726 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  108.726 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.811 |  109.566 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.812 |  109.566 | 
     | add_0_root_add_0_root_add_94/U1_13/S  |   ^   | y[13]                                  | FA_X1     | 0.433 |  94.245 |  109.999 | 
     | y[13]                                 |   ^   | y[13]                                  | fir_16tap | 0.001 |  94.245 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   y[12] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.965
= Slack Time                   16.035
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.350 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.350 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  106.498 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  106.498 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  106.764 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  106.764 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  107.042 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  107.042 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  107.320 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  107.321 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  107.601 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  107.601 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  107.879 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  107.879 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  108.159 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  108.159 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  108.440 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  108.441 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  108.721 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  108.721 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.532 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.532 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_12/S  |   ^   | y[12]                                  | FA_X1     | 0.432 |  93.964 |  109.999 | 
     | y[12]                                 |   ^   | y[12]                                  | fir_16tap | 0.001 |  93.965 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   y[11] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.691
= Slack Time                   16.309
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.624 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.625 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  106.773 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  106.773 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  107.038 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  107.038 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  107.317 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  107.317 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  107.595 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  107.595 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  107.875 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  107.875 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  108.154 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  108.154 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  108.434 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  108.434 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  108.715 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  108.715 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  108.995 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  108.995 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  109.280 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  109.280 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.251 |  109.560 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.251 |  109.560 | 
     | add_0_root_add_0_root_add_94/U1_11/S  |   ^   | y[11]                                  | FA_X1     | 0.439 |  93.690 |  109.999 | 
     | y[11]                                 |   ^   | y[11]                                  | fir_16tap | 0.001 |  93.691 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   y[10] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.414
= Slack Time                   16.586
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.901 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.902 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.464 |  107.050 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  107.050 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.729 |  107.315 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.729 |  107.315 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.007 |  107.593 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.007 |  107.594 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.286 |  107.872 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.286 |  107.872 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.566 |  108.152 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.566 |  108.152 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.844 |  108.431 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.844 |  108.431 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.124 |  108.710 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.124 |  108.711 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.406 |  108.992 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.406 |  108.992 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.280 |  92.686 |  109.272 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.686 |  109.272 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.285 |  92.971 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.971 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1_10/S  |   ^   | y[10]                                  | FA_X1     | 0.442 |  93.413 |  109.999 | 
     | y[10]                                 |   ^   | y[10]                                  | fir_16tap | 0.001 |  93.414 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   y[9] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.131
= Slack Time                   16.869
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.184 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.184 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  107.332 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  107.332 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  107.598 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  107.598 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  107.876 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  107.876 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.286 |  108.155 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.286 |  108.155 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.566 |  108.435 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.566 |  108.435 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.844 |  108.713 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.844 |  108.713 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.124 |  108.993 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.124 |  108.993 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.281 |  92.406 |  109.274 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.406 |  109.275 | 
     | add_0_root_add_0_root_add_94/U1_8/CO |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.280 |  92.686 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1_9/CI |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.000 |  92.686 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1_9/S  |   ^   | y[9]                                  | FA_X1     | 0.444 |  93.130 |  109.999 | 
     | y[9]                                 |   ^   | y[9]                                  | fir_16tap | 0.001 |  93.131 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   y[8] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.842
= Slack Time                   17.158
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.473 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.474 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  107.622 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  107.622 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  107.887 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  107.887 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  108.166 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  108.166 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.286 |  108.444 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.286 |  108.444 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.566 |  108.724 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.566 |  108.724 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.844 |  109.003 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.844 |  109.003 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.124 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.124 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.281 |  92.406 |  109.564 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.406 |  109.564 | 
     | add_0_root_add_0_root_add_94/U1_8/S  |   ^   | y[8]                                  | FA_X1     | 0.435 |  92.841 |  109.999 | 
     | y[8]                                 |   ^   | y[8]                                  | fir_16tap | 0.001 |  92.842 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   y[7] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.577
= Slack Time                   17.423
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.738 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.738 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  107.887 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  107.887 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  108.152 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  108.152 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  108.430 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  108.430 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.286 |  108.709 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.286 |  108.709 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.566 |  108.989 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.566 |  108.989 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.844 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.844 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.124 |  109.547 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.124 |  109.547 | 
     | add_0_root_add_0_root_add_94/U1_7/S  |   ^   | y[7]                                  | FA_X1     | 0.452 |  92.576 |  109.999 | 
     | y[7]                                 |   ^   | y[7]                                  | fir_16tap | 0.001 |  92.577 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   y[6] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.300
= Slack Time                   17.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.015 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.016 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  108.164 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.164 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  108.429 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  108.429 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  108.707 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  108.708 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.286 |  108.986 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.286 |  108.986 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.566 |  109.266 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.566 |  109.266 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.844 |  109.545 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.844 |  109.545 | 
     | add_0_root_add_0_root_add_94/U1_6/S  |   ^   | y[6]                                  | FA_X1     | 0.454 |  92.299 |  109.999 | 
     | y[6]                                 |   ^   | y[6]                                  | fir_16tap | 0.001 |  92.300 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   y[5] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.017
= Slack Time                   17.983
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.298 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.298 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  108.712 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  108.712 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  108.990 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  108.990 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.286 |  109.268 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.286 |  109.269 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.566 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.566 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_5/S  |   ^   | y[5]                                  | FA_X1     | 0.449 |  92.016 |  109.998 | 
     | y[5]                                 |   ^   | y[5]                                  | fir_16tap | 0.002 |  92.017 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   y[4] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.730
= Slack Time                   18.270
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.585 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.586 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  108.734 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.734 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  108.999 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  108.999 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.286 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.286 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/S  |   ^   | y[4]                                  | FA_X1     | 0.442 |  91.728 |  109.999 | 
     | y[4]                                 |   ^   | y[4]                                  | fir_16tap | 0.001 |  91.730 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   y[3] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.472
= Slack Time                   18.528
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.843 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.843 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  108.991 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.991 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  109.257 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  109.257 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.007 |  109.535 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.007 |  109.535 | 
     | add_0_root_add_0_root_add_94/U1_3/S  |   ^   | y[3]                                  | FA_X1     | 0.464 |  91.471 |  109.999 | 
     | y[3]                                 |   ^   | y[3]                                  | fir_16tap | 0.001 |  91.472 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   y[2] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.189
= Slack Time                   18.811
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  109.126 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  109.126 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.464 |  109.274 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  109.275 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.729 |  109.540 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.729 |  109.540 | 
     | add_0_root_add_0_root_add_94/U1_2/S  |   ^   | y[2]                                  | FA_X1     | 0.458 |  91.187 |  109.998 | 
     | y[2]                                 |   ^   | y[2]                                  | fir_16tap | 0.002 |  91.189 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   y[1] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.916
= Slack Time                   19.084
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                             |           |       |  90.315 |  109.399 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                             | AND2_X1   | 0.000 |  90.315 |  109.400 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21 | AND2_X1   | 0.148 |  90.464 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21 | FA_X1     | 0.000 |  90.464 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_1/S  |   ^   | y[1]                             | FA_X1     | 0.450 |  90.913 |  109.997 | 
     | y[1]                                 |   ^   | y[1]                             | fir_16tap | 0.003 |  90.916 |  110.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   y[0] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.665
= Slack Time                   19.335
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                    |       |       |           |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | x[0]                               |   ^   | x[0]  |           |       |  90.315 |  109.650 | 
     | add_0_root_add_0_root_add_94/U22/A |   ^   | x[0]  | XOR2_X1   | 0.000 |  90.315 |  109.651 | 
     | add_0_root_add_0_root_add_94/U22/Z |   ^   | y[0]  | XOR2_X1   | 0.348 |  90.663 |  109.998 | 
     | y[0]                               |   ^   | y[0]  | fir_16tap | 0.002 |  90.665 |  110.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin q12/q_reg_0_/CK 
Endpoint:   q12/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q12/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.616 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.615 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.505 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.504 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.124 |   0.316 | -109.380 | 
     | q12/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.002 |   0.317 | -109.379 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin q11/q_reg_0_/CK 
Endpoint:   q11/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q11/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.616 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.615 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.505 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.504 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.124 |   0.316 | -109.380 | 
     | q11/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.002 |   0.317 | -109.379 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin q9/q_reg_0_/CK 
Endpoint:   q9/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q9/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.616 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.616 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.505 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.505 | 
     | clk__L3_I1/Z   |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.124 |   0.316 | -109.380 | 
     | q9/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.002 |   0.317 | -109.379 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin q14/q_reg_0_/CK 
Endpoint:   q14/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.738
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.012 | 
     | q14/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.617 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.616 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.504 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.504 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.383 | 
     | q14/q_reg_0_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.003 |   0.316 | -109.381 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin q10/q_reg_1_/CK 
Endpoint:   q10/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.738
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.012 | 
     | q10/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.617 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.616 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.504 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.504 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.383 | 
     | q10/q_reg_1_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.003 |   0.316 | -109.381 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin q10/q_reg_2_/CK 
Endpoint:   q10/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.737
= Slack Time                  109.697
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.012 | 
     | q10/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.422 |  90.737 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.697 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.697 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.617 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.616 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.505 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.504 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.384 | 
     | q10/q_reg_2_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.003 |   0.316 | -109.381 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin q8/q_reg_0_/CK 
Endpoint:   q8/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.739
= Slack Time                  109.698
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.013 | 
     | q8/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.437 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.698 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.698 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.618 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.617 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.507 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.191 | -109.506 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.126 |   0.317 | -109.381 | 
     | q8/q_reg_0_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.318 | -109.379 | 
     +------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin q10/q_reg_3_/CK 
Endpoint:   q10/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.735
= Slack Time                  109.699
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.014 | 
     | q10/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |  -0.000 | -109.699 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |  -0.000 | -109.699 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.619 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.618 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.507 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.506 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.386 | 
     | q10/q_reg_3_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.003 |   0.316 | -109.383 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin q10/q_reg_4_/CK 
Endpoint:   q10/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.735
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q10/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |  -0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |  -0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.619 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.507 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.507 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.386 | 
     | q10/q_reg_4_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.002 |   0.316 | -109.384 | 
     +--------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin q10/q_reg_0_/CK 
Endpoint:   q10/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.739
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q10/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.619 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.508 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.508 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.382 | 
     | q10/q_reg_0_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.320 | -109.380 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin q9/q_reg_1_/CK 
Endpoint:   q9/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.739
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q9/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.619 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.509 | 
     | clk__L3_I2/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.508 | 
     | clk__L3_I2/Z   |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.382 | 
     | q9/q_reg_1_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.320 | -109.380 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin q11/q_reg_1_/CK 
Endpoint:   q11/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.738
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q11/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.619 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.509 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.508 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.382 | 
     | q11/q_reg_1_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.320 | -109.380 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin q13/q_reg_0_/CK 
Endpoint:   q13/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.738
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q13/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.509 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.508 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.382 | 
     | q13/q_reg_0_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.320 | -109.381 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin q9/q_reg_2_/CK 
Endpoint:   q9/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.738
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q9/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.509 | 
     | clk__L3_I2/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.508 | 
     | clk__L3_I2/Z   |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.382 | 
     | q9/q_reg_2_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.320 | -109.381 | 
     +------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin q12/q_reg_1_/CK 
Endpoint:   q12/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.738
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q12/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.620 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.509 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.508 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.383 | 
     | q12/q_reg_1_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.320 | -109.381 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin q12/q_reg_4_/CK 
Endpoint:   q12/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.734
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q12/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.419 |  90.734 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |  -0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |  -0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.508 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.508 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.387 | 
     | q12/q_reg_4_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.002 |   0.316 | -109.385 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin q14/q_reg_1_/CK 
Endpoint:   q14/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.736
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q14/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.508 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.507 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.122 |   0.315 | -109.385 | 
     | q14/q_reg_1_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.002 |   0.318 | -109.383 | 
     +--------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin q14/q_reg_4_/CK 
Endpoint:   q14/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.316
- Recovery                     -0.118
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.434
- Arrival Time                 90.734
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q14/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.419 |  90.734 |  200.434 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |  -0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |  -0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.508 | 
     | clk__L3_I15/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.508 | 
     | clk__L3_I15/Z   |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.120 |   0.313 | -109.387 | 
     | q14/q_reg_4_/CK |   ^   | clk__L3_N15 | DFFR_X1   | 0.002 |   0.316 | -109.385 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin q11/q_reg_2_/CK 
Endpoint:   q11/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.737
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q11/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.422 |  90.737 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.509 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.509 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.383 | 
     | q11/q_reg_2_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.319 | -109.381 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin q14/q_reg_3_/CK 
Endpoint:   q14/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.736
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q14/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.509 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.508 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.122 |   0.315 | -109.385 | 
     | q14/q_reg_3_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.002 |   0.318 | -109.383 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin q14/q_reg_2_/CK 
Endpoint:   q14/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.736
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q14/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.509 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.508 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.122 |   0.315 | -109.386 | 
     | q14/q_reg_2_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.002 |   0.318 | -109.383 | 
     +--------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin q12/q_reg_2_/CK 
Endpoint:   q12/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.737
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q12/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.422 |  90.737 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.112 |   0.192 | -109.509 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.193 | -109.508 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.123 |   0.317 | -109.384 | 
     | q12/q_reg_2_/CK |   ^   | clk__L3_N13 | DFFR_X1   | 0.002 |   0.319 | -109.382 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin q9/q_reg_3_/CK 
Endpoint:   q9/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Recovery                     -0.119
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.737
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q9/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.422 |  90.737 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.080 |   0.080 | -109.621 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.001 |   0.081 | -109.620 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.191 | -109.510 | 
     | clk__L3_I2/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.192 | -109.509 | 
     | clk__L3_I2/Z   |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.126 |   0.318 | -109.383 | 
     | q9/q_reg_3_/CK |   ^   | clk__L3_N2 | DFFR_X1   | 0.002 |   0.319 | -109.382 | 
     +------------------------------------------------------------------------------+ 

