 
set ::env(PROJECT_NAME) threeaesc_key_schedule
set ::env(DESIGN_TOP) key_schedule
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/key_schedule/src
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/key_schedule/src/key_schedule.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
