{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 13:07:23 2009 " "Info: Processing started: Mon Feb 09 13:07:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ufmtest -c ufmtest " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ufmtest -c ufmtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|gated_clk1_dffe " "Info: Detected ripple clock \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|gated_clk1_dffe\" as buffer" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 73 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|gated_clk1_dffe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|gated_clk2_dffe " "Info: Detected ripple clock \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|gated_clk2_dffe\" as buffer" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 74 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|gated_clk2_dffe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|ufm_arclk " "Info: Detected gated clock \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|ufm_arclk\" as buffer" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 149 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|ufm_arclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|ufm_drclk " "Info: Detected gated clock \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|ufm_drclk\" as buffer" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 154 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|ufm_drclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "nwrite databus\[5\] 6.508 ns Longest " "Info: Longest tpd from source pin \"nwrite\" to destination pin \"databus\[5\]\" is 6.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns nwrite 1 PIN PIN_44 18 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 18; PIN Node = 'nwrite'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { nwrite } "NODE_NAME" } } { "ufmtest.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(1.604 ns) 6.508 ns databus\[5\] 2 PIN PIN_21 0 " "Info: 2: + IC(3.772 ns) + CELL(1.604 ns) = 6.508 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'databus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { nwrite databus[5] } "NODE_NAME" } } { "ufmtest.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.04 % ) " "Info: Total cell delay = 2.736 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.772 ns ( 57.96 % ) " "Info: Total interconnect delay = 3.772 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { nwrite databus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { nwrite {} nwrite~combout {} databus[5] {} } { 0.000ns 0.000ns 3.772ns } { 0.000ns 1.132ns 1.604ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 13:07:25 2009 " "Info: Processing ended: Mon Feb 09 13:07:25 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
