// Seed: 3642220004
module module_0 (
    output tri id_0
    , id_3,
    output wor id_1
);
  assign id_1 = id_3 & id_3;
  id_4(
      .id_0(), .id_1(1), .id_2(id_1)
  );
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9
    , id_17,
    input uwire id_10,
    input tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    input tri1 id_14,
    output uwire id_15
);
  module_0 modCall_1 (
      id_0,
      id_5
  );
  wire id_18;
endmodule
