Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 89f8cb9552144acabdd05e2a31ca0b4c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_ring_osc_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_ring_osc_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ring_osc_top' does not have a parameter named CNT_WIDTH [D:/Xilinx/Vivado/2020.1_Projects/Ring_Oscillator/Ring_Oscillator.srcs/sim_1/new/tb_ring_osc_top.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_ring_osc_top_time_synth.sdf", for root module "tb_ring_osc_top/top_UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_ring_osc_top_time_synth.sdf", for root module "tb_ring_osc_top/top_UUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b1000)
Compiling module xil_defaultlib.ring_osc
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.TFF_0
Compiling module xil_defaultlib.TFF_1
Compiling module xil_defaultlib.TFF_2
Compiling module xil_defaultlib.TFF_3
Compiling module xil_defaultlib.TFF_4
Compiling module xil_defaultlib.TFF_5
Compiling module xil_defaultlib.TFF_6
Compiling module xil_defaultlib.TFF_7
Compiling module xil_defaultlib.TFF_8
Compiling module xil_defaultlib.TFF_9
Compiling module xil_defaultlib.TFF_10
Compiling module xil_defaultlib.TFF_11
Compiling module xil_defaultlib.TFF_12
Compiling module xil_defaultlib.TFF_13
Compiling module xil_defaultlib.TFF_14
Compiling module xil_defaultlib.TFF_15
Compiling module xil_defaultlib.TFF_16
Compiling module xil_defaultlib.TFF_17
Compiling module xil_defaultlib.TFF_18
Compiling module xil_defaultlib.TFF_19
Compiling module xil_defaultlib.TFF_20
Compiling module xil_defaultlib.TFF_21
Compiling module xil_defaultlib.TFF_22
Compiling module xil_defaultlib.TFF_23
Compiling module xil_defaultlib.TFF_24
Compiling module xil_defaultlib.TFF_25
Compiling module xil_defaultlib.TFF_26
Compiling module xil_defaultlib.TFF_27
Compiling module xil_defaultlib.TFF_28
Compiling module xil_defaultlib.TFF_29
Compiling module xil_defaultlib.TFF_30
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.ring_osc_top
Compiling module xil_defaultlib.tb_ring_osc_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ring_osc_top_time_synth
