.. 
   Input file: fe/ips/lnt_csi2_rx/README_PHY.md

Register map for MIPI Digital PHY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +-----------------------------+------+-----+----------------------------------------------------+
    |            Name             |Offset|Width|                    Description                     |
    +=============================+======+=====+====================================================+
    |:ref:`REG00<csi2_phy__REG00>`|0x0   |   32|Data lane and clock lane enable register            |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG0D<csi2_phy__REG0D>`|0x34  |   32|Digital clock sample manual phase selection register|
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG0E<csi2_phy__REG0E>`|0x38  |   32|Clock lane manual phase selection register          |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG0F<csi2_phy__REG0F>`|0x3C  |   32|Data lanes manual phase selection register          |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG12<csi2_phy__REG12>`|0x48  |   32|Reverse digital sample clock register               |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG20<csi2_phy__REG20>`|0x80  |   32|Digital reset register                              |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG4A<csi2_phy__REG4A>`|0x128 |   32|Clock lane continuous mode register                 |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG58<csi2_phy__REG58>`|0x160 |   32|Clock lane TSH_SETTLE register                      |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG5A<csi2_phy__REG5A>`|0x168 |   32|Clock lane calibration reception register           |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG78<csi2_phy__REG78>`|0x1E0 |   32|Data lane 0 TSH_SETTLE register                     |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG7A<csi2_phy__REG7A>`|0x1E8 |   32|Data lane 0 calibration reception register          |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG98<csi2_phy__REG98>`|0x260 |   32|Data lane 1 TSH_SETTLE register                     |
    +-----------------------------+------+-----+----------------------------------------------------+
    |:ref:`REG9A<csi2_phy__REG9A>`|0x268 |   32|Data lane 1 calibration reception register          |
    +-----------------------------+------+-----+----------------------------------------------------+

.. _csi2_phy__REG00:

REG00
"""""

Data lane and clock lane enable register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+------------------------------------+
    |Bit #|R/W|   Name    |Reset|            Description             |
    +=====+===+===========+=====+====================================+
    |    2|R/W|LANE_EN0   |0x0  |Enable D-PHY lane 0: active high    |
    +-----+---+-----------+-----+------------------------------------+
    |    3|R/W|LANE_EN1   |0x0  |Enable D-PHY lane 1: active high    |
    +-----+---+-----------+-----+------------------------------------+
    |    6|R/W|LANE_CLK_EN|0x0  |Enable D-PHY clock lane: active high|
    +-----+---+-----------+-----+------------------------------------+

.. _csi2_phy__REG0D:

REG0D
"""""

Digital clock sample manual phase selection register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+---------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                               Description                                               |
    +=====+===+============+=====+=========================================================================================================+
    |2:0  |R/W|SAMPLE_PHASE|0x0  |Manual phase selection for digital clock sample: 0 to 7, 0 is earliest, 7 is the latest, phase step ~40ps|
    +-----+---+------------+-----+---------------------------------------------------------------------------------------------------------+

.. _csi2_phy__REG0E:

REG0E
"""""

Clock lane manual phase selection register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+-----------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                          Description                                          |
    +=====+===+===========+=====+===============================================================================================+
    |6:4  |R/W|CLOCK_PHASE|0x3  |Manual phase selection for clock lane: 0 to 7, 0 is earliest, 7 is the latest, phase step ~40ps|
    +-----+---+-----------+-----+-----------------------------------------------------------------------------------------------+

.. _csi2_phy__REG0F:

REG0F
"""""

Data lanes manual phase selection register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                          Description                                           |
    +=====+===+===========+=====+================================================================================================+
    |2:0  |R/W|DATA0_PHASE|0x3  |Manual phase selection for data lane 0: 0 to 7, 0 is earliest, 7 is the latest, phase step ~40ps|
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------+
    |5:3  |R/W|DATA1_PHASE|0x3  |Manual phase selection for data lane 1: 0 to 7, 0 is earliest, 7 is the latest, phase step ~40ps|
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------+

.. _csi2_phy__REG12:

REG12
"""""

Reverse digital sample clock register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+--------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                Description                 |
    +=====+===+==============+=====+============================================+
    |    7|R/W|SAMPLE_REVERSE|0x0  |Set to 1 to reverse the digital sample clock|
    +-----+---+--------------+-----+--------------------------------------------+

.. _csi2_phy__REG20:

REG20
"""""

Digital reset register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-----------------------------+
    |Bit #|R/W|  Name  |Reset|         Description         |
    +=====+===+========+=====+=============================+
    |    0|R/W|DIG_RSTN|0x1  |Set to 0 to reset digital PHY|
    +-----+---+--------+-----+-----------------------------+

.. _csi2_phy__REG4A:

REG4A
"""""

Clock lane continuous mode register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+--------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                   Description                    |
    +=====+===+=============+=====+==================================================+
    |5:4  |R/W|CLK_CONTINOUS|0x0  |Continuous clock mode: b00: disabled, b11: enabled|
    +-----+---+-------------+-----+--------------------------------------------------+

.. _csi2_phy__REG58:

REG58
"""""

Clock lane TSH_SETTLE register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                              Description                                                                              |
    +=====+===+==========+=====+=======================================================================================================================================================================+
    |7:0  |R/W|THS_SETTLE|0x1B |Configure the count time of the THS_SETTLE by protocol. After count done, D-PHY will begin to receive the high speed data. See the note below for configuration values.|
    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _csi2_phy__REG5A:

REG5A
"""""

Clock lane calibration reception register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+---------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                          Description                          |
    +=====+===+=========+=====+===============================================================+
    |    7|R/W|CALIBRATE|0x0  |Calibration reception enable - 1'b0 : disable ; - 1'b1 : enable|
    +-----+---+---------+-----+---------------------------------------------------------------+

.. _csi2_phy__REG78:

REG78
"""""

Data lane 0 TSH_SETTLE register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                              Description                                                                              |
    +=====+===+==========+=====+=======================================================================================================================================================================+
    |7:0  |R/W|THS_SETTLE|0x1B |Configure the count time of the THS_SETTLE by protocol. After count done, D-PHY will begin to receive the high speed data. See the note below for configuration values.|
    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _csi2_phy__REG7A:

REG7A
"""""

Data lane 0 calibration reception register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+---------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                          Description                          |
    +=====+===+=========+=====+===============================================================+
    |    7|R/W|CALIBRATE|0x0  |Calibration reception enable - 1'b0 : disable ; - 1'b1 : enable|
    +-----+---+---------+-----+---------------------------------------------------------------+

.. _csi2_phy__REG98:

REG98
"""""

Data lane 1 TSH_SETTLE register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                              Description                                                                              |
    +=====+===+==========+=====+=======================================================================================================================================================================+
    |7:0  |R/W|THS_SETTLE|0x1B |Configure the count time of the THS_SETTLE by protocol. After count done, D-PHY will begin to receive the high speed data. See the note below for configuration values.|
    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _csi2_phy__REG9A:

REG9A
"""""

Data lane 1 calibration reception register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+---------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                          Description                          |
    +=====+===+=========+=====+===============================================================+
    |    7|R/W|CALIBRATE|0x0  |Calibration reception enable - 1'b0 : disable ; - 1'b1 : enable|
    +-----+---+---------+-----+---------------------------------------------------------------+
