// Seed: 3889535908
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input uwire id_3
    , id_16,
    input wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14
);
  uwire id_17 = id_4;
  wire  id_18;
  wire  id_19;
  wire  id_20;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input wand id_3
    , id_11,
    input supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9
);
  logic [7:0] id_12;
  logic [7:0] id_13;
  assign id_11 = 1;
  assign id_13 = id_12;
  assign id_13[1'h0] = id_13;
  wire id_14;
  xor (id_9, id_4, id_3, id_7, id_14, id_1, id_5, id_11, id_8);
  module_0(
      id_8, id_9, id_5, id_7, id_5, id_9, id_4, id_9, id_4, id_6, id_5, id_3, id_9, id_3, id_9
  );
endmodule
