$date
	Sun Oct 23 06:25:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#862498
b10 &
b10 %
1$
b10 !
1"
#862499
0"
#862502
b1 &
1#
b1 %
#862506
b0 &
b0 %
0#
0$
#1846017
b1011 !
1"
#1846018
b1011 &
b1011 %
1$
#1846019
0"
#1846022
b100010 &
b100010 %
#1846026
b10001 &
b10001 %
#1846030
b110100 &
b110100 %
#1846034
b11010 &
b11010 %
#1846038
b1101 &
b1101 %
#1846042
b101000 &
b101000 %
#1846046
b10100 &
b10100 %
#1846050
b1010 &
b1010 %
#1846054
b101 &
b101 %
#1846058
b10000 &
b10000 %
#1846062
b1000 &
b1000 %
#1846066
b100 &
b100 %
#1846070
b10 &
b10 %
#1846074
b1 &
b1 %
1#
#1846078
b0 &
0#
b0 %
0$
#2868710
b110 &
b110 %
1$
b110 !
1"
#2868711
0"
#2868714
b11 &
b11 %
#2868718
b1010 &
b1010 %
#2868722
b101 &
b101 %
#2868726
b10000 &
b10000 %
#2868730
b1000 &
b1000 %
#2868734
b100 &
b100 %
#2868738
b10 &
b10 %
#2868742
b1 &
1#
b1 %
#2868746
b0 &
b0 %
0#
0$
#4500012
