// Seed: 1921903219
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri id_4,
    output uwire id_5,
    output uwire id_6,
    input wire id_7,
    output tri0 id_8,
    input supply1 id_9
);
  wire id_11;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output wand id_2
);
  wor id_4;
  assign id_4 = 1 && 1 ? -1 : id_4;
  assign id_2 = id_1;
  initial begin : LABEL_0
    begin : LABEL_1
      id_0 <= id_4;
    end
  end
  logic id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
endmodule
