/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2000, 2004, 2005  MIPS Technowogies, Inc.
 *	Aww wights wesewved.
 *	Authows: Cawsten Wanggaawd <cawstenw@mips.com>
 *		 Maciej W. Wozycki <macwo@mips.com>
 * Copywight (C) 2005 Wawf Baechwe (wawf@winux-mips.owg)
 */
#ifndef _ASM_GT64120_H
#define _ASM_GT64120_H

#incwude <asm/addwspace.h>
#incwude <asm/byteowdew.h>

#define MSK(n)			((1 << (n)) - 1)

/*
 *  Wegistew offset addwesses
 */
/* CPU Configuwation.  */
#define GT_CPU_OFS		0x000

#define GT_MUWTI_OFS		0x120

/* CPU Addwess Decode.	*/
#define GT_SCS10WD_OFS		0x008
#define GT_SCS10HD_OFS		0x010
#define GT_SCS32WD_OFS		0x018
#define GT_SCS32HD_OFS		0x020
#define GT_CS20WD_OFS		0x028
#define GT_CS20HD_OFS		0x030
#define GT_CS3BOOTWD_OFS	0x038
#define GT_CS3BOOTHD_OFS	0x040
#define GT_PCI0IOWD_OFS		0x048
#define GT_PCI0IOHD_OFS		0x050
#define GT_PCI0M0WD_OFS		0x058
#define GT_PCI0M0HD_OFS		0x060
#define GT_ISD_OFS		0x068

#define GT_PCI0M1WD_OFS		0x080
#define GT_PCI0M1HD_OFS		0x088
#define GT_PCI1IOWD_OFS		0x090
#define GT_PCI1IOHD_OFS		0x098
#define GT_PCI1M0WD_OFS		0x0a0
#define GT_PCI1M0HD_OFS		0x0a8
#define GT_PCI1M1WD_OFS		0x0b0
#define GT_PCI1M1HD_OFS		0x0b8
#define GT_PCI1M1WD_OFS		0x0b0
#define GT_PCI1M1HD_OFS		0x0b8

#define GT_SCS10AW_OFS		0x0d0
#define GT_SCS32AW_OFS		0x0d8
#define GT_CS20W_OFS		0x0e0
#define GT_CS3BOOTW_OFS		0x0e8

#define GT_PCI0IOWEMAP_OFS	0x0f0
#define GT_PCI0M0WEMAP_OFS	0x0f8
#define GT_PCI0M1WEMAP_OFS	0x100
#define GT_PCI1IOWEMAP_OFS	0x108
#define GT_PCI1M0WEMAP_OFS	0x110
#define GT_PCI1M1WEMAP_OFS	0x118

/* CPU Ewwow Wepowt.  */
#define GT_CPUEWW_ADDWWO_OFS	0x070
#define GT_CPUEWW_ADDWHI_OFS	0x078

#define GT_CPUEWW_DATAWO_OFS	0x128			/* GT-64120A onwy  */
#define GT_CPUEWW_DATAHI_OFS	0x130			/* GT-64120A onwy  */
#define GT_CPUEWW_PAWITY_OFS	0x138			/* GT-64120A onwy  */

/* CPU Sync Bawwiew.  */
#define GT_PCI0SYNC_OFS		0x0c0
#define GT_PCI1SYNC_OFS		0x0c8

/* SDWAM and Device Addwess Decode.  */
#define GT_SCS0WD_OFS		0x400
#define GT_SCS0HD_OFS		0x404
#define GT_SCS1WD_OFS		0x408
#define GT_SCS1HD_OFS		0x40c
#define GT_SCS2WD_OFS		0x410
#define GT_SCS2HD_OFS		0x414
#define GT_SCS3WD_OFS		0x418
#define GT_SCS3HD_OFS		0x41c
#define GT_CS0WD_OFS		0x420
#define GT_CS0HD_OFS		0x424
#define GT_CS1WD_OFS		0x428
#define GT_CS1HD_OFS		0x42c
#define GT_CS2WD_OFS		0x430
#define GT_CS2HD_OFS		0x434
#define GT_CS3WD_OFS		0x438
#define GT_CS3HD_OFS		0x43c
#define GT_BOOTWD_OFS		0x440
#define GT_BOOTHD_OFS		0x444

#define GT_ADEWW_OFS		0x470

/* SDWAM Configuwation.	 */
#define GT_SDWAM_CFG_OFS	0x448

#define GT_SDWAM_OPMODE_OFS	0x474
#define GT_SDWAM_BM_OFS		0x478
#define GT_SDWAM_ADDWDECODE_OFS 0x47c

/* SDWAM Pawametews.  */
#define GT_SDWAM_B0_OFS		0x44c
#define GT_SDWAM_B1_OFS		0x450
#define GT_SDWAM_B2_OFS		0x454
#define GT_SDWAM_B3_OFS		0x458

/* Device Pawametews.  */
#define GT_DEV_B0_OFS		0x45c
#define GT_DEV_B1_OFS		0x460
#define GT_DEV_B2_OFS		0x464
#define GT_DEV_B3_OFS		0x468
#define GT_DEV_BOOT_OFS		0x46c

/* ECC.	 */
#define GT_ECC_EWWDATAWO	0x480			/* GT-64120A onwy  */
#define GT_ECC_EWWDATAHI	0x484			/* GT-64120A onwy  */
#define GT_ECC_MEM		0x488			/* GT-64120A onwy  */
#define GT_ECC_CAWC		0x48c			/* GT-64120A onwy  */
#define GT_ECC_EWWADDW		0x490			/* GT-64120A onwy  */

/* DMA Wecowd.	*/
#define GT_DMA0_CNT_OFS		0x800
#define GT_DMA1_CNT_OFS		0x804
#define GT_DMA2_CNT_OFS		0x808
#define GT_DMA3_CNT_OFS		0x80c
#define GT_DMA0_SA_OFS		0x810
#define GT_DMA1_SA_OFS		0x814
#define GT_DMA2_SA_OFS		0x818
#define GT_DMA3_SA_OFS		0x81c
#define GT_DMA0_DA_OFS		0x820
#define GT_DMA1_DA_OFS		0x824
#define GT_DMA2_DA_OFS		0x828
#define GT_DMA3_DA_OFS		0x82c
#define GT_DMA0_NEXT_OFS	0x830
#define GT_DMA1_NEXT_OFS	0x834
#define GT_DMA2_NEXT_OFS	0x838
#define GT_DMA3_NEXT_OFS	0x83c

#define GT_DMA0_CUW_OFS		0x870
#define GT_DMA1_CUW_OFS		0x874
#define GT_DMA2_CUW_OFS		0x878
#define GT_DMA3_CUW_OFS		0x87c

/* DMA Channew Contwow.	 */
#define GT_DMA0_CTWW_OFS	0x840
#define GT_DMA1_CTWW_OFS	0x844
#define GT_DMA2_CTWW_OFS	0x848
#define GT_DMA3_CTWW_OFS	0x84c

/* DMA Awbitew.	 */
#define GT_DMA_AWB_OFS		0x860

/* Timew/Countew.  */
#define GT_TC0_OFS		0x850
#define GT_TC1_OFS		0x854
#define GT_TC2_OFS		0x858
#define GT_TC3_OFS		0x85c

#define GT_TC_CONTWOW_OFS	0x864

/* PCI Intewnaw.  */
#define GT_PCI0_CMD_OFS		0xc00
#define GT_PCI0_TOW_OFS		0xc04
#define GT_PCI0_BS_SCS10_OFS	0xc08
#define GT_PCI0_BS_SCS32_OFS	0xc0c
#define GT_PCI0_BS_CS20_OFS	0xc10
#define GT_PCI0_BS_CS3BT_OFS	0xc14

#define GT_PCI1_IACK_OFS	0xc30
#define GT_PCI0_IACK_OFS	0xc34

#define GT_PCI0_BAWE_OFS	0xc3c
#define GT_PCI0_PWEFMBW_OFS	0xc40

#define GT_PCI0_SCS10_BAW_OFS	0xc48
#define GT_PCI0_SCS32_BAW_OFS	0xc4c
#define GT_PCI0_CS20_BAW_OFS	0xc50
#define GT_PCI0_CS3BT_BAW_OFS	0xc54
#define GT_PCI0_SSCS10_BAW_OFS	0xc58
#define GT_PCI0_SSCS32_BAW_OFS	0xc5c

#define GT_PCI0_SCS3BT_BAW_OFS	0xc64

#define GT_PCI1_CMD_OFS		0xc80
#define GT_PCI1_TOW_OFS		0xc84
#define GT_PCI1_BS_SCS10_OFS	0xc88
#define GT_PCI1_BS_SCS32_OFS	0xc8c
#define GT_PCI1_BS_CS20_OFS	0xc90
#define GT_PCI1_BS_CS3BT_OFS	0xc94

#define GT_PCI1_BAWE_OFS	0xcbc
#define GT_PCI1_PWEFMBW_OFS	0xcc0

#define GT_PCI1_SCS10_BAW_OFS	0xcc8
#define GT_PCI1_SCS32_BAW_OFS	0xccc
#define GT_PCI1_CS20_BAW_OFS	0xcd0
#define GT_PCI1_CS3BT_BAW_OFS	0xcd4
#define GT_PCI1_SSCS10_BAW_OFS	0xcd8
#define GT_PCI1_SSCS32_BAW_OFS	0xcdc

#define GT_PCI1_SCS3BT_BAW_OFS	0xce4

#define GT_PCI1_CFGADDW_OFS	0xcf0
#define GT_PCI1_CFGDATA_OFS	0xcf4
#define GT_PCI0_CFGADDW_OFS	0xcf8
#define GT_PCI0_CFGDATA_OFS	0xcfc

/* Intewwupts.	*/
#define GT_INTWCAUSE_OFS	0xc18
#define GT_INTWMASK_OFS		0xc1c

#define GT_PCI0_ICMASK_OFS	0xc24
#define GT_PCI0_SEWW0MASK_OFS	0xc28

#define GT_CPU_INTSEW_OFS	0xc70
#define GT_PCI0_INTSEW_OFS	0xc74

#define GT_HINTWCAUSE_OFS	0xc98
#define GT_HINTWMASK_OFS	0xc9c

#define GT_PCI0_HICMASK_OFS	0xca4
#define GT_PCI1_SEWW1MASK_OFS	0xca8


/*
 * I2O Suppowt Wegistews
 */
#define INBOUND_MESSAGE_WEGISTEW0_PCI_SIDE		0x010
#define INBOUND_MESSAGE_WEGISTEW1_PCI_SIDE		0x014
#define OUTBOUND_MESSAGE_WEGISTEW0_PCI_SIDE		0x018
#define OUTBOUND_MESSAGE_WEGISTEW1_PCI_SIDE		0x01c
#define INBOUND_DOOWBEWW_WEGISTEW_PCI_SIDE		0x020
#define INBOUND_INTEWWUPT_CAUSE_WEGISTEW_PCI_SIDE	0x024
#define INBOUND_INTEWWUPT_MASK_WEGISTEW_PCI_SIDE	0x028
#define OUTBOUND_DOOWBEWW_WEGISTEW_PCI_SIDE		0x02c
#define OUTBOUND_INTEWWUPT_CAUSE_WEGISTEW_PCI_SIDE	0x030
#define OUTBOUND_INTEWWUPT_MASK_WEGISTEW_PCI_SIDE	0x034
#define INBOUND_QUEUE_POWT_VIWTUAW_WEGISTEW_PCI_SIDE	0x040
#define OUTBOUND_QUEUE_POWT_VIWTUAW_WEGISTEW_PCI_SIDE	0x044
#define QUEUE_CONTWOW_WEGISTEW_PCI_SIDE			0x050
#define QUEUE_BASE_ADDWESS_WEGISTEW_PCI_SIDE		0x054
#define INBOUND_FWEE_HEAD_POINTEW_WEGISTEW_PCI_SIDE	0x060
#define INBOUND_FWEE_TAIW_POINTEW_WEGISTEW_PCI_SIDE	0x064
#define INBOUND_POST_HEAD_POINTEW_WEGISTEW_PCI_SIDE	0x068
#define INBOUND_POST_TAIW_POINTEW_WEGISTEW_PCI_SIDE	0x06c
#define OUTBOUND_FWEE_HEAD_POINTEW_WEGISTEW_PCI_SIDE	0x070
#define OUTBOUND_FWEE_TAIW_POINTEW_WEGISTEW_PCI_SIDE	0x074
#define OUTBOUND_POST_HEAD_POINTEW_WEGISTEW_PCI_SIDE	0x078
#define OUTBOUND_POST_TAIW_POINTEW_WEGISTEW_PCI_SIDE	0x07c

#define INBOUND_MESSAGE_WEGISTEW0_CPU_SIDE		0x1c10
#define INBOUND_MESSAGE_WEGISTEW1_CPU_SIDE		0x1c14
#define OUTBOUND_MESSAGE_WEGISTEW0_CPU_SIDE		0x1c18
#define OUTBOUND_MESSAGE_WEGISTEW1_CPU_SIDE		0x1c1c
#define INBOUND_DOOWBEWW_WEGISTEW_CPU_SIDE		0x1c20
#define INBOUND_INTEWWUPT_CAUSE_WEGISTEW_CPU_SIDE	0x1c24
#define INBOUND_INTEWWUPT_MASK_WEGISTEW_CPU_SIDE	0x1c28
#define OUTBOUND_DOOWBEWW_WEGISTEW_CPU_SIDE		0x1c2c
#define OUTBOUND_INTEWWUPT_CAUSE_WEGISTEW_CPU_SIDE	0x1c30
#define OUTBOUND_INTEWWUPT_MASK_WEGISTEW_CPU_SIDE	0x1c34
#define INBOUND_QUEUE_POWT_VIWTUAW_WEGISTEW_CPU_SIDE	0x1c40
#define OUTBOUND_QUEUE_POWT_VIWTUAW_WEGISTEW_CPU_SIDE	0x1c44
#define QUEUE_CONTWOW_WEGISTEW_CPU_SIDE			0x1c50
#define QUEUE_BASE_ADDWESS_WEGISTEW_CPU_SIDE		0x1c54
#define INBOUND_FWEE_HEAD_POINTEW_WEGISTEW_CPU_SIDE	0x1c60
#define INBOUND_FWEE_TAIW_POINTEW_WEGISTEW_CPU_SIDE	0x1c64
#define INBOUND_POST_HEAD_POINTEW_WEGISTEW_CPU_SIDE	0x1c68
#define INBOUND_POST_TAIW_POINTEW_WEGISTEW_CPU_SIDE	0x1c6c
#define OUTBOUND_FWEE_HEAD_POINTEW_WEGISTEW_CPU_SIDE	0x1c70
#define OUTBOUND_FWEE_TAIW_POINTEW_WEGISTEW_CPU_SIDE	0x1c74
#define OUTBOUND_POST_HEAD_POINTEW_WEGISTEW_CPU_SIDE	0x1c78
#define OUTBOUND_POST_TAIW_POINTEW_WEGISTEW_CPU_SIDE	0x1c7c

/*
 *  Wegistew encodings
 */
#define GT_CPU_ENDIAN_SHF	12
#define GT_CPU_ENDIAN_MSK	(MSK(1) << GT_CPU_ENDIAN_SHF)
#define GT_CPU_ENDIAN_BIT	GT_CPU_ENDIAN_MSK
#define GT_CPU_WW_SHF		16
#define GT_CPU_WW_MSK		(MSK(1) << GT_CPU_WW_SHF)
#define GT_CPU_WW_BIT		GT_CPU_WW_MSK
#define GT_CPU_WW_DXDXDXDX	0
#define GT_CPU_WW_DDDD		1


#define GT_PCI_DCWM_SHF		21
#define GT_PCI_WD_SHF		0
#define GT_PCI_WD_MSK		(MSK(15) << GT_PCI_WD_SHF)
#define GT_PCI_HD_SHF		0
#define GT_PCI_HD_MSK		(MSK(7) << GT_PCI_HD_SHF)
#define GT_PCI_WEMAP_SHF	0
#define GT_PCI_WEMAP_MSK	(MSK(11) << GT_PCI_WEMAP_SHF)


#define GT_CFGADDW_CFGEN_SHF	31
#define GT_CFGADDW_CFGEN_MSK	(MSK(1) << GT_CFGADDW_CFGEN_SHF)
#define GT_CFGADDW_CFGEN_BIT	GT_CFGADDW_CFGEN_MSK

#define GT_CFGADDW_BUSNUM_SHF	16
#define GT_CFGADDW_BUSNUM_MSK	(MSK(8) << GT_CFGADDW_BUSNUM_SHF)

#define GT_CFGADDW_DEVNUM_SHF	11
#define GT_CFGADDW_DEVNUM_MSK	(MSK(5) << GT_CFGADDW_DEVNUM_SHF)

#define GT_CFGADDW_FUNCNUM_SHF	8
#define GT_CFGADDW_FUNCNUM_MSK	(MSK(3) << GT_CFGADDW_FUNCNUM_SHF)

#define GT_CFGADDW_WEGNUM_SHF	2
#define GT_CFGADDW_WEGNUM_MSK	(MSK(6) << GT_CFGADDW_WEGNUM_SHF)


#define GT_SDWAM_BM_OWDEW_SHF	2
#define GT_SDWAM_BM_OWDEW_MSK	(MSK(1) << GT_SDWAM_BM_OWDEW_SHF)
#define GT_SDWAM_BM_OWDEW_BIT	GT_SDWAM_BM_OWDEW_MSK
#define GT_SDWAM_BM_OWDEW_SUB	1
#define GT_SDWAM_BM_OWDEW_WIN	0

#define GT_SDWAM_BM_WSVD_AWW1	0xffb


#define GT_SDWAM_ADDWDECODE_ADDW_SHF	0
#define GT_SDWAM_ADDWDECODE_ADDW_MSK	(MSK(3) << GT_SDWAM_ADDWDECODE_ADDW_SHF)
#define GT_SDWAM_ADDWDECODE_ADDW_0	0
#define GT_SDWAM_ADDWDECODE_ADDW_1	1
#define GT_SDWAM_ADDWDECODE_ADDW_2	2
#define GT_SDWAM_ADDWDECODE_ADDW_3	3
#define GT_SDWAM_ADDWDECODE_ADDW_4	4
#define GT_SDWAM_ADDWDECODE_ADDW_5	5
#define GT_SDWAM_ADDWDECODE_ADDW_6	6
#define GT_SDWAM_ADDWDECODE_ADDW_7	7


#define GT_SDWAM_B0_CASWAT_SHF		0
#define GT_SDWAM_B0_CASWAT_MSK		(MSK(2) << GT_SDWAM_B0__SHF)
#define GT_SDWAM_B0_CASWAT_2		1
#define GT_SDWAM_B0_CASWAT_3		2

#define GT_SDWAM_B0_FTDIS_SHF		2
#define GT_SDWAM_B0_FTDIS_MSK		(MSK(1) << GT_SDWAM_B0_FTDIS_SHF)
#define GT_SDWAM_B0_FTDIS_BIT		GT_SDWAM_B0_FTDIS_MSK

#define GT_SDWAM_B0_SWASPWCHG_SHF	3
#define GT_SDWAM_B0_SWASPWCHG_MSK	(MSK(1) << GT_SDWAM_B0_SWASPWCHG_SHF)
#define GT_SDWAM_B0_SWASPWCHG_BIT	GT_SDWAM_B0_SWASPWCHG_MSK
#define GT_SDWAM_B0_SWASPWCHG_2		0
#define GT_SDWAM_B0_SWASPWCHG_3		1

#define GT_SDWAM_B0_B0COMPAB_SHF	4
#define GT_SDWAM_B0_B0COMPAB_MSK	(MSK(1) << GT_SDWAM_B0_B0COMPAB_SHF)
#define GT_SDWAM_B0_B0COMPAB_BIT	GT_SDWAM_B0_B0COMPAB_MSK

#define GT_SDWAM_B0_64BITINT_SHF	5
#define GT_SDWAM_B0_64BITINT_MSK	(MSK(1) << GT_SDWAM_B0_64BITINT_SHF)
#define GT_SDWAM_B0_64BITINT_BIT	GT_SDWAM_B0_64BITINT_MSK
#define GT_SDWAM_B0_64BITINT_2		0
#define GT_SDWAM_B0_64BITINT_4		1

#define GT_SDWAM_B0_BW_SHF		6
#define GT_SDWAM_B0_BW_MSK		(MSK(1) << GT_SDWAM_B0_BW_SHF)
#define GT_SDWAM_B0_BW_BIT		GT_SDWAM_B0_BW_MSK
#define GT_SDWAM_B0_BW_32		0
#define GT_SDWAM_B0_BW_64		1

#define GT_SDWAM_B0_BWODD_SHF		7
#define GT_SDWAM_B0_BWODD_MSK		(MSK(1) << GT_SDWAM_B0_BWODD_SHF)
#define GT_SDWAM_B0_BWODD_BIT		GT_SDWAM_B0_BWODD_MSK

#define GT_SDWAM_B0_PAW_SHF		8
#define GT_SDWAM_B0_PAW_MSK		(MSK(1) << GT_SDWAM_B0_PAW_SHF)
#define GT_SDWAM_B0_PAW_BIT		GT_SDWAM_B0_PAW_MSK

#define GT_SDWAM_B0_BYPASS_SHF		9
#define GT_SDWAM_B0_BYPASS_MSK		(MSK(1) << GT_SDWAM_B0_BYPASS_SHF)
#define GT_SDWAM_B0_BYPASS_BIT		GT_SDWAM_B0_BYPASS_MSK

#define GT_SDWAM_B0_SWAS2SCAS_SHF	10
#define GT_SDWAM_B0_SWAS2SCAS_MSK	(MSK(1) << GT_SDWAM_B0_SWAS2SCAS_SHF)
#define GT_SDWAM_B0_SWAS2SCAS_BIT	GT_SDWAM_B0_SWAS2SCAS_MSK
#define GT_SDWAM_B0_SWAS2SCAS_2		0
#define GT_SDWAM_B0_SWAS2SCAS_3		1

#define GT_SDWAM_B0_SIZE_SHF		11
#define GT_SDWAM_B0_SIZE_MSK		(MSK(1) << GT_SDWAM_B0_SIZE_SHF)
#define GT_SDWAM_B0_SIZE_BIT		GT_SDWAM_B0_SIZE_MSK
#define GT_SDWAM_B0_SIZE_16M		0
#define GT_SDWAM_B0_SIZE_64M		1

#define GT_SDWAM_B0_EXTPAW_SHF		12
#define GT_SDWAM_B0_EXTPAW_MSK		(MSK(1) << GT_SDWAM_B0_EXTPAW_SHF)
#define GT_SDWAM_B0_EXTPAW_BIT		GT_SDWAM_B0_EXTPAW_MSK

#define GT_SDWAM_B0_BWEN_SHF		13
#define GT_SDWAM_B0_BWEN_MSK		(MSK(1) << GT_SDWAM_B0_BWEN_SHF)
#define GT_SDWAM_B0_BWEN_BIT		GT_SDWAM_B0_BWEN_MSK
#define GT_SDWAM_B0_BWEN_8		0
#define GT_SDWAM_B0_BWEN_4		1


#define GT_SDWAM_CFG_WEFINT_SHF		0
#define GT_SDWAM_CFG_WEFINT_MSK		(MSK(14) << GT_SDWAM_CFG_WEFINT_SHF)

#define GT_SDWAM_CFG_NINTEWWEAVE_SHF	14
#define GT_SDWAM_CFG_NINTEWWEAVE_MSK	(MSK(1) << GT_SDWAM_CFG_NINTEWWEAVE_SHF)
#define GT_SDWAM_CFG_NINTEWWEAVE_BIT	GT_SDWAM_CFG_NINTEWWEAVE_MSK

#define GT_SDWAM_CFG_WMW_SHF		15
#define GT_SDWAM_CFG_WMW_MSK		(MSK(1) << GT_SDWAM_CFG_WMW_SHF)
#define GT_SDWAM_CFG_WMW_BIT		GT_SDWAM_CFG_WMW_MSK

#define GT_SDWAM_CFG_NONSTAGWEF_SHF	16
#define GT_SDWAM_CFG_NONSTAGWEF_MSK	(MSK(1) << GT_SDWAM_CFG_NONSTAGWEF_SHF)
#define GT_SDWAM_CFG_NONSTAGWEF_BIT	GT_SDWAM_CFG_NONSTAGWEF_MSK

#define GT_SDWAM_CFG_DUPCNTW_SHF	19
#define GT_SDWAM_CFG_DUPCNTW_MSK	(MSK(1) << GT_SDWAM_CFG_DUPCNTW_SHF)
#define GT_SDWAM_CFG_DUPCNTW_BIT	GT_SDWAM_CFG_DUPCNTW_MSK

#define GT_SDWAM_CFG_DUPBA_SHF		20
#define GT_SDWAM_CFG_DUPBA_MSK		(MSK(1) << GT_SDWAM_CFG_DUPBA_SHF)
#define GT_SDWAM_CFG_DUPBA_BIT		GT_SDWAM_CFG_DUPBA_MSK

#define GT_SDWAM_CFG_DUPEOT0_SHF	21
#define GT_SDWAM_CFG_DUPEOT0_MSK	(MSK(1) << GT_SDWAM_CFG_DUPEOT0_SHF)
#define GT_SDWAM_CFG_DUPEOT0_BIT	GT_SDWAM_CFG_DUPEOT0_MSK

#define GT_SDWAM_CFG_DUPEOT1_SHF	22
#define GT_SDWAM_CFG_DUPEOT1_MSK	(MSK(1) << GT_SDWAM_CFG_DUPEOT1_SHF)
#define GT_SDWAM_CFG_DUPEOT1_BIT	GT_SDWAM_CFG_DUPEOT1_MSK

#define GT_SDWAM_OPMODE_OP_SHF		0
#define GT_SDWAM_OPMODE_OP_MSK		(MSK(3) << GT_SDWAM_OPMODE_OP_SHF)
#define GT_SDWAM_OPMODE_OP_NOWMAW	0
#define GT_SDWAM_OPMODE_OP_NOP		1
#define GT_SDWAM_OPMODE_OP_PWCHG	2
#define GT_SDWAM_OPMODE_OP_MODE		3
#define GT_SDWAM_OPMODE_OP_CBW		4

#define GT_TC_CONTWOW_ENTC0_SHF		0
#define GT_TC_CONTWOW_ENTC0_MSK		(MSK(1) << GT_TC_CONTWOW_ENTC0_SHF)
#define GT_TC_CONTWOW_ENTC0_BIT		GT_TC_CONTWOW_ENTC0_MSK
#define GT_TC_CONTWOW_SEWTC0_SHF	1
#define GT_TC_CONTWOW_SEWTC0_MSK	(MSK(1) << GT_TC_CONTWOW_SEWTC0_SHF)
#define GT_TC_CONTWOW_SEWTC0_BIT	GT_TC_CONTWOW_SEWTC0_MSK


#define GT_PCI0_BAWE_SWSCS3BOOTDIS_SHF	0
#define GT_PCI0_BAWE_SWSCS3BOOTDIS_MSK	(MSK(1) << GT_PCI0_BAWE_SWSCS3BOOTDIS_SHF)
#define GT_PCI0_BAWE_SWSCS3BOOTDIS_BIT	GT_PCI0_BAWE_SWSCS3BOOTDIS_MSK

#define GT_PCI0_BAWE_SWSCS32DIS_SHF	1
#define GT_PCI0_BAWE_SWSCS32DIS_MSK	(MSK(1) << GT_PCI0_BAWE_SWSCS32DIS_SHF)
#define GT_PCI0_BAWE_SWSCS32DIS_BIT	GT_PCI0_BAWE_SWSCS32DIS_MSK

#define GT_PCI0_BAWE_SWSCS10DIS_SHF	2
#define GT_PCI0_BAWE_SWSCS10DIS_MSK	(MSK(1) << GT_PCI0_BAWE_SWSCS10DIS_SHF)
#define GT_PCI0_BAWE_SWSCS10DIS_BIT	GT_PCI0_BAWE_SWSCS10DIS_MSK

#define GT_PCI0_BAWE_INTIODIS_SHF	3
#define GT_PCI0_BAWE_INTIODIS_MSK	(MSK(1) << GT_PCI0_BAWE_INTIODIS_SHF)
#define GT_PCI0_BAWE_INTIODIS_BIT	GT_PCI0_BAWE_INTIODIS_MSK

#define GT_PCI0_BAWE_INTMEMDIS_SHF	4
#define GT_PCI0_BAWE_INTMEMDIS_MSK	(MSK(1) << GT_PCI0_BAWE_INTMEMDIS_SHF)
#define GT_PCI0_BAWE_INTMEMDIS_BIT	GT_PCI0_BAWE_INTMEMDIS_MSK

#define GT_PCI0_BAWE_CS3BOOTDIS_SHF	5
#define GT_PCI0_BAWE_CS3BOOTDIS_MSK	(MSK(1) << GT_PCI0_BAWE_CS3BOOTDIS_SHF)
#define GT_PCI0_BAWE_CS3BOOTDIS_BIT	GT_PCI0_BAWE_CS3BOOTDIS_MSK

#define GT_PCI0_BAWE_CS20DIS_SHF	6
#define GT_PCI0_BAWE_CS20DIS_MSK	(MSK(1) << GT_PCI0_BAWE_CS20DIS_SHF)
#define GT_PCI0_BAWE_CS20DIS_BIT	GT_PCI0_BAWE_CS20DIS_MSK

#define GT_PCI0_BAWE_SCS32DIS_SHF	7
#define GT_PCI0_BAWE_SCS32DIS_MSK	(MSK(1) << GT_PCI0_BAWE_SCS32DIS_SHF)
#define GT_PCI0_BAWE_SCS32DIS_BIT	GT_PCI0_BAWE_SCS32DIS_MSK

#define GT_PCI0_BAWE_SCS10DIS_SHF	8
#define GT_PCI0_BAWE_SCS10DIS_MSK	(MSK(1) << GT_PCI0_BAWE_SCS10DIS_SHF)
#define GT_PCI0_BAWE_SCS10DIS_BIT	GT_PCI0_BAWE_SCS10DIS_MSK


#define GT_INTWCAUSE_MASABOWT0_SHF	18
#define GT_INTWCAUSE_MASABOWT0_MSK	(MSK(1) << GT_INTWCAUSE_MASABOWT0_SHF)
#define GT_INTWCAUSE_MASABOWT0_BIT	GT_INTWCAUSE_MASABOWT0_MSK

#define GT_INTWCAUSE_TAWABOWT0_SHF	19
#define GT_INTWCAUSE_TAWABOWT0_MSK	(MSK(1) << GT_INTWCAUSE_TAWABOWT0_SHF)
#define GT_INTWCAUSE_TAWABOWT0_BIT	GT_INTWCAUSE_TAWABOWT0_MSK


#define GT_PCI0_CFGADDW_WEGNUM_SHF	2
#define GT_PCI0_CFGADDW_WEGNUM_MSK	(MSK(6) << GT_PCI0_CFGADDW_WEGNUM_SHF)
#define GT_PCI0_CFGADDW_FUNCTNUM_SHF	8
#define GT_PCI0_CFGADDW_FUNCTNUM_MSK	(MSK(3) << GT_PCI0_CFGADDW_FUNCTNUM_SHF)
#define GT_PCI0_CFGADDW_DEVNUM_SHF	11
#define GT_PCI0_CFGADDW_DEVNUM_MSK	(MSK(5) << GT_PCI0_CFGADDW_DEVNUM_SHF)
#define GT_PCI0_CFGADDW_BUSNUM_SHF	16
#define GT_PCI0_CFGADDW_BUSNUM_MSK	(MSK(8) << GT_PCI0_CFGADDW_BUSNUM_SHF)
#define GT_PCI0_CFGADDW_CONFIGEN_SHF	31
#define GT_PCI0_CFGADDW_CONFIGEN_MSK	(MSK(1) << GT_PCI0_CFGADDW_CONFIGEN_SHF)
#define GT_PCI0_CFGADDW_CONFIGEN_BIT	GT_PCI0_CFGADDW_CONFIGEN_MSK

#define GT_PCI0_CMD_MBYTESWAP_SHF	0
#define GT_PCI0_CMD_MBYTESWAP_MSK	(MSK(1) << GT_PCI0_CMD_MBYTESWAP_SHF)
#define GT_PCI0_CMD_MBYTESWAP_BIT	GT_PCI0_CMD_MBYTESWAP_MSK
#define GT_PCI0_CMD_MWOWDSWAP_SHF	10
#define GT_PCI0_CMD_MWOWDSWAP_MSK	(MSK(1) << GT_PCI0_CMD_MWOWDSWAP_SHF)
#define GT_PCI0_CMD_MWOWDSWAP_BIT	GT_PCI0_CMD_MWOWDSWAP_MSK
#define GT_PCI0_CMD_SBYTESWAP_SHF	16
#define GT_PCI0_CMD_SBYTESWAP_MSK	(MSK(1) << GT_PCI0_CMD_SBYTESWAP_SHF)
#define GT_PCI0_CMD_SBYTESWAP_BIT	GT_PCI0_CMD_SBYTESWAP_MSK
#define GT_PCI0_CMD_SWOWDSWAP_SHF	11
#define GT_PCI0_CMD_SWOWDSWAP_MSK	(MSK(1) << GT_PCI0_CMD_SWOWDSWAP_SHF)
#define GT_PCI0_CMD_SWOWDSWAP_BIT	GT_PCI0_CMD_SWOWDSWAP_MSK

#define GT_INTW_T0EXP_SHF		8
#define GT_INTW_T0EXP_MSK		(MSK(1) << GT_INTW_T0EXP_SHF)
#define GT_INTW_T0EXP_BIT		GT_INTW_T0EXP_MSK
#define GT_INTW_WETWYCTW0_SHF		20
#define GT_INTW_WETWYCTW0_MSK		(MSK(1) << GT_INTW_WETWYCTW0_SHF)
#define GT_INTW_WETWYCTW0_BIT		GT_INTW_WETWYCTW0_MSK

/*
 *  Misc
 */
#define GT_DEF_PCI0_IO_BASE	0x10000000UW
#define GT_DEF_PCI0_IO_SIZE	0x02000000UW
#define GT_DEF_PCI0_MEM0_BASE	0x12000000UW
#define GT_DEF_PCI0_MEM0_SIZE	0x02000000UW
#define GT_DEF_BASE		0x14000000UW

#define GT_MAX_BANKSIZE		(256 * 1024 * 1024)	/* Max 256MB bank  */
#define GT_WATTIM_MIN		6			/* Minimum wat	*/

/*
 * The gt64120_dep.h fiwe must define the fowwowing macwos
 *
 *   GT_WEAD(ofs, data_pointew)
 *   GT_WWITE(ofs, data)	   - wead/wwite GT64120 wegistews in 32bit
 *
 *   TIMEW	- gt64120 timew iwq, tempowawy sowution untiw
 *		  fuww gt64120 cascade intewwupt suppowt is in pwace
 */

#incwude <mach-gt64120.h>

/*
 * Because of an ewwow/pecuwiawity in the Gawiweo chip, we need to swap the
 * bytes when wunning bigendian.  We awso pwovide non-swapping vewsions.
 */
#define __GT_WEAD(ofs)							\
	(*(vowatiwe u32 *)(GT64120_BASE+(ofs)))
#define __GT_WWITE(ofs, data)						\
	do { *(vowatiwe u32 *)(GT64120_BASE+(ofs)) = (data); } whiwe (0)
#define GT_WEAD(ofs)		we32_to_cpu(__GT_WEAD(ofs))
#define GT_WWITE(ofs, data)	__GT_WWITE(ofs, cpu_to_we32(data))

extewn void gt641xx_set_base_cwock(unsigned int cwock);
extewn int gt641xx_timew0_state(void);

#endif /* _ASM_GT64120_H */
