#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14d704220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14d7044a0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x14d721840_0 .net "active", 0 0, L_0x14d72abc0;  1 drivers
v0x14d7218f0_0 .var "clk", 0 0;
v0x14d721a00_0 .var "clk_enable", 0 0;
v0x14d721a90_0 .net "data_address", 31 0, v0x14d71f620_0;  1 drivers
v0x14d721b20_0 .net "data_read", 0 0, L_0x14d72a320;  1 drivers
v0x14d721bb0_0 .var "data_readdata", 31 0;
v0x14d721c40_0 .net "data_write", 0 0, L_0x14d729c90;  1 drivers
v0x14d721cd0_0 .net "data_writedata", 31 0, v0x14d7182c0_0;  1 drivers
v0x14d721da0_0 .net "instr_address", 31 0, L_0x14d72acf0;  1 drivers
v0x14d721eb0_0 .var "instr_readdata", 31 0;
v0x14d721f40_0 .net "register_v0", 31 0, L_0x14d728560;  1 drivers
v0x14d722010_0 .var "reset", 0 0;
S_0x14d704d50 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x14d7044a0;
 .timescale 0 0;
v0x14d704ec0_0 .var "ex_imm", 31 0;
v0x14d714f80_0 .var "expected", 31 0;
v0x14d715020_0 .var "i", 4 0;
v0x14d7150d0_0 .var "imm", 15 0;
v0x14d715180_0 .var "imm_instr", 31 0;
v0x14d715270_0 .var "opcode", 5 0;
v0x14d715320_0 .var "rs", 4 0;
v0x14d7153d0_0 .var "rt", 4 0;
v0x14d715480_0 .var "test", 31 0;
v0x14d715590_0 .var "test_imm", 15 0;
E_0x14d7041f0 .event posedge, v0x14d718630_0;
S_0x14d715640 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x14d7044a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14d7236b0 .functor OR 1, L_0x14d723360, L_0x14d723570, C4<0>, C4<0>;
L_0x14d7237a0 .functor BUFZ 1, L_0x14d722e50, C4<0>, C4<0>, C4<0>;
L_0x14d723b30 .functor BUFZ 1, L_0x14d722f70, C4<0>, C4<0>, C4<0>;
L_0x14d723c80 .functor AND 1, L_0x14d722e50, L_0x14d723dd0, C4<1>, C4<1>;
L_0x14d723f70 .functor OR 1, L_0x14d723c80, L_0x14d723cf0, C4<0>, C4<0>;
L_0x14d7240b0 .functor OR 1, L_0x14d723f70, L_0x14d723a50, C4<0>, C4<0>;
L_0x14d7241a0 .functor OR 1, L_0x14d7240b0, L_0x14d725440, C4<0>, C4<0>;
L_0x14d724290 .functor OR 1, L_0x14d7241a0, L_0x14d724f20, C4<0>, C4<0>;
L_0x14d724de0 .functor AND 1, L_0x14d7248f0, L_0x14d724a10, C4<1>, C4<1>;
L_0x14d724f20 .functor OR 1, L_0x14d724690, L_0x14d724de0, C4<0>, C4<0>;
L_0x14d725440 .functor AND 1, L_0x14d724bc0, L_0x14d7250b0, C4<1>, C4<1>;
L_0x14d7259c0 .functor OR 1, L_0x14d7252e0, L_0x14d725670, C4<0>, C4<0>;
L_0x14d722c00 .functor OR 1, L_0x14d725d50, L_0x14d726000, C4<0>, C4<0>;
L_0x14d7263e0 .functor AND 1, L_0x14d723950, L_0x14d722c00, C4<1>, C4<1>;
L_0x14d726570 .functor OR 1, L_0x14d7261c0, L_0x14d7266b0, C4<0>, C4<0>;
L_0x14d726370 .functor OR 1, L_0x14d726570, L_0x14d726960, C4<0>, C4<0>;
L_0x14d726ac0 .functor AND 1, L_0x14d722e50, L_0x14d726370, C4<1>, C4<1>;
L_0x14d726790 .functor AND 1, L_0x14d722e50, L_0x14d726c80, C4<1>, C4<1>;
L_0x14d724d00 .functor AND 1, L_0x14d722e50, L_0x14d726800, C4<1>, C4<1>;
L_0x14d7276d0 .functor AND 1, v0x14d71f500_0, v0x14d721540_0, C4<1>, C4<1>;
L_0x14d727740 .functor AND 1, L_0x14d7276d0, L_0x14d724290, C4<1>, C4<1>;
L_0x14d727920 .functor OR 1, L_0x14d724f20, L_0x14d725440, C4<0>, C4<0>;
L_0x14d7285d0 .functor BUFZ 32, L_0x14d728200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14d728780 .functor BUFZ 32, L_0x14d7284b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14d7295e0 .functor AND 1, v0x14d721a00_0, L_0x14d726ac0, C4<1>, C4<1>;
L_0x14d729720 .functor AND 1, L_0x14d7295e0, v0x14d71f500_0, C4<1>, C4<1>;
L_0x14d727f60 .functor AND 1, L_0x14d729720, L_0x14d729830, C4<1>, C4<1>;
L_0x14d729c20 .functor AND 1, v0x14d71f500_0, v0x14d721540_0, C4<1>, C4<1>;
L_0x14d729c90 .functor AND 1, L_0x14d729c20, L_0x14d724420, C4<1>, C4<1>;
L_0x14d729970 .functor OR 1, L_0x14d729b40, L_0x14d729e70, C4<0>, C4<0>;
L_0x14d72a1b0 .functor AND 1, L_0x14d729970, L_0x14d729a60, C4<1>, C4<1>;
L_0x14d72a320 .functor OR 1, L_0x14d723a50, L_0x14d72a1b0, C4<0>, C4<0>;
L_0x14d72abc0 .functor BUFZ 1, v0x14d71f500_0, C4<0>, C4<0>, C4<0>;
L_0x14d72acf0 .functor BUFZ 32, v0x14d71f590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14d71a670_0 .net *"_ivl_102", 31 0, L_0x14d725010;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71a700_0 .net *"_ivl_105", 25 0, L_0x1400404d8;  1 drivers
L_0x140040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71a790_0 .net/2u *"_ivl_106", 31 0, L_0x140040520;  1 drivers
v0x14d71a820_0 .net *"_ivl_108", 0 0, L_0x14d724bc0;  1 drivers
v0x14d71a8b0_0 .net *"_ivl_111", 5 0, L_0x14d725240;  1 drivers
L_0x140040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14d71a950_0 .net/2u *"_ivl_112", 5 0, L_0x140040568;  1 drivers
v0x14d71aa00_0 .net *"_ivl_114", 0 0, L_0x14d7250b0;  1 drivers
v0x14d71aaa0_0 .net *"_ivl_118", 31 0, L_0x14d7255d0;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14d71ab50_0 .net/2u *"_ivl_12", 5 0, L_0x1400400a0;  1 drivers
L_0x1400405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71ac60_0 .net *"_ivl_121", 25 0, L_0x1400405b0;  1 drivers
L_0x1400405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14d71ad10_0 .net/2u *"_ivl_122", 31 0, L_0x1400405f8;  1 drivers
v0x14d71adc0_0 .net *"_ivl_124", 0 0, L_0x14d7252e0;  1 drivers
v0x14d71ae60_0 .net *"_ivl_126", 31 0, L_0x14d7257a0;  1 drivers
L_0x140040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71af10_0 .net *"_ivl_129", 25 0, L_0x140040640;  1 drivers
L_0x140040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14d71afc0_0 .net/2u *"_ivl_130", 31 0, L_0x140040688;  1 drivers
v0x14d71b070_0 .net *"_ivl_132", 0 0, L_0x14d725670;  1 drivers
v0x14d71b110_0 .net *"_ivl_136", 31 0, L_0x14d725ab0;  1 drivers
L_0x1400406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71b2a0_0 .net *"_ivl_139", 25 0, L_0x1400406d0;  1 drivers
L_0x140040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71b330_0 .net/2u *"_ivl_140", 31 0, L_0x140040718;  1 drivers
v0x14d71b3e0_0 .net *"_ivl_142", 0 0, L_0x14d723950;  1 drivers
v0x14d71b480_0 .net *"_ivl_145", 5 0, L_0x14d725e60;  1 drivers
L_0x140040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14d71b530_0 .net/2u *"_ivl_146", 5 0, L_0x140040760;  1 drivers
v0x14d71b5e0_0 .net *"_ivl_148", 0 0, L_0x14d725d50;  1 drivers
v0x14d71b680_0 .net *"_ivl_151", 5 0, L_0x14d726120;  1 drivers
L_0x1400407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14d71b730_0 .net/2u *"_ivl_152", 5 0, L_0x1400407a8;  1 drivers
v0x14d71b7e0_0 .net *"_ivl_154", 0 0, L_0x14d726000;  1 drivers
v0x14d71b880_0 .net *"_ivl_157", 0 0, L_0x14d722c00;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14d71b920_0 .net/2u *"_ivl_16", 5 0, L_0x1400400e8;  1 drivers
v0x14d71b9d0_0 .net *"_ivl_161", 1 0, L_0x14d726490;  1 drivers
L_0x1400407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14d71ba80_0 .net/2u *"_ivl_162", 1 0, L_0x1400407f0;  1 drivers
v0x14d71bb30_0 .net *"_ivl_164", 0 0, L_0x14d7261c0;  1 drivers
L_0x140040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14d71bbd0_0 .net/2u *"_ivl_166", 5 0, L_0x140040838;  1 drivers
v0x14d71bc80_0 .net *"_ivl_168", 0 0, L_0x14d7266b0;  1 drivers
v0x14d71b1b0_0 .net *"_ivl_171", 0 0, L_0x14d726570;  1 drivers
L_0x140040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14d71bf10_0 .net/2u *"_ivl_172", 5 0, L_0x140040880;  1 drivers
v0x14d71bfa0_0 .net *"_ivl_174", 0 0, L_0x14d726960;  1 drivers
v0x14d71c030_0 .net *"_ivl_177", 0 0, L_0x14d726370;  1 drivers
L_0x1400408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14d71c0c0_0 .net/2u *"_ivl_180", 5 0, L_0x1400408c8;  1 drivers
v0x14d71c160_0 .net *"_ivl_182", 0 0, L_0x14d726c80;  1 drivers
L_0x140040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14d71c200_0 .net/2u *"_ivl_186", 5 0, L_0x140040910;  1 drivers
v0x14d71c2b0_0 .net *"_ivl_188", 0 0, L_0x14d726800;  1 drivers
L_0x140040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14d71c350_0 .net/2u *"_ivl_196", 4 0, L_0x140040958;  1 drivers
v0x14d71c400_0 .net *"_ivl_199", 4 0, L_0x14d726dc0;  1 drivers
v0x14d71c4b0_0 .net *"_ivl_20", 31 0, L_0x14d7231c0;  1 drivers
v0x14d71c560_0 .net *"_ivl_201", 4 0, L_0x14d727380;  1 drivers
v0x14d71c610_0 .net *"_ivl_202", 4 0, L_0x14d727420;  1 drivers
v0x14d71c6c0_0 .net *"_ivl_207", 0 0, L_0x14d7276d0;  1 drivers
v0x14d71c760_0 .net *"_ivl_211", 0 0, L_0x14d727920;  1 drivers
L_0x1400409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14d71c800_0 .net/2u *"_ivl_212", 31 0, L_0x1400409a0;  1 drivers
v0x14d71c8b0_0 .net *"_ivl_214", 31 0, L_0x14d727990;  1 drivers
v0x14d71c960_0 .net *"_ivl_216", 31 0, L_0x14d7274c0;  1 drivers
v0x14d71ca10_0 .net *"_ivl_218", 31 0, L_0x14d727c30;  1 drivers
v0x14d71cac0_0 .net *"_ivl_220", 31 0, L_0x14d727af0;  1 drivers
v0x14d71cb70_0 .net *"_ivl_229", 0 0, L_0x14d7295e0;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71cc10_0 .net *"_ivl_23", 25 0, L_0x140040130;  1 drivers
v0x14d71ccc0_0 .net *"_ivl_231", 0 0, L_0x14d729720;  1 drivers
v0x14d71cd60_0 .net *"_ivl_232", 31 0, L_0x14d729790;  1 drivers
L_0x140040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71ce10_0 .net *"_ivl_235", 30 0, L_0x140040ac0;  1 drivers
L_0x140040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14d71cec0_0 .net/2u *"_ivl_236", 31 0, L_0x140040b08;  1 drivers
v0x14d71cf70_0 .net *"_ivl_238", 0 0, L_0x14d729830;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14d71d010_0 .net/2u *"_ivl_24", 31 0, L_0x140040178;  1 drivers
v0x14d71d0c0_0 .net *"_ivl_243", 0 0, L_0x14d729c20;  1 drivers
L_0x140040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14d71d160_0 .net/2u *"_ivl_246", 5 0, L_0x140040b50;  1 drivers
L_0x140040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14d71d210_0 .net/2u *"_ivl_250", 5 0, L_0x140040b98;  1 drivers
v0x14d71d2c0_0 .net *"_ivl_257", 0 0, L_0x14d729a60;  1 drivers
v0x14d71bd20_0 .net *"_ivl_259", 0 0, L_0x14d72a1b0;  1 drivers
v0x14d71bdc0_0 .net *"_ivl_26", 0 0, L_0x14d723360;  1 drivers
L_0x140040be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x14d71be60_0 .net/2u *"_ivl_262", 5 0, L_0x140040be0;  1 drivers
L_0x140040c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x14d71d350_0 .net/2u *"_ivl_266", 5 0, L_0x140040c28;  1 drivers
v0x14d71d400_0 .net *"_ivl_271", 15 0, L_0x14d72a860;  1 drivers
v0x14d71d4b0_0 .net *"_ivl_272", 17 0, L_0x14d72a410;  1 drivers
L_0x140040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14d71d560_0 .net *"_ivl_275", 1 0, L_0x140040cb8;  1 drivers
v0x14d71d610_0 .net *"_ivl_278", 15 0, L_0x14d72ab20;  1 drivers
v0x14d71d6c0_0 .net *"_ivl_28", 31 0, L_0x14d723480;  1 drivers
L_0x140040d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14d71d770_0 .net *"_ivl_280", 1 0, L_0x140040d00;  1 drivers
v0x14d71d820_0 .net *"_ivl_283", 0 0, L_0x14d72aa40;  1 drivers
L_0x140040d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14d71d8d0_0 .net/2u *"_ivl_284", 13 0, L_0x140040d48;  1 drivers
L_0x140040d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71d980_0 .net/2u *"_ivl_286", 13 0, L_0x140040d90;  1 drivers
v0x14d71da30_0 .net *"_ivl_288", 13 0, L_0x14d72ade0;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71dae0_0 .net *"_ivl_31", 25 0, L_0x1400401c0;  1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14d71db90_0 .net/2u *"_ivl_32", 31 0, L_0x140040208;  1 drivers
v0x14d71dc40_0 .net *"_ivl_34", 0 0, L_0x14d723570;  1 drivers
v0x14d71dce0_0 .net *"_ivl_4", 31 0, L_0x14d722d20;  1 drivers
v0x14d71dd90_0 .net *"_ivl_41", 2 0, L_0x14d723850;  1 drivers
L_0x140040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14d71de40_0 .net/2u *"_ivl_42", 2 0, L_0x140040250;  1 drivers
v0x14d71def0_0 .net *"_ivl_49", 2 0, L_0x14d723be0;  1 drivers
L_0x140040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14d71dfa0_0 .net/2u *"_ivl_50", 2 0, L_0x140040298;  1 drivers
v0x14d71e050_0 .net *"_ivl_55", 0 0, L_0x14d723dd0;  1 drivers
v0x14d71e0f0_0 .net *"_ivl_57", 0 0, L_0x14d723c80;  1 drivers
v0x14d71e190_0 .net *"_ivl_59", 0 0, L_0x14d723f70;  1 drivers
v0x14d71e230_0 .net *"_ivl_61", 0 0, L_0x14d7240b0;  1 drivers
v0x14d71e2d0_0 .net *"_ivl_63", 0 0, L_0x14d7241a0;  1 drivers
v0x14d71e370_0 .net *"_ivl_67", 2 0, L_0x14d724360;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14d71e420_0 .net/2u *"_ivl_68", 2 0, L_0x1400402e0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71e4d0_0 .net *"_ivl_7", 25 0, L_0x140040010;  1 drivers
v0x14d71e580_0 .net *"_ivl_72", 31 0, L_0x14d7245f0;  1 drivers
L_0x140040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71e630_0 .net *"_ivl_75", 25 0, L_0x140040328;  1 drivers
L_0x140040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14d71e6e0_0 .net/2u *"_ivl_76", 31 0, L_0x140040370;  1 drivers
v0x14d71e790_0 .net *"_ivl_78", 0 0, L_0x14d724690;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71e830_0 .net/2u *"_ivl_8", 31 0, L_0x140040058;  1 drivers
v0x14d71e8e0_0 .net *"_ivl_80", 31 0, L_0x14d724850;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71e990_0 .net *"_ivl_83", 25 0, L_0x1400403b8;  1 drivers
L_0x140040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14d71ea40_0 .net/2u *"_ivl_84", 31 0, L_0x140040400;  1 drivers
v0x14d71eaf0_0 .net *"_ivl_86", 0 0, L_0x14d7248f0;  1 drivers
v0x14d71eb90_0 .net *"_ivl_89", 0 0, L_0x14d7247b0;  1 drivers
v0x14d71ec40_0 .net *"_ivl_90", 31 0, L_0x14d724ac0;  1 drivers
L_0x140040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d71ecf0_0 .net *"_ivl_93", 30 0, L_0x140040448;  1 drivers
L_0x140040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14d71eda0_0 .net/2u *"_ivl_94", 31 0, L_0x140040490;  1 drivers
v0x14d71ee50_0 .net *"_ivl_96", 0 0, L_0x14d724a10;  1 drivers
v0x14d71eef0_0 .net *"_ivl_99", 0 0, L_0x14d724de0;  1 drivers
v0x14d71ef90_0 .net "active", 0 0, L_0x14d72abc0;  alias, 1 drivers
v0x14d71f030_0 .net "alu_op1", 31 0, L_0x14d7285d0;  1 drivers
v0x14d71f0d0_0 .net "alu_op2", 31 0, L_0x14d728780;  1 drivers
v0x14d71f170_0 .net "alui_instr", 0 0, L_0x14d723cf0;  1 drivers
v0x14d71f210_0 .net "b_flag", 0 0, v0x14d7162a0_0;  1 drivers
v0x14d71f2c0_0 .net "b_imm", 17 0, L_0x14d72a920;  1 drivers
v0x14d71f350_0 .net "b_offset", 31 0, L_0x14d72af60;  1 drivers
v0x14d71f3e0_0 .net "clk", 0 0, v0x14d7218f0_0;  1 drivers
v0x14d71f470_0 .net "clk_enable", 0 0, v0x14d721a00_0;  1 drivers
v0x14d71f500_0 .var "cpu_active", 0 0;
v0x14d71f590_0 .var "curr_addr", 31 0;
v0x14d71f620_0 .var "data_address", 31 0;
v0x14d71f6c0_0 .net "data_read", 0 0, L_0x14d72a320;  alias, 1 drivers
v0x14d71f760_0 .net "data_readdata", 31 0, v0x14d721bb0_0;  1 drivers
v0x14d71f840_0 .net "data_write", 0 0, L_0x14d729c90;  alias, 1 drivers
v0x14d71f8e0_0 .net "data_writedata", 31 0, v0x14d7182c0_0;  alias, 1 drivers
v0x14d71f980_0 .var "delay_slot", 31 0;
v0x14d71fa20_0 .net "effective_addr", 31 0, v0x14d716660_0;  1 drivers
v0x14d71fac0_0 .net "funct_code", 5 0, L_0x14d722c80;  1 drivers
v0x14d71fb70_0 .net "hi_out", 31 0, v0x14d7186c0_0;  1 drivers
v0x14d71fc30_0 .net "hl_reg_enable", 0 0, L_0x14d727f60;  1 drivers
v0x14d71fd00_0 .net "instr_address", 31 0, L_0x14d72acf0;  alias, 1 drivers
v0x14d71fda0_0 .net "instr_opcode", 5 0, L_0x14d722b20;  1 drivers
v0x14d71fe40_0 .net "instr_readdata", 31 0, v0x14d721eb0_0;  1 drivers
v0x14d71ff10_0 .net "j_imm", 0 0, L_0x14d7259c0;  1 drivers
v0x14d71ffb0_0 .net "j_reg", 0 0, L_0x14d7263e0;  1 drivers
v0x14d720050_0 .net "link_const", 0 0, L_0x14d724f20;  1 drivers
v0x14d7200f0_0 .net "link_reg", 0 0, L_0x14d725440;  1 drivers
v0x14d720190_0 .net "lo_out", 31 0, v0x14d718dd0_0;  1 drivers
v0x14d720230_0 .net "load_data", 31 0, v0x14d717710_0;  1 drivers
v0x14d7202e0_0 .net "load_instr", 0 0, L_0x14d723a50;  1 drivers
v0x14d720370_0 .net "lw", 0 0, L_0x14d722f70;  1 drivers
v0x14d720410_0 .net "lwl", 0 0, L_0x14d729dc0;  1 drivers
v0x14d7204b0_0 .net "lwr", 0 0, L_0x14d729f50;  1 drivers
v0x14d720550_0 .net "mem_to_reg", 0 0, L_0x14d723b30;  1 drivers
v0x14d7205f0_0 .net "mfhi", 0 0, L_0x14d726790;  1 drivers
v0x14d720690_0 .net "mflo", 0 0, L_0x14d724d00;  1 drivers
v0x14d720730_0 .net "movefrom", 0 0, L_0x14d7236b0;  1 drivers
v0x14d7207d0_0 .net "muldiv", 0 0, L_0x14d726ac0;  1 drivers
v0x14d720870_0 .var "next_delay_slot", 31 0;
v0x14d720920_0 .net "partial_store", 0 0, L_0x14d729970;  1 drivers
v0x14d7209c0_0 .net "r_format", 0 0, L_0x14d722e50;  1 drivers
v0x14d720a60_0 .net "reg_a_read_data", 31 0, L_0x14d728200;  1 drivers
v0x14d720b20_0 .net "reg_a_read_index", 4 0, L_0x14d727120;  1 drivers
v0x14d720bd0_0 .net "reg_b_read_data", 31 0, L_0x14d7284b0;  1 drivers
v0x14d720ca0_0 .net "reg_b_read_index", 4 0, L_0x14d726d20;  1 drivers
v0x14d720d40_0 .net "reg_dst", 0 0, L_0x14d7237a0;  1 drivers
v0x14d720dd0_0 .net "reg_write", 0 0, L_0x14d724290;  1 drivers
v0x14d720e70_0 .net "reg_write_data", 31 0, L_0x14d727ec0;  1 drivers
v0x14d720f30_0 .net "reg_write_enable", 0 0, L_0x14d727740;  1 drivers
v0x14d720fe0_0 .net "reg_write_index", 4 0, L_0x14d727280;  1 drivers
v0x14d721090_0 .net "register_v0", 31 0, L_0x14d728560;  alias, 1 drivers
v0x14d721140_0 .net "reset", 0 0, v0x14d722010_0;  1 drivers
v0x14d7211d0_0 .net "result", 31 0, v0x14d716ab0_0;  1 drivers
v0x14d721280_0 .net "result_hi", 31 0, v0x14d716450_0;  1 drivers
v0x14d721350_0 .net "result_lo", 31 0, v0x14d7165b0_0;  1 drivers
v0x14d721420_0 .net "sb", 0 0, L_0x14d729b40;  1 drivers
v0x14d7214b0_0 .net "sh", 0 0, L_0x14d729e70;  1 drivers
v0x14d721540_0 .var "state", 0 0;
v0x14d7215e0_0 .net "store_instr", 0 0, L_0x14d724420;  1 drivers
v0x14d721680_0 .net "sw", 0 0, L_0x14d7230e0;  1 drivers
E_0x14d715210/0 .event edge, v0x14d7162a0_0, v0x14d71f980_0, v0x14d71f350_0, v0x14d71ff10_0;
E_0x14d715210/1 .event edge, v0x14d716500_0, v0x14d71ffb0_0, v0x14d719a90_0, v0x14d71f590_0;
E_0x14d715210 .event/or E_0x14d715210/0, E_0x14d715210/1;
E_0x14d7159d0 .event edge, v0x14d720410_0, v0x14d7204b0_0, v0x14d717fc0_0, v0x14d716660_0;
L_0x14d722b20 .part v0x14d721eb0_0, 26, 6;
L_0x14d722c80 .part v0x14d721eb0_0, 0, 6;
L_0x14d722d20 .concat [ 6 26 0 0], L_0x14d722b20, L_0x140040010;
L_0x14d722e50 .cmp/eq 32, L_0x14d722d20, L_0x140040058;
L_0x14d722f70 .cmp/eq 6, L_0x14d722b20, L_0x1400400a0;
L_0x14d7230e0 .cmp/eq 6, L_0x14d722b20, L_0x1400400e8;
L_0x14d7231c0 .concat [ 6 26 0 0], L_0x14d722b20, L_0x140040130;
L_0x14d723360 .cmp/eq 32, L_0x14d7231c0, L_0x140040178;
L_0x14d723480 .concat [ 6 26 0 0], L_0x14d722b20, L_0x1400401c0;
L_0x14d723570 .cmp/eq 32, L_0x14d723480, L_0x140040208;
L_0x14d723850 .part L_0x14d722b20, 3, 3;
L_0x14d723a50 .cmp/eq 3, L_0x14d723850, L_0x140040250;
L_0x14d723be0 .part L_0x14d722b20, 3, 3;
L_0x14d723cf0 .cmp/eq 3, L_0x14d723be0, L_0x140040298;
L_0x14d723dd0 .reduce/nor L_0x14d726ac0;
L_0x14d724360 .part L_0x14d722b20, 3, 3;
L_0x14d724420 .cmp/eq 3, L_0x14d724360, L_0x1400402e0;
L_0x14d7245f0 .concat [ 6 26 0 0], L_0x14d722b20, L_0x140040328;
L_0x14d724690 .cmp/eq 32, L_0x14d7245f0, L_0x140040370;
L_0x14d724850 .concat [ 6 26 0 0], L_0x14d722b20, L_0x1400403b8;
L_0x14d7248f0 .cmp/eq 32, L_0x14d724850, L_0x140040400;
L_0x14d7247b0 .part v0x14d721eb0_0, 20, 1;
L_0x14d724ac0 .concat [ 1 31 0 0], L_0x14d7247b0, L_0x140040448;
L_0x14d724a10 .cmp/eq 32, L_0x14d724ac0, L_0x140040490;
L_0x14d725010 .concat [ 6 26 0 0], L_0x14d722b20, L_0x1400404d8;
L_0x14d724bc0 .cmp/eq 32, L_0x14d725010, L_0x140040520;
L_0x14d725240 .part v0x14d721eb0_0, 0, 6;
L_0x14d7250b0 .cmp/eq 6, L_0x14d725240, L_0x140040568;
L_0x14d7255d0 .concat [ 6 26 0 0], L_0x14d722b20, L_0x1400405b0;
L_0x14d7252e0 .cmp/eq 32, L_0x14d7255d0, L_0x1400405f8;
L_0x14d7257a0 .concat [ 6 26 0 0], L_0x14d722b20, L_0x140040640;
L_0x14d725670 .cmp/eq 32, L_0x14d7257a0, L_0x140040688;
L_0x14d725ab0 .concat [ 6 26 0 0], L_0x14d722b20, L_0x1400406d0;
L_0x14d723950 .cmp/eq 32, L_0x14d725ab0, L_0x140040718;
L_0x14d725e60 .part v0x14d721eb0_0, 0, 6;
L_0x14d725d50 .cmp/eq 6, L_0x14d725e60, L_0x140040760;
L_0x14d726120 .part v0x14d721eb0_0, 0, 6;
L_0x14d726000 .cmp/eq 6, L_0x14d726120, L_0x1400407a8;
L_0x14d726490 .part L_0x14d722c80, 3, 2;
L_0x14d7261c0 .cmp/eq 2, L_0x14d726490, L_0x1400407f0;
L_0x14d7266b0 .cmp/eq 6, L_0x14d722c80, L_0x140040838;
L_0x14d726960 .cmp/eq 6, L_0x14d722c80, L_0x140040880;
L_0x14d726c80 .cmp/eq 6, L_0x14d722c80, L_0x1400408c8;
L_0x14d726800 .cmp/eq 6, L_0x14d722c80, L_0x140040910;
L_0x14d727120 .part v0x14d721eb0_0, 21, 5;
L_0x14d726d20 .part v0x14d721eb0_0, 16, 5;
L_0x14d726dc0 .part v0x14d721eb0_0, 11, 5;
L_0x14d727380 .part v0x14d721eb0_0, 16, 5;
L_0x14d727420 .functor MUXZ 5, L_0x14d727380, L_0x14d726dc0, L_0x14d7237a0, C4<>;
L_0x14d727280 .functor MUXZ 5, L_0x14d727420, L_0x140040958, L_0x14d724f20, C4<>;
L_0x14d727990 .arith/sum 32, v0x14d71f980_0, L_0x1400409a0;
L_0x14d7274c0 .functor MUXZ 32, v0x14d716ab0_0, v0x14d717710_0, L_0x14d723b30, C4<>;
L_0x14d727c30 .functor MUXZ 32, L_0x14d7274c0, v0x14d718dd0_0, L_0x14d724d00, C4<>;
L_0x14d727af0 .functor MUXZ 32, L_0x14d727c30, v0x14d7186c0_0, L_0x14d726790, C4<>;
L_0x14d727ec0 .functor MUXZ 32, L_0x14d727af0, L_0x14d727990, L_0x14d727920, C4<>;
L_0x14d729790 .concat [ 1 31 0 0], v0x14d721540_0, L_0x140040ac0;
L_0x14d729830 .cmp/eq 32, L_0x14d729790, L_0x140040b08;
L_0x14d729b40 .cmp/eq 6, L_0x14d722b20, L_0x140040b50;
L_0x14d729e70 .cmp/eq 6, L_0x14d722b20, L_0x140040b98;
L_0x14d729a60 .reduce/nor v0x14d721540_0;
L_0x14d729dc0 .cmp/eq 6, L_0x14d722b20, L_0x140040be0;
L_0x14d729f50 .cmp/eq 6, L_0x14d722b20, L_0x140040c28;
L_0x14d72a860 .part v0x14d721eb0_0, 0, 16;
L_0x14d72a410 .concat [ 16 2 0 0], L_0x14d72a860, L_0x140040cb8;
L_0x14d72ab20 .part L_0x14d72a410, 0, 16;
L_0x14d72a920 .concat [ 2 16 0 0], L_0x140040d00, L_0x14d72ab20;
L_0x14d72aa40 .part L_0x14d72a920, 17, 1;
L_0x14d72ade0 .functor MUXZ 14, L_0x140040d90, L_0x140040d48, L_0x14d72aa40, C4<>;
L_0x14d72af60 .concat [ 18 14 0 0], L_0x14d72a920, L_0x14d72ade0;
S_0x14d715a20 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x14d715640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14d715d70_0 .net *"_ivl_10", 15 0, L_0x14d729060;  1 drivers
L_0x140040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14d715e30_0 .net/2u *"_ivl_14", 15 0, L_0x140040a78;  1 drivers
v0x14d715ee0_0 .net *"_ivl_17", 15 0, L_0x14d7291a0;  1 drivers
v0x14d715fa0_0 .net *"_ivl_5", 0 0, L_0x14d7289b0;  1 drivers
v0x14d716050_0 .net *"_ivl_6", 15 0, L_0x14d725f00;  1 drivers
v0x14d716140_0 .net *"_ivl_9", 15 0, L_0x14d728d60;  1 drivers
v0x14d7161f0_0 .net "addr_rt", 4 0, L_0x14d729380;  1 drivers
v0x14d7162a0_0 .var "b_flag", 0 0;
v0x14d716340_0 .net "funct", 5 0, L_0x14d728910;  1 drivers
v0x14d716450_0 .var "hi", 31 0;
v0x14d716500_0 .net "instructionword", 31 0, v0x14d721eb0_0;  alias, 1 drivers
v0x14d7165b0_0 .var "lo", 31 0;
v0x14d716660_0 .var "memaddroffset", 31 0;
v0x14d716710_0 .var "multresult", 63 0;
v0x14d7167c0_0 .net "op1", 31 0, L_0x14d7285d0;  alias, 1 drivers
v0x14d716870_0 .net "op2", 31 0, L_0x14d728780;  alias, 1 drivers
v0x14d716920_0 .net "opcode", 5 0, L_0x14d728870;  1 drivers
v0x14d716ab0_0 .var "result", 31 0;
v0x14d716b40_0 .net "shamt", 4 0, L_0x14d7292e0;  1 drivers
v0x14d716bf0_0 .net/s "sign_op1", 31 0, L_0x14d7285d0;  alias, 1 drivers
v0x14d716cb0_0 .net/s "sign_op2", 31 0, L_0x14d728780;  alias, 1 drivers
v0x14d716d40_0 .net "simmediatedata", 31 0, L_0x14d729100;  1 drivers
v0x14d716dd0_0 .net "simmediatedatas", 31 0, L_0x14d729100;  alias, 1 drivers
v0x14d716e60_0 .net "uimmediatedata", 31 0, L_0x14d729240;  1 drivers
v0x14d716ef0_0 .net "unsign_op1", 31 0, L_0x14d7285d0;  alias, 1 drivers
v0x14d716fc0_0 .net "unsign_op2", 31 0, L_0x14d728780;  alias, 1 drivers
v0x14d7170a0_0 .var "unsigned_result", 31 0;
E_0x14d715ce0/0 .event edge, v0x14d716920_0, v0x14d716340_0, v0x14d716870_0, v0x14d716b40_0;
E_0x14d715ce0/1 .event edge, v0x14d7167c0_0, v0x14d716710_0, v0x14d7161f0_0, v0x14d716d40_0;
E_0x14d715ce0/2 .event edge, v0x14d716e60_0, v0x14d7170a0_0;
E_0x14d715ce0 .event/or E_0x14d715ce0/0, E_0x14d715ce0/1, E_0x14d715ce0/2;
L_0x14d728870 .part v0x14d721eb0_0, 26, 6;
L_0x14d728910 .part v0x14d721eb0_0, 0, 6;
L_0x14d7289b0 .part v0x14d721eb0_0, 15, 1;
LS_0x14d725f00_0_0 .concat [ 1 1 1 1], L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0;
LS_0x14d725f00_0_4 .concat [ 1 1 1 1], L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0;
LS_0x14d725f00_0_8 .concat [ 1 1 1 1], L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0;
LS_0x14d725f00_0_12 .concat [ 1 1 1 1], L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0, L_0x14d7289b0;
L_0x14d725f00 .concat [ 4 4 4 4], LS_0x14d725f00_0_0, LS_0x14d725f00_0_4, LS_0x14d725f00_0_8, LS_0x14d725f00_0_12;
L_0x14d728d60 .part v0x14d721eb0_0, 0, 16;
L_0x14d729060 .concat [ 16 0 0 0], L_0x14d728d60;
L_0x14d729100 .concat [ 16 16 0 0], L_0x14d729060, L_0x14d725f00;
L_0x14d7291a0 .part v0x14d721eb0_0, 0, 16;
L_0x14d729240 .concat [ 16 16 0 0], L_0x14d7291a0, L_0x140040a78;
L_0x14d7292e0 .part v0x14d721eb0_0, 6, 5;
L_0x14d729380 .part v0x14d721eb0_0, 16, 5;
S_0x14d7171f0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x14d715640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x14d717440_0 .net "address", 31 0, v0x14d716660_0;  alias, 1 drivers
v0x14d717500_0 .net "datafromMem", 31 0, v0x14d721bb0_0;  alias, 1 drivers
v0x14d7175a0_0 .net "instr_word", 31 0, v0x14d721eb0_0;  alias, 1 drivers
v0x14d717670_0 .net "opcode", 5 0, L_0x14d729420;  1 drivers
v0x14d717710_0 .var "out_transformed", 31 0;
v0x14d717800_0 .net "whichbyte", 1 0, L_0x14d7294c0;  1 drivers
E_0x14d717410 .event edge, v0x14d717670_0, v0x14d717500_0, v0x14d717800_0, v0x14d716500_0;
L_0x14d729420 .part v0x14d721eb0_0, 26, 6;
L_0x14d7294c0 .part v0x14d716660_0, 0, 2;
S_0x14d7178f0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x14d715640;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14d717bc0_0 .net *"_ivl_1", 1 0, L_0x14d72a030;  1 drivers
L_0x140040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14d717c80_0 .net *"_ivl_5", 0 0, L_0x140040c70;  1 drivers
v0x14d717d30_0 .net "bytenum", 2 0, L_0x14d72a600;  1 drivers
v0x14d717df0_0 .net "dataword", 31 0, v0x14d721bb0_0;  alias, 1 drivers
v0x14d717eb0_0 .net "eff_addr", 31 0, v0x14d716660_0;  alias, 1 drivers
v0x14d717fc0_0 .net "opcode", 5 0, L_0x14d722b20;  alias, 1 drivers
v0x14d718050_0 .net "regbyte", 7 0, L_0x14d72a6e0;  1 drivers
v0x14d718100_0 .net "reghalfword", 15 0, L_0x14d72a7a0;  1 drivers
v0x14d7181b0_0 .net "regword", 31 0, L_0x14d7284b0;  alias, 1 drivers
v0x14d7182c0_0 .var "storedata", 31 0;
E_0x14d717b60/0 .event edge, v0x14d717fc0_0, v0x14d7181b0_0, v0x14d717d30_0, v0x14d718050_0;
E_0x14d717b60/1 .event edge, v0x14d717500_0, v0x14d718100_0;
E_0x14d717b60 .event/or E_0x14d717b60/0, E_0x14d717b60/1;
L_0x14d72a030 .part v0x14d716660_0, 0, 2;
L_0x14d72a600 .concat [ 2 1 0 0], L_0x14d72a030, L_0x140040c70;
L_0x14d72a6e0 .part L_0x14d7284b0, 0, 8;
L_0x14d72a7a0 .part L_0x14d7284b0, 0, 16;
S_0x14d7183f0 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x14d715640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14d718630_0 .net "clk", 0 0, v0x14d7218f0_0;  alias, 1 drivers
v0x14d7186c0_0 .var "data", 31 0;
v0x14d718750_0 .net "data_in", 31 0, v0x14d716450_0;  alias, 1 drivers
v0x14d718820_0 .net "data_out", 31 0, v0x14d7186c0_0;  alias, 1 drivers
v0x14d7188c0_0 .net "enable", 0 0, L_0x14d727f60;  alias, 1 drivers
v0x14d7189a0_0 .net "reset", 0 0, v0x14d722010_0;  alias, 1 drivers
S_0x14d718ac0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x14d715640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14d718d40_0 .net "clk", 0 0, v0x14d7218f0_0;  alias, 1 drivers
v0x14d718dd0_0 .var "data", 31 0;
v0x14d718e60_0 .net "data_in", 31 0, v0x14d7165b0_0;  alias, 1 drivers
v0x14d718f30_0 .net "data_out", 31 0, v0x14d718dd0_0;  alias, 1 drivers
v0x14d718fd0_0 .net "enable", 0 0, L_0x14d727f60;  alias, 1 drivers
v0x14d7190a0_0 .net "reset", 0 0, v0x14d722010_0;  alias, 1 drivers
S_0x14d7191b0 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x14d715640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14d728200 .functor BUFZ 32, L_0x14d727d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14d7284b0 .functor BUFZ 32, L_0x14d7282f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14d719e10_2 .array/port v0x14d719e10, 2;
L_0x14d728560 .functor BUFZ 32, v0x14d719e10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14d7194e0_0 .net *"_ivl_0", 31 0, L_0x14d727d90;  1 drivers
v0x14d7195a0_0 .net *"_ivl_10", 6 0, L_0x14d728390;  1 drivers
L_0x140040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14d719640_0 .net *"_ivl_13", 1 0, L_0x140040a30;  1 drivers
v0x14d7196e0_0 .net *"_ivl_2", 6 0, L_0x14d728120;  1 drivers
L_0x1400409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14d719790_0 .net *"_ivl_5", 1 0, L_0x1400409e8;  1 drivers
v0x14d719880_0 .net *"_ivl_8", 31 0, L_0x14d7282f0;  1 drivers
v0x14d719930_0 .net "r_clk", 0 0, v0x14d7218f0_0;  alias, 1 drivers
v0x14d719a00_0 .net "r_clk_enable", 0 0, v0x14d721a00_0;  alias, 1 drivers
v0x14d719a90_0 .net "read_data1", 31 0, L_0x14d728200;  alias, 1 drivers
v0x14d719ba0_0 .net "read_data2", 31 0, L_0x14d7284b0;  alias, 1 drivers
v0x14d719c50_0 .net "read_reg1", 4 0, L_0x14d727120;  alias, 1 drivers
v0x14d719ce0_0 .net "read_reg2", 4 0, L_0x14d726d20;  alias, 1 drivers
v0x14d719d70_0 .net "register_v0", 31 0, L_0x14d728560;  alias, 1 drivers
v0x14d719e10 .array "registers", 0 31, 31 0;
v0x14d71a1b0_0 .net "reset", 0 0, v0x14d722010_0;  alias, 1 drivers
v0x14d71a280_0 .net "write_control", 0 0, L_0x14d727740;  alias, 1 drivers
v0x14d71a320_0 .net "write_data", 31 0, L_0x14d727ec0;  alias, 1 drivers
v0x14d71a4b0_0 .net "write_reg", 4 0, L_0x14d727280;  alias, 1 drivers
L_0x14d727d90 .array/port v0x14d719e10, L_0x14d728120;
L_0x14d728120 .concat [ 5 2 0 0], L_0x14d727120, L_0x1400409e8;
L_0x14d7282f0 .array/port v0x14d719e10, L_0x14d728390;
L_0x14d728390 .concat [ 5 2 0 0], L_0x14d726d20, L_0x140040a30;
S_0x14d704610 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14d704780 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x14000b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14d722120_0 .net "in", 31 0, o0x14000b6d0;  0 drivers
v0x14d7221b0_0 .var "out", 31 0;
S_0x14d7048f0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x14000b790 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d722240_0 .net "clk", 0 0, o0x14000b790;  0 drivers
o0x14000b7c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14d7222d0_0 .net "data_address", 31 0, o0x14000b7c0;  0 drivers
o0x14000b7f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d722380_0 .net "data_read", 0 0, o0x14000b7f0;  0 drivers
v0x14d722430_0 .var "data_readdata", 31 0;
o0x14000b850 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d7224e0_0 .net "data_write", 0 0, o0x14000b850;  0 drivers
o0x14000b880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14d7225c0_0 .net "data_writedata", 31 0, o0x14000b880;  0 drivers
S_0x14d704af0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x14000b9d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d722700_0 .net "clk", 0 0, o0x14000b9d0;  0 drivers
v0x14d7227b0_0 .var "curr_addr", 31 0;
o0x14000ba30 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d722860_0 .net "enable", 0 0, o0x14000ba30;  0 drivers
o0x14000ba60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14d722910_0 .net "next_addr", 31 0, o0x14000ba60;  0 drivers
o0x14000ba90 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d7229c0_0 .net "reset", 0 0, o0x14000ba90;  0 drivers
E_0x14d7043f0 .event posedge, v0x14d722700_0;
    .scope S_0x14d7191b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14d719e10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14d7191b0;
T_1 ;
    %wait E_0x14d7041f0;
    %load/vec4 v0x14d71a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14d719a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14d71a280_0;
    %load/vec4 v0x14d71a4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14d71a320_0;
    %load/vec4 v0x14d71a4b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d719e10, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14d715a20;
T_2 ;
    %wait E_0x14d715ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %load/vec4 v0x14d716920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x14d716340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x14d716cb0_0;
    %ix/getv 4, v0x14d716b40_0;
    %shiftl 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x14d716cb0_0;
    %ix/getv 4, v0x14d716b40_0;
    %shiftr 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x14d716cb0_0;
    %ix/getv 4, v0x14d716b40_0;
    %shiftr/s 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x14d716cb0_0;
    %load/vec4 v0x14d716ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x14d716cb0_0;
    %load/vec4 v0x14d716ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x14d716cb0_0;
    %load/vec4 v0x14d716ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x14d716bf0_0;
    %pad/s 64;
    %load/vec4 v0x14d716cb0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14d716710_0, 0, 64;
    %load/vec4 v0x14d716710_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14d716450_0, 0, 32;
    %load/vec4 v0x14d716710_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14d7165b0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x14d716ef0_0;
    %pad/u 64;
    %load/vec4 v0x14d716fc0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14d716710_0, 0, 64;
    %load/vec4 v0x14d716710_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14d716450_0, 0, 32;
    %load/vec4 v0x14d716710_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14d7165b0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716cb0_0;
    %mod/s;
    %store/vec4 v0x14d716450_0, 0, 32;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716cb0_0;
    %div/s;
    %store/vec4 v0x14d7165b0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %mod;
    %store/vec4 v0x14d716450_0, 0, 32;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %div;
    %store/vec4 v0x14d7165b0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x14d7167c0_0;
    %store/vec4 v0x14d716450_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x14d7167c0_0;
    %store/vec4 v0x14d7165b0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716cb0_0;
    %add;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %add;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %sub;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %and;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %or;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %xor;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %or;
    %inv;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716cb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716fc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x14d7161f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x14d716bf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x14d716bf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x14d716bf0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x14d716bf0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716cb0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716870_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x14d716bf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x14d716bf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7162a0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716dd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716e60_0;
    %and;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716e60_0;
    %or;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x14d716ef0_0;
    %load/vec4 v0x14d716e60_0;
    %xor;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x14d716e60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14d7170a0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x14d716bf0_0;
    %load/vec4 v0x14d716d40_0;
    %add;
    %store/vec4 v0x14d716660_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14d7170a0_0;
    %store/vec4 v0x14d716ab0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14d7171f0;
T_3 ;
    %wait E_0x14d717410;
    %load/vec4 v0x14d717670_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x14d717800_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x14d717800_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14d717500_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14d717800_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14d717500_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x14d717500_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14d717500_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14d717800_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14d717500_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14d717500_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14d7175a0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14d717710_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14d718ac0;
T_4 ;
    %wait E_0x14d7041f0;
    %load/vec4 v0x14d7190a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14d718dd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14d718fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14d718e60_0;
    %assign/vec4 v0x14d718dd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14d7183f0;
T_5 ;
    %wait E_0x14d7041f0;
    %load/vec4 v0x14d7189a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14d7186c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14d7188c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14d718750_0;
    %assign/vec4 v0x14d7186c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14d7178f0;
T_6 ;
    %wait E_0x14d717b60;
    %load/vec4 v0x14d717fc0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14d7181b0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d7182c0_0, 4, 8;
    %load/vec4 v0x14d7181b0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d7182c0_0, 4, 8;
    %load/vec4 v0x14d7181b0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d7182c0_0, 4, 8;
    %load/vec4 v0x14d7181b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d7182c0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14d717fc0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14d717d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14d718050_0;
    %load/vec4 v0x14d717df0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d7182c0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14d717df0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14d718050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d717df0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14d7182c0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14d717df0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14d718050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d717df0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d7182c0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14d717df0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14d718050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d7182c0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14d717fc0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14d717d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14d718100_0;
    %load/vec4 v0x14d717df0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d7182c0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14d717df0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14d718100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d7182c0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14d715640;
T_7 ;
    %wait E_0x14d7159d0;
    %load/vec4 v0x14d720410_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14d7204b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14d71fda0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14d71fa20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14d71f620_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14d715640;
T_8 ;
    %wait E_0x14d715210;
    %load/vec4 v0x14d71f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14d71f980_0;
    %load/vec4 v0x14d71f350_0;
    %add;
    %store/vec4 v0x14d720870_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14d71ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14d71f980_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14d71fe40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14d720870_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14d71ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14d720a60_0;
    %store/vec4 v0x14d720870_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14d71f590_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14d720870_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14d715640;
T_9 ;
    %wait E_0x14d7041f0;
    %load/vec4 v0x14d71f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14d721140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14d71f590_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14d71f980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d71f500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d721540_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14d71f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14d721540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d721540_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14d721540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d721540_0, 0;
    %load/vec4 v0x14d71f980_0;
    %assign/vec4 v0x14d71f590_0, 0;
    %load/vec4 v0x14d720870_0;
    %assign/vec4 v0x14d71f980_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x14d71f980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d71f500_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14d715640;
T_10 ;
    %wait E_0x14d7041f0;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x14d721140_0, v0x14d71f470_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x14d71fe40_0, v0x14d71ef90_0, v0x14d720dd0_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x14d720b20_0, v0x14d720ca0_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x14d720a60_0, v0x14d720bd0_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x14d720e70_0, v0x14d7211d0_0, v0x14d720fe0_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x14d7207d0_0, v0x14d721350_0, v0x14d721280_0, v0x14d720190_0, v0x14d71fb70_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x14d71f590_0, v0x14d721540_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata=%h", v0x14d71f8e0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x14d7044a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7218f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14d7218f0_0;
    %inv;
    %store/vec4 v0x14d7218f0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x14d7044a0;
T_12 ;
    %fork t_1, S_0x14d704d50;
    %jmp t_0;
    .scope S_0x14d704d50;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d722010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d721a00_0, 0, 1;
    %wait E_0x14d7041f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d722010_0, 0, 1;
    %wait E_0x14d7041f0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14d715020_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14d721bb0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14d715270_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14d715320_0, 0, 5;
    %load/vec4 v0x14d715020_0;
    %store/vec4 v0x14d7153d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14d7150d0_0, 0, 16;
    %load/vec4 v0x14d715270_0;
    %load/vec4 v0x14d715320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d7153d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d7150d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d715180_0, 0, 32;
    %load/vec4 v0x14d715180_0;
    %store/vec4 v0x14d721eb0_0, 0, 32;
    %load/vec4 v0x14d721bb0_0;
    %load/vec4 v0x14d715020_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14d721bb0_0, 0, 32;
    %wait E_0x14d7041f0;
    %wait E_0x14d7041f0;
    %delay 2, 0;
    %load/vec4 v0x14d721c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x14d721b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x14d715020_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14d715020_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14d715020_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14d715270_0, 0, 6;
    %load/vec4 v0x14d715020_0;
    %store/vec4 v0x14d715320_0, 0, 5;
    %load/vec4 v0x14d715020_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14d7153d0_0, 0, 5;
    %load/vec4 v0x14d715020_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x14d7150d0_0, 0, 16;
    %load/vec4 v0x14d715270_0;
    %load/vec4 v0x14d715320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d7153d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d7150d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d715180_0, 0, 32;
    %load/vec4 v0x14d715180_0;
    %store/vec4 v0x14d721eb0_0, 0, 32;
    %wait E_0x14d7041f0;
    %wait E_0x14d7041f0;
    %delay 2, 0;
    %load/vec4 v0x14d715020_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14d715020_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14d715020_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14d715480_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14d715270_0, 0, 6;
    %load/vec4 v0x14d715020_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14d715320_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14d7153d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14d7150d0_0, 0, 16;
    %load/vec4 v0x14d715270_0;
    %load/vec4 v0x14d715320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d7153d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14d7150d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d715180_0, 0, 32;
    %load/vec4 v0x14d715180_0;
    %store/vec4 v0x14d721eb0_0, 0, 32;
    %wait E_0x14d7041f0;
    %delay 2, 0;
    %load/vec4 v0x14d715020_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x14d715590_0, 0, 16;
    %load/vec4 v0x14d715590_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x14d715590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14d704ec0_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x14d704ec0_0 {0 0 0};
    %load/vec4 v0x14d715480_0;
    %load/vec4 v0x14d715020_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14d715480_0, 0, 32;
    %load/vec4 v0x14d715480_0;
    %load/vec4 v0x14d704ec0_0;
    %add;
    %store/vec4 v0x14d714f80_0, 0, 32;
    %load/vec4 v0x14d721f40_0;
    %load/vec4 v0x14d714f80_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x14d714f80_0, v0x14d721f40_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x14d715020_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14d715020_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14d7044a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x14d704af0;
T_13 ;
    %wait E_0x14d7043f0;
    %load/vec4 v0x14d7229c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14d7227b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14d722860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14d722910_0;
    %assign/vec4 v0x14d7227b0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
