
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116546                       # Number of seconds simulated
sim_ticks                                116545666412                       # Number of ticks simulated
final_tick                               1171376284491                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89652                       # Simulator instruction rate (inst/s)
host_op_rate                                   113246                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3171297                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907560                       # Number of bytes of host memory used
host_seconds                                 36750.15                       # Real time elapsed on the host
sim_insts                                  3294706983                       # Number of instructions simulated
sim_ops                                    4161812543                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2134144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2250752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4968448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1375232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1375232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17584                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38816                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10744                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10744                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4966431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18311655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19312190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42630912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10983                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11799941                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11799941                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11799941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4966431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18311655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19312190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54430853                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139910765                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23416844                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18997549                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1998513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9667772                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9018132                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522699                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92318                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102358267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128037500                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23416844                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11540831                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28201796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6511152                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2633146                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11955635                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137680313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109478517     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986192      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3646038      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3291815      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2102616      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716127      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          996920      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039090      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13422998      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137680313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167370                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915137                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101313408                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3995558                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27836441                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        48017                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4486881                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4048606                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155017572                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4486881                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102131494                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1072016                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1759809                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27048463                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181642                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153312557                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225490                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       510278                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216826220                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713963709                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713963709                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45121651                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33813                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4243969                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14567195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82335                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608469                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150436352                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139774885                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156273                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26379612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57999218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137680313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015213                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560550                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79132807     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24098949     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12665245      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7320860      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8107211      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3013565      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667586      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512039      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162051      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137680313                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         558853     68.61%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117743     14.46%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137948     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117711007     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978157      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12895445      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173370      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139774885                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999029                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814544                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418200900                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176849985                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136712445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140589429                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270232                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3373760                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119500                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4486881                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         692469                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107240                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150470165                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14567195                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         92928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1114606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1121080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235686                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137470237                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12385906                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2304648                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19558942                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563352                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173036                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982557                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136838113                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136712445                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79794796                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224132170                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977140                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356017                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27341146                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023651                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133193432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82545917     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23464544     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655044      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3958592      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4886159      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1706118      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1207838      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997006      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772214      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133193432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772214                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280891780                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305428205                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2230452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.399108                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.399108                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.714741                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.714741                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618981497                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191365695                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144382030                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139910765                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22483372                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18533743                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1868493                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8679709                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8376922                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2356614                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84438                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    100970839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124073839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22483372                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10733536                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26354298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6036213                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5672726                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11702538                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1522028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137137611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110783313     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2699890      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2310577      1.68%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2307044      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2184727      1.59%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1068477      0.78%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          743094      0.54%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1918267      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13122222      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137137611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160698                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886807                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        99866269                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7013183                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26015998                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       108670                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4133488                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3605995                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149724241                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49531                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4133488                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       100368509                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4636213                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1249753                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25609380                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1140265                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148328903                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          355                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        405911                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       597621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3789                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    207587106                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    691272425                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    691272425                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163203267                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44383818                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31525                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15982                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3727459                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14726633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7648403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       301370                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1682429                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144548383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134783821                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       102527                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24387847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     55924130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137137611                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.982836                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582647                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81615093     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22951686     16.74%     76.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11543202      8.42%     84.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7555920      5.51%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6701460      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2621789      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2969469      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1085564      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        93428      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137137611                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         949365     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        154500     12.17%     86.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       166062     13.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111346683     82.61%     82.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1943023      1.44%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15543      0.01%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13877763     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7600809      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134783821                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963356                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1269927                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009422                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    408077703                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168968413                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130808372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136053748                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       188842                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2886540                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          743                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       142992                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4133488                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3953926                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       268899                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144579909                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1178297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14726633                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7648403                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15982                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        219596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          672                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1103519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1057176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2160695                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132494912                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13645245                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2288905                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21244798                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18688320                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7599553                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.946996                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130814038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130808372                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78896305                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214286099                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.934941                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368182                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96988834                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118736827                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25852463                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1889678                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133004123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.892730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85388572     64.20%     64.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21833305     16.42%     80.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10471128      7.87%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4668505      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3660853      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1483592      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1517319      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1056327      0.79%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2924522      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133004123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96988834                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118736827                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19345501                       # Number of memory references committed
system.switch_cpus1.commit.loads             11840090                       # Number of loads committed
system.switch_cpus1.commit.membars              15544                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17045411                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106830784                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2341069                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2924522                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           274668891                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293312404                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2773154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96988834                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118736827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96988834                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.442545                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.442545                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693219                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693219                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598580084                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180515141                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141263955                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31088                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139910765                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23102713                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18726148                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2002356                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9253529                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8865876                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2468865                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88834                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    100718043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127177955                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23102713                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11334741                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27787843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6515160                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3106012                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11755373                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1616769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    136080187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.555587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       108292344     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2610106      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1994867      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4890316      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1104795      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1579884      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1192747      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          751356      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13663772     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    136080187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165125                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.908993                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        99539579                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4644522                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27358656                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110166                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4427259                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3983402                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41040                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153453663                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        74802                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4427259                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       100383303                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1290597                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1919827                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26615828                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1443368                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151871278                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        20005                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        266353                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       593922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       158782                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    213344576                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    707360355                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    707360355                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168264789                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45079787                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36887                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20588                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4910413                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14678879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7148041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120228                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1583983                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149168628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36876                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138481492                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187603                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27347864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59362302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    136080187                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017646                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564865                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78082922     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24370617     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11385310      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8352496      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7422978      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2949543      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2917557      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       452314      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       146450      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    136080187                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         556165     68.58%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114677     14.14%     82.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       140097     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116228320     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2081626      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16299      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13076270      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7078977      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138481492                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.989784                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             810939                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    414041713                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    176553782                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134995278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139292431                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       339600                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3604810                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       222235                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4427259                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         792749                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90210                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149205504                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14678879                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7148041                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20576                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         78525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1087251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2232648                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135988489                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12566579                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2493003                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19643740                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19312981                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7077161                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.971966                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135172712                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134995278                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80983569                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224375147                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964867                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360929                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98576176                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121060951                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28146040                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2005579                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    131652928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919546                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692893                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     81999575     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23233715     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10236458      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5362653      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4275421      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1535939      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1306764      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       974826      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2727577      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    131652928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98576176                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121060951                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17999875                       # Number of memory references committed
system.switch_cpus2.commit.loads             11074069                       # Number of loads committed
system.switch_cpus2.commit.membars              16300                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17394202                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109080233                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2464614                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2727577                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278132342                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          302841486                       # The number of ROB writes
system.switch_cpus2.timesIdled                  69343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3830578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98576176                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121060951                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98576176                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.419316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.419316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704565                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704565                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       613187051                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188035272                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143516932                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32600                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370961                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.103945                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.761834                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.701916                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2125.083970                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.452281                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207528                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760396                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34324                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34324                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34324                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34324                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34324                       # number of overall hits
system.l20.overall_hits::total                  34324                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3435554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1285901317                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1289336871                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3435554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1285901317                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1289336871                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3435554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1285901317                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1289336871                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38846                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38860                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38846                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38860                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38846                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38860                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116408                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116727                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116408                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116727                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116408                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116727                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284365.616320                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284245.341931                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284365.616320                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284245.341931                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284365.616320                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284245.341931                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2568945                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1005874332                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1008443277                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2568945                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1005874332                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1008443277                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2568945                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1005874332                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1008443277                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116727                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116727                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116727                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183496.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222440.144184                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222319.946429                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183496.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222440.144184                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222319.946429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183496.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222440.144184                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222319.946429                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16683                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673051                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26923                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.999109                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           14.349669                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.098062                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5818.047347                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4403.504921                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001401                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000400                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.568169                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.430030                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        77873                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  77873                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17367                       # number of Writeback hits
system.l21.Writeback_hits::total                17367                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        77873                       # number of demand (read+write) hits
system.l21.demand_hits::total                   77873                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        77873                       # number of overall hits
system.l21.overall_hits::total                  77873                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16673                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16683                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16673                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16683                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16673                       # number of overall misses
system.l21.overall_misses::total                16683                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2744864                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4770692575                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4773437439                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2744864                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4770692575                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4773437439                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2744864                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4770692575                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4773437439                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        94546                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              94556                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17367                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17367                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        94546                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               94556                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        94546                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              94556                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176348                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176435                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176348                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176435                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176348                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176435                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 274486.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 286132.824027                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 286125.843014                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 274486.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 286132.824027                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 286125.843014                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 274486.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 286132.824027                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 286125.843014                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4132                       # number of writebacks
system.l21.writebacks::total                     4132                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16673                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16683                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16673                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16683                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16673                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16683                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2125348                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3738394397                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3740519745                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2125348                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3738394397                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3740519745                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2125348                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3738394397                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3740519745                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176348                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176435                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176348                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176435                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176348                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176435                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212534.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224218.460805                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 224211.457472                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 212534.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 224218.460805                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 224211.457472                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 212534.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 224218.460805                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 224211.457472                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17597                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          763692                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29885                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.554358                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          404.591137                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.573829                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3855.574590                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.241314                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8018.019129                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032926                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000779                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.313767                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.652508                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54599                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54599                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20306                       # number of Writeback hits
system.l22.Writeback_hits::total                20306                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54599                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54599                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54599                       # number of overall hits
system.l22.overall_hits::total                  54599                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17584                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17597                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17584                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17597                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17584                       # number of overall misses
system.l22.overall_misses::total                17597                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3356312                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4875413808                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4878770120                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3356312                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4875413808                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4878770120                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3356312                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4875413808                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4878770120                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        72183                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              72196                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20306                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20306                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        72183                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               72196                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        72183                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              72196                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.243603                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243739                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.243603                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243739                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.243603                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243739                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 258177.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277264.206551                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277250.106268                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 258177.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277264.206551                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277250.106268                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 258177.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277264.206551                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277250.106268                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3365                       # number of writebacks
system.l22.writebacks::total                     3365                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17584                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17597                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17584                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17597                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17584                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17597                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2550910                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3786467400                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3789018310                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2550910                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3786467400                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3789018310                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2550910                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3786467400                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3789018310                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.243603                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243739                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.243603                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243739                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.243603                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243739                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 196223.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215335.953139                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215321.833835                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 196223.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215335.953139                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215321.833835                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 196223.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215335.953139                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215321.833835                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996532                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011963268                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185665.805616                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996532                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11955619                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11955619                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11955619                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11955619                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11955619                       # number of overall hits
system.cpu0.icache.overall_hits::total       11955619                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4127096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4127096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4127096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4127096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4127096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4127096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11955635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11955635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11955635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11955635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11955635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11955635                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257943.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257943.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257943.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3551754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3551754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3551754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253696.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168056739                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.906475                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9314862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9314862                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16372639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16372639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16372639                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16372639                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117622                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117622                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117622                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117622                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117622                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13911479420                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13911479420                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13911479420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13911479420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13911479420                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13911479420                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9432484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9432484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16490261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16490261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16490261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16490261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012470                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118272.767169                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118272.767169                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118272.767169                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118272.767169                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118272.767169                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118272.767169                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78776                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78776                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78776                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3555675605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3555675605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3555675605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3555675605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3555675605                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3555675605                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91532.605802                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91532.605802                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91532.605802                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91532.605802                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91532.605802                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91532.605802                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.851960                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008739090                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834071.072727                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.851960                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015788                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881173                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11702527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11702527                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11702527                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11702527                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11702527                       # number of overall hits
system.cpu1.icache.overall_hits::total       11702527                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3095352                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3095352                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3095352                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3095352                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3095352                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3095352                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11702538                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11702538                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11702538                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11702538                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11702538                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11702538                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 281395.636364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 281395.636364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 281395.636364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 281395.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 281395.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 281395.636364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2827864                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2827864                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2827864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2827864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2827864                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2827864                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 282786.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 282786.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94546                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190142616                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94802                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2005.681484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.872465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.127535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917471                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082529                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10591500                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10591500                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7474135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7474135                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15845                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15544                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18065635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18065635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18065635                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18065635                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       397461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       397461                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       397551                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        397551                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       397551                       # number of overall misses
system.cpu1.dcache.overall_misses::total       397551                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44056544644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44056544644                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     12970487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12970487                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44069515131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44069515131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44069515131                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44069515131                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10988961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10988961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7474225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7474225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18463186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18463186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18463186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18463186                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036169                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036169                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021532                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021532                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021532                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021532                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110844.949930                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110844.949930                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 144116.522222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 144116.522222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110852.482149                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110852.482149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110852.482149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110852.482149                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17367                       # number of writebacks
system.cpu1.dcache.writebacks::total            17367                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       302915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       302915                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       303005                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       303005                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       303005                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       303005                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94546                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94546                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94546                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94546                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10120809967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10120809967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10120809967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10120809967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10120809967                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10120809967                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107046.410922                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107046.410922                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 107046.410922                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107046.410922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 107046.410922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107046.410922                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996125                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013876040                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044104.919355                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996125                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11755355                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11755355                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11755355                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11755355                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11755355                       # number of overall hits
system.cpu2.icache.overall_hits::total       11755355                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4574110                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4574110                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4574110                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4574110                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4574110                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4574110                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11755373                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11755373                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11755373                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11755373                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11755373                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11755373                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 254117.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 254117.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 254117.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 254117.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 254117.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 254117.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3464212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3464212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3464212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3464212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3464212                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3464212                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 266477.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 266477.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 266477.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 266477.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 266477.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 266477.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72183                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179675018                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72439                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2480.363036                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.439218                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.560782                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900153                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099847                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9462657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9462657                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6893207                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6893207                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20411                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20411                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16300                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16300                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16355864                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16355864                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16355864                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16355864                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       173930                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       173930                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       173930                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        173930                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       173930                       # number of overall misses
system.cpu2.dcache.overall_misses::total       173930                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22722300409                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22722300409                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22722300409                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22722300409                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22722300409                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22722300409                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9636587                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9636587                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6893207                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6893207                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16300                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16300                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16529794                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16529794                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16529794                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16529794                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018049                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018049                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010522                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010522                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010522                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010522                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 130640.489904                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 130640.489904                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 130640.489904                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130640.489904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 130640.489904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130640.489904                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20306                       # number of writebacks
system.cpu2.dcache.writebacks::total            20306                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101747                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101747                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101747                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101747                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101747                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101747                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72183                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72183                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72183                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72183                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72183                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72183                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8592758705                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8592758705                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8592758705                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8592758705                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8592758705                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8592758705                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007491                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007491                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004367                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004367                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004367                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004367                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119041.307579                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 119041.307579                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 119041.307579                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119041.307579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 119041.307579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119041.307579                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
