// Seed: 2769812425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  assign #id_6 id_1 = id_5;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd8,
    parameter id_1 = 32'd76
) (
    inout supply1 _id_0,
    output uwire _id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4
    , id_6
);
  struct packed {
    logic [1 : id_1] id_7;
    logic [~  id_0 : -1] id_8;
  } [-1 : 1]
      id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_6,
      id_13,
      id_15,
      id_18
  );
endmodule
