// Seed: 3008411012
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_2.id_0 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd50
) (
    output logic id_0,
    input  wand  _id_1,
    input  wor   id_2,
    output logic id_3
);
  logic id_5;
  ;
  logic [-1  +  1  -  1 : id_1] id_6;
  ;
  always begin : LABEL_0
    id_0 = !id_6;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  always id_3 = "";
endmodule
module module_2 (
    output tri  id_0,
    input  tri1 id_1
);
  parameter id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_4 = id_1;
endmodule
