$date
	Fri Aug 27 11:06:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_test $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 1 " Q $end
$var wire 1 ! Q_bar $end
$var wire 1 % Q_bar_int $end
$var wire 1 & Q_int $end
$var wire 1 # R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
1#
0"
0!
$end
#10
1!
1%
0$
#20
0!
0%
1$
#30
1"
1&
0#
#40
0"
0&
1#
#50
