Release 13.3 Map O.76xd (nt)
Xilinx Map Application Log File for Design 'top_cpu'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_cpu_map.ncd top_cpu.ngd top_cpu.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Sep 06 23:14:54 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 
FATAL_ERROR:Portability:PortDynamicLib.c:408:1.33 - dll open of library
   <D:/Xilinx/13.3/ISE_DS/ISE/lib/nt/libHmetis.dll> failed due to ¾Ü¾ø·ÃÎÊ¡£  . 
    Process will terminate. For technical support on this issue, please open a
   WebCase with this project attached at http://www.xilinx.com/support.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
