DEFINE_QNODE ( qhs_snoc_cfg , SM6350_SLAVE_SNOC_CFG , 1 , 4 , SM6350_MASTER_SNOC_CFG ) ; DEFINE_QNODE ( qhs_tcsr , SM6350_SLAVE_TCSR , 1 , 4 ) ; DEFINE_QNODE ( qhs_ufs_mem_cfg , SM6350_SLAVE_UFS_MEM_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_usb3_0 , SM6350_SLAVE_USB3 , 1 , 4 ) ; DEFINE_QNODE ( qhs_venus_cfg , SM6350_SLAVE_VENUS_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_venus_throttle_cfg , SM6350_SLAVE_VENUS_THROTTLE_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_vsense_ctrl_cfg , SM6350_SLAVE_VSENSE_CTRL_CFG , 1 , 4 ) ; DEFINE_QNODE ( srvc_cnoc , SM6350_SLAVE_SERVICE_CNOC , 1 , 4 ) ; DEFINE_QNODE ( qhs_gemnoc , SM6350_SLAVE_GEM_NOC_CFG , 1 , 4 , SM6350_MASTER_GEM_NOC_CFG ) ; DEFINE_QNODE ( qhs_mcdma_ms_mpu_cfg , SM6350_SLAVE_MCDMA_MS_MPU_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_mdsp_ms_mpu_cfg , SM6350_SLAVE_MSS_PROC_MS_MPU_CFG , 1 , 4 ) ; DEFINE_QNODE ( qns_gem_noc_snoc , SM6350_SLAVE_GEM_NOC_SNOC , 1 , 8 , SM6350_MASTER_GEM_NOC_SNOC ) ; DEFINE_QNODE ( qns_llcc , SM6350_SLAVE_LLCC , 1 , 16 , SM6350_MASTER_LLCC ) ; DEFINE_QNODE ( srvc_gemnoc , SM6350_SLAVE_SERVICE_GEM_NOC , 1 , 4 ) ; DEFINE_QNODE ( ebi , SM6350_SLAVE_EBI_CH0 , 2 , 4 ) ; DEFINE_QNODE ( qns_mem_noc_hf , SM6350_SLAVE_MNOC_HF_MEM_NOC , 1 , 32 , SM6350_MASTER_MNOC_HF_MEM_NOC ) ; DEFINE_QNODE ( qns_mem_noc_sf , SM6350_SLAVE_MNOC_SF_MEM_NOC , 1 , 32 , SM6350_MASTER_MNOC_SF_MEM_NOC ) ; DEFINE_QNODE ( srvc_mnoc , SM6350_SLAVE_SERVICE_MNOC , 1 , 4 ) ; DEFINE_QNODE ( qhs_cal_dp0 , SM6350_SLAVE_NPU_CAL_DP0 , 1 , 4 ) ; DEFINE_QNODE ( qhs_cp , SM6350_SLAVE_NPU_CP , 1 , 4 ) ; DEFINE_QNODE ( qhs_dma_bwmon , SM6350_SLAVE_NPU_INT_DMA_BWMON_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_dpm , SM6350_SLAVE_NPU_DPM , 1 , 4 ) ; DEFINE_QNODE ( qhs_isense , SM6350_SLAVE_ISENSE_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_llm , SM6350_SLAVE_NPU_LLM_CFG , 1 , 4 ) ; DEFINE_QNODE ( qhs_tcm , SM6350_SLAVE_NPU_TCM , 1 , 4 ) ; DEFINE_QNODE ( qns_npu_sys , SM6350_SLAVE_NPU_COMPUTE_NOC , 2 , 32 ) ; DEFINE_QNODE ( srvc_noc , SM6350_SLAVE_SERVICE_NPU_NOC , 1 , 4 ) ; DEFINE_QNODE ( qhs_apss , SM6350_SLAVE_APPSS , 1 , 8 ) ; DEFINE_QNODE ( qns_cnoc , SM6350_SNOC_CNOC_SLV , 1 , 8 , SM6350_SNOC_CNOC_MAS ) ; DEFINE_QNODE ( qns_gemnoc_gc , SM6350_SLAVE_SNOC_GEM_NOC_GC , 1 , 8 , SM6350_MASTER_SNOC_GC_MEM_NOC ) ; DEFINE_QNODE ( qns_gemnoc_sf , SM6350_SLAVE_SNOC_GEM_NOC_SF , 1 , 16 , SM6350_MASTER_SNOC_SF_MEM_NOC ) ; DEFINE_QNODE ( qxs_imem , SM6350_SLAVE_OCIMEM , 1 , 8 ) ; DEFINE_QNODE ( qxs_pimem , SM6350_SLAVE_PIMEM , 1 , 8 ) ; DEFINE_QNODE ( srvc_snoc , SM6350_SLAVE_SERVICE_SNOC , 1 , 4 ) ; DEFINE_QNODE ( xs_qdss_stm , SM6350_SLAVE_QDSS_STM , 1 , 4 ) ; DEFINE_QNODE ( xs_sys_tcu_cfg , SM6350_SLAVE_TCU , 1 , 8 ) ; DEFINE_QBCM ( bcm_acv , "ACV" , false , & ebi ) ; DEFINE_QBCM ( bcm_ce0 , "CE0" , false , & qxm_crypto ) ; DEFINE_QBCM ( bcm_cn0 , "CN0" , true , & qnm_snoc , & xm_qdss_dap , & qhs_a1_noc_cfg , & qhs_a2_noc_cfg , & qhs_ahb2phy0 , & qhs_aoss , & qhs_boot_rom , & qhs_camera_cfg , & qhs_camera_nrt_thrott_cfg , & qhs_camera_rt_throttle_cfg , & qhs_clk_ctl , & qhs_cpr_cx , & qhs_cpr_mx , & qhs_crypto0_cfg , & qhs_dcc_cfg , & qhs_ddrss_cfg , & qhs_display_cfg , & qhs_display_throttle_cfg , & qhs_glm , & qhs_gpuss_cfg , & qhs_imem_cfg , & qhs_ipa , & qhs_mnoc_cfg , & qhs_mss_cfg , & qhs_npu_cfg , & qhs_pimem_cfg , & qhs_prng , & qhs_qdss_cfg , & qhs_qm_cfg , & qhs_qm_mpu_cfg , & qhs_qup0 , & qhs_qup1 , & qhs_security , & qhs_snoc_cfg , & qhs_tcsr , & qhs_ufs_mem_cfg , & qhs_usb3_0 , & qhs_venus_cfg , & qhs_venus_throttle_cfg , & qhs_vsense_ctrl_cfg , & srvc_cnoc ) ; DEFINE_QBCM ( bcm_cn1 , "CN1" , false , & xm_emmc , & xm_sdc2 , & qhs_ahb2phy2 , & qhs_emmc_cfg , & qhs_pdm , & qhs_sdc2 ) ; DEFINE_QBCM ( bcm_co0 , "CO0" , false , & qns_cdsp_gemnoc ) ; DEFINE_QBCM ( bcm_co2 , "CO2" , false , & qnm_npu ) ; DEFINE_QBCM ( bcm_co3 , "CO3" , false , & qxm_npu_dsp ) ; DEFINE_QBCM ( bcm_mc0 , "MC0" , true , & ebi ) ; DEFINE_QBCM ( bcm_mm0 , "MM0" , true , & qns_mem_noc_hf ) ; DEFINE_QBCM ( bcm_mm1 , "MM1" , true , & qxm_camnoc_hf0_uncomp , & qxm_camnoc_icp_uncomp , & qxm_camnoc_sf_uncomp , & qxm_camnoc_hf , & qxm_mdp0 ) ; DEFINE_QBCM ( bcm_mm2 , "MM2" , false , & qns_mem_noc_sf ) ; DEFINE_QBCM ( bcm_mm3 , "MM3" , false , & qhm_mnoc_cfg , & qnm_video0 , & qnm_video_cvp , & qxm_camnoc_sf ) ; DEFINE_QBCM ( bcm_qup0 , "QUP0" , false , & qup0_core_master , & qup1_core_master , & qup0_core_slave , & qup1_core_slave ) ; DEFINE_QBCM ( bcm_sh0 , "SH0" , true , & qns_llcc ) ; DEFINE_QBCM ( bcm_sh2 , "SH2" , false , & acm_sys_tcu ) ; DEFINE_QBCM ( bcm_sh3 , "SH3" , false , & qnm_cmpnoc ) ; DEFINE_QBCM ( bcm_sh4 , "SH4" , false , & acm_apps ) ; DEFINE_QBCM ( bcm_sn0 , "SN0" , true , & qns_gemnoc_sf ) ; DEFINE_QBCM ( bcm_sn1 , "SN1" , false , & qxs_imem ) ; DEFINE_QBCM ( bcm_sn2 , "SN2" , false , & qns_gemnoc_gc ) ; DEFINE_QBCM ( bcm_sn3 , "SN3" , false , & qxs_pimem ) ; DEFINE_QBCM ( bcm_sn4 , "SN4" , false , & xs_qdss_stm ) ; DEFINE_QBCM ( bcm_sn5 , "SN5" , false , & qnm_aggre1_noc ) ; DEFINE_QBCM ( bcm_sn6 , "SN6" , false , & qnm_aggre2_noc ) ; DEFINE_QBCM ( bcm_sn10 , "SN10" , false , & qnm_gemnoc ) ; static struct qcom_icc_bcm * const aggre1_noc_bcms [ ] { & bcm_cn1 } ; ; 