{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:07:48 2011 " "Info: Processing started: Wed Dec 21 17:07:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ADC_BUSY " "Info: Assuming node \"ADC_BUSY\" is an undefined clock" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2088 -480 -312 -2072 "ADC_BUSY" "" } { -2096 -312 -160 -2080 "ADC_BUSY" "" } { 312 0 128 328 "ADC_BUSY" "" } { -1736 48 200 -1720 "ADC_BUSY" "" } { -584 24 152 -568 "ADC_BUSY" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_BUSY" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SPI:inst13\|SCLK " "Info: Detected ripple clock \"SPI:inst13\|SCLK\" as buffer" {  } { { "SPI.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/SPI.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI:inst13\|SCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC_BUSY " "Info: No valid register-to-register data paths exist for clock \"ADC_BUSY\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] ADC_D\[3\] ADC_BUSY -0.849 ns register " "Info: tsu for register \"FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ADC_D\[3\]\", clock pin = \"ADC_BUSY\") is -0.849 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.547 ns + Longest pin register " "Info: + Longest pin to register delay is 4.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ADC_D\[3\] 1 PIN PIN_L4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L4; Fanout = 1; PIN Node = 'ADC_D\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_D[3] } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.664 ns) + CELL(0.175 ns) 4.547 ns FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LC_X6_Y13_N1 2 " "Info: 2: + IC(3.664 ns) + CELL(0.175 ns) = 4.547 ns; Loc. = LC_X6_Y13_N1; Fanout = 2; REG Node = 'FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { ADC_D[3] FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 19.42 % ) " "Info: Total cell delay = 0.883 ns ( 19.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.664 ns ( 80.58 % ) " "Info: Total interconnect delay = 3.664 ns ( 80.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { ADC_D[3] FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { ADC_D[3] {} ADC_D[3]~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.664ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADC_BUSY destination 5.604 ns - Shortest register " "Info: - Shortest clock path from clock \"ADC_BUSY\" to destination register is 5.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ADC_BUSY 1 CLK PIN_G1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G1; Fanout = 25; CLK Node = 'ADC_BUSY'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_BUSY } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2088 -480 -312 -2072 "ADC_BUSY" "" } { -2096 -312 -160 -2080 "ADC_BUSY" "" } { 312 0 128 328 "ADC_BUSY" "" } { -1736 48 200 -1720 "ADC_BUSY" "" } { -584 24 152 -568 "ADC_BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.574 ns) 5.604 ns FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LC_X6_Y13_N1 2 " "Info: 2: + IC(4.322 ns) + CELL(0.574 ns) = 5.604 ns; Loc. = LC_X6_Y13_N1; Fanout = 2; REG Node = 'FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.896 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 22.88 % ) " "Info: Total cell delay = 1.282 ns ( 22.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 77.12 % ) " "Info: Total interconnect delay = 4.322 ns ( 77.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.604 ns" { ADC_BUSY {} ADC_BUSY~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { ADC_D[3] FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { ADC_D[3] {} ADC_D[3]~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.664ns } { 0.000ns 0.708ns 0.175ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.604 ns" { ADC_BUSY {} ADC_BUSY~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ADC_BUSY P_DATA\[2\] FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[13\] 8.185 ns register " "Info: tco from clock \"ADC_BUSY\" to destination pin \"P_DATA\[2\]\" through register \"FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is 8.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADC_BUSY source 5.604 ns + Longest register " "Info: + Longest clock path from clock \"ADC_BUSY\" to source register is 5.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ADC_BUSY 1 CLK PIN_G1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G1; Fanout = 25; CLK Node = 'ADC_BUSY'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_BUSY } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2088 -480 -312 -2072 "ADC_BUSY" "" } { -2096 -312 -160 -2080 "ADC_BUSY" "" } { 312 0 128 328 "ADC_BUSY" "" } { -1736 48 200 -1720 "ADC_BUSY" "" } { -584 24 152 -568 "ADC_BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.574 ns) 5.604 ns FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[13\] 2 REG LC_X1_Y13_N8 2 " "Info: 2: + IC(4.322 ns) + CELL(0.574 ns) = 5.604 ns; Loc. = LC_X1_Y13_N8; Fanout = 2; REG Node = 'FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.896 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 22.88 % ) " "Info: Total cell delay = 1.282 ns ( 22.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 77.12 % ) " "Info: Total interconnect delay = 4.322 ns ( 77.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.604 ns" { ADC_BUSY {} ADC_BUSY~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.346 ns + Longest register pin " "Info: + Longest register to pin delay is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[13\] 1 REG LC_X1_Y13_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N8; Fanout = 2; REG Node = 'FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(1.454 ns) 2.346 ns P_DATA\[2\] 2 PIN PIN_D3 0 " "Info: 2: + IC(0.892 ns) + CELL(1.454 ns) = 2.346 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'P_DATA\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] P_DATA[2] } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -1576 1344 1488 -1560 "P_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 61.98 % ) " "Info: Total cell delay = 1.454 ns ( 61.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 38.02 % ) " "Info: Total interconnect delay = 0.892 ns ( 38.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] P_DATA[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] {} P_DATA[2] {} } { 0.000ns 0.892ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.604 ns" { ADC_BUSY {} ADC_BUSY~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] P_DATA[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { FF_D:inst23|lpm_ff:lpm_ff_component|dffs[13] {} P_DATA[2] {} } { 0.000ns 0.892ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADC_BUSY EXTRA16 5.375 ns Longest " "Info: Longest tpd from source pin \"ADC_BUSY\" to destination pin \"EXTRA16\" is 5.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ADC_BUSY 1 CLK PIN_G1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G1; Fanout = 25; CLK Node = 'ADC_BUSY'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_BUSY } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2088 -480 -312 -2072 "ADC_BUSY" "" } { -2096 -312 -160 -2080 "ADC_BUSY" "" } { 312 0 128 328 "ADC_BUSY" "" } { -1736 48 200 -1720 "ADC_BUSY" "" } { -584 24 152 -568 "ADC_BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.213 ns) + CELL(1.454 ns) 5.375 ns EXTRA16 2 PIN PIN_K16 0 " "Info: 2: + IC(3.213 ns) + CELL(1.454 ns) = 5.375 ns; Loc. = PIN_K16; Fanout = 0; PIN Node = 'EXTRA16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { ADC_BUSY EXTRA16 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { 376 -400 -224 392 "EXTRA16" "" } { 368 -224 -104 384 "EXTRA16" "" } { 312 208 328 328 "EXTRA16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.162 ns ( 40.22 % ) " "Info: Total cell delay = 2.162 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.213 ns ( 59.78 % ) " "Info: Total interconnect delay = 3.213 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { ADC_BUSY EXTRA16 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { ADC_BUSY {} ADC_BUSY~combout {} EXTRA16 {} } { 0.000ns 0.000ns 3.213ns } { 0.000ns 0.708ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[12\] ADC_D\[12\] ADC_BUSY 2.309 ns register " "Info: th for register \"FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[12\]\" (data pin = \"ADC_D\[12\]\", clock pin = \"ADC_BUSY\") is 2.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADC_BUSY destination 5.604 ns + Longest register " "Info: + Longest clock path from clock \"ADC_BUSY\" to destination register is 5.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ADC_BUSY 1 CLK PIN_G1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G1; Fanout = 25; CLK Node = 'ADC_BUSY'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_BUSY } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2088 -480 -312 -2072 "ADC_BUSY" "" } { -2096 -312 -160 -2080 "ADC_BUSY" "" } { 312 0 128 328 "ADC_BUSY" "" } { -1736 48 200 -1720 "ADC_BUSY" "" } { -584 24 152 -568 "ADC_BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.574 ns) 5.604 ns FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[12\] 2 REG LC_X1_Y13_N3 2 " "Info: 2: + IC(4.322 ns) + CELL(0.574 ns) = 5.604 ns; Loc. = LC_X1_Y13_N3; Fanout = 2; REG Node = 'FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.896 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 22.88 % ) " "Info: Total cell delay = 1.282 ns ( 22.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 77.12 % ) " "Info: Total interconnect delay = 4.322 ns ( 77.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.604 ns" { ADC_BUSY {} ADC_BUSY~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ADC_D\[12\] 1 PIN PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J1; Fanout = 1; PIN Node = 'ADC_D\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_D[12] } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_ANALOG_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.550 ns) + CELL(0.175 ns) 3.433 ns FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[12\] 2 REG LC_X1_Y13_N3 2 " "Info: 2: + IC(2.550 ns) + CELL(0.175 ns) = 3.433 ns; Loc. = LC_X1_Y13_N3; Fanout = 2; REG Node = 'FF_D:inst23\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ADC_D[12] FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 25.72 % ) " "Info: Total cell delay = 0.883 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.550 ns ( 74.28 % ) " "Info: Total interconnect delay = 2.550 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { ADC_D[12] FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.433 ns" { ADC_D[12] {} ADC_D[12]~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 2.550ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ADC_BUSY FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.604 ns" { ADC_BUSY {} ADC_BUSY~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { ADC_D[12] FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.433 ns" { ADC_D[12] {} ADC_D[12]~combout {} FF_D:inst23|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 2.550ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:07:49 2011 " "Info: Processing ended: Wed Dec 21 17:07:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
