\hypertarget{struct_l_l_w_u___mem_map}{}\section{L\+L\+W\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_l_w_u___mem_map}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a18a3a6d7960b3ef22037fe811bac93bc}{P\+E1}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a860bd4a06778c731727adeb26d0b62f1}{P\+E2}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a901d99ca6830302e9bed1cfdac073c15}{P\+E3}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a6377b5e2e0fc8e3423b16bc0758ee155}{P\+E4}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a44a00f9c297b510a86f67182a14a8791}{M\+E}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a17c6af91d19273c2d4bcf3ae4329cf17}{F1}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a83314474ef7d8093c7869a49c32dec41}{F2}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a74cbe8b1b307a4c6bde8204cadc843d8}{F3}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a7c43ef6579145dec9eea84491cdee65e}{F\+I\+L\+T1}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_ab5062701836ebab5ede5a14e163d6c2a}{F\+I\+L\+T2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+L\+W\+U -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_l_l_w_u___mem_map_a17c6af91d19273c2d4bcf3ae4329cf17}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F1@{F1}}
\index{F1@{F1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F1}\label{struct_l_l_w_u___mem_map_a17c6af91d19273c2d4bcf3ae4329cf17}
L\+L\+W\+U Flag 1 register, offset\+: 0x5 \hypertarget{struct_l_l_w_u___mem_map_a83314474ef7d8093c7869a49c32dec41}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F2@{F2}}
\index{F2@{F2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F2}\label{struct_l_l_w_u___mem_map_a83314474ef7d8093c7869a49c32dec41}
L\+L\+W\+U Flag 2 register, offset\+: 0x6 \hypertarget{struct_l_l_w_u___mem_map_a74cbe8b1b307a4c6bde8204cadc843d8}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F3@{F3}}
\index{F3@{F3}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F3}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F3}\label{struct_l_l_w_u___mem_map_a74cbe8b1b307a4c6bde8204cadc843d8}
L\+L\+W\+U Flag 3 register, offset\+: 0x7 \hypertarget{struct_l_l_w_u___mem_map_a7c43ef6579145dec9eea84491cdee65e}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F\+I\+L\+T1@{F\+I\+L\+T1}}
\index{F\+I\+L\+T1@{F\+I\+L\+T1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+L\+T1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F\+I\+L\+T1}\label{struct_l_l_w_u___mem_map_a7c43ef6579145dec9eea84491cdee65e}
L\+L\+W\+U Pin Filter 1 register, offset\+: 0x8 \hypertarget{struct_l_l_w_u___mem_map_ab5062701836ebab5ede5a14e163d6c2a}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F\+I\+L\+T2@{F\+I\+L\+T2}}
\index{F\+I\+L\+T2@{F\+I\+L\+T2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+L\+T2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F\+I\+L\+T2}\label{struct_l_l_w_u___mem_map_ab5062701836ebab5ede5a14e163d6c2a}
L\+L\+W\+U Pin Filter 2 register, offset\+: 0x9 \hypertarget{struct_l_l_w_u___mem_map_a44a00f9c297b510a86f67182a14a8791}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!M\+E@{M\+E}}
\index{M\+E@{M\+E}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{M\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t M\+E}\label{struct_l_l_w_u___mem_map_a44a00f9c297b510a86f67182a14a8791}
L\+L\+W\+U Module Enable register, offset\+: 0x4 \hypertarget{struct_l_l_w_u___mem_map_a18a3a6d7960b3ef22037fe811bac93bc}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E1@{P\+E1}}
\index{P\+E1@{P\+E1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+E1}\label{struct_l_l_w_u___mem_map_a18a3a6d7960b3ef22037fe811bac93bc}
L\+L\+W\+U Pin Enable 1 register, offset\+: 0x0 \hypertarget{struct_l_l_w_u___mem_map_a860bd4a06778c731727adeb26d0b62f1}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E2@{P\+E2}}
\index{P\+E2@{P\+E2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+E2}\label{struct_l_l_w_u___mem_map_a860bd4a06778c731727adeb26d0b62f1}
L\+L\+W\+U Pin Enable 2 register, offset\+: 0x1 \hypertarget{struct_l_l_w_u___mem_map_a901d99ca6830302e9bed1cfdac073c15}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E3@{P\+E3}}
\index{P\+E3@{P\+E3}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E3}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+E3}\label{struct_l_l_w_u___mem_map_a901d99ca6830302e9bed1cfdac073c15}
L\+L\+W\+U Pin Enable 3 register, offset\+: 0x2 \hypertarget{struct_l_l_w_u___mem_map_a6377b5e2e0fc8e3423b16bc0758ee155}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E4@{P\+E4}}
\index{P\+E4@{P\+E4}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E4}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+E4}\label{struct_l_l_w_u___mem_map_a6377b5e2e0fc8e3423b16bc0758ee155}
L\+L\+W\+U Pin Enable 4 register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
