Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Height.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Height.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Height"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Height
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Repositories\ProySisDigAva\PF_Height\Height.vhd" into library work
Parsing entity <Height>.
Parsing architecture <Height_Arch> of entity <height>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Height> (architecture <Height_Arch>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Height>.
    Related source file is "D:\Repositories\ProySisDigAva\PF_Height\Height.vhd".
    Found 1-bit register for signal <Distance.Sent>.
    Found 17-bit register for signal <CountE>.
    Found 17-bit register for signal <Echo_time>.
    Found 17-bit register for signal <Count>.
    Found 1-bit register for signal <Trigger>.
    Found 18-bit subtractor for signal <n0044> created at line 86.
    Found 17-bit adder for signal <CountE[16]_GND_6_o_add_2_OUT> created at line 65.
    Found 17-bit adder for signal <Count[16]_GND_6_o_add_8_OUT> created at line 74.
    Found 18-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_16_o> created at line 87
    Found 18-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_17_o> created at line 89
    Found 18-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_18_o> created at line 91
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Height> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 2
 18-bit subtractor                                     : 1
# Registers                                            : 5
 1-bit register                                        : 2
 17-bit register                                       : 3
# Comparators                                          : 3
 18-bit comparator greater                             : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Height>.
The following registers are absorbed into counter <CountE>: 1 register on signal <CountE>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Height> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 18-bit subtractor                                     : 1
# Counters                                             : 2
 17-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 3
 18-bit comparator greater                             : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Height> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Height, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Height.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 222
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 39
#      LUT2                        : 7
#      LUT3                        : 21
#      LUT4                        : 22
#      LUT5                        : 2
#      LUT6                        : 16
#      MUXCY                       : 49
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 53
#      FD                          : 19
#      FDE                         : 17
#      FDRE                        : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  18224     0%  
 Number of Slice LUTs:                  119  out of   9112     1%  
    Number used as Logic:               119  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    119
   Number with an unused Flip Flop:      66  out of    119    55%  
   Number with an unused LUT:             0  out of    119     0%  
   Number of fully used LUT-FF pairs:    53  out of    119    44%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.146ns (Maximum Frequency: 194.339MHz)
   Minimum input arrival time before clock: 3.826ns
   Maximum output required time after clock: 9.048ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.146ns (frequency: 194.339MHz)
  Total number of paths / destination ports: 2195 / 104
-------------------------------------------------------------------------
Delay:               5.146ns (Levels of Logic = 3)
  Source:            Count_5 (FF)
  Destination:       Echo_time_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Count_5 to Echo_time_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.912  Count_5 (Count_5)
     LUT3:I0->O            3   0.205   0.879  n0015<16>31 (n0015<16>3)
     LUT6:I3->O            3   0.205   0.651  GND_6_o_Count[16]_equal_1_o<16>2 (GND_6_o_Count[16]_equal_1_o)
     LUT6:I5->O           34   0.205   1.320  Mmux_Distance.Sent_Distance.Sent_MUX_4_o1 (Distance.Sent_Distance.Sent_MUX_4_o)
     FDE:CE                    0.322          Echo_time_0
    ----------------------------------------
    Total                      5.146ns (1.384ns logic, 3.762ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              3.826ns (Levels of Logic = 2)
  Source:            Req (PAD)
  Destination:       Count_0 (FF)
  Destination Clock: Clk rising

  Data Path: Req to Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Req_IBUF (Req_IBUF)
     LUT6:I0->O           17   0.203   1.027  _n00711 (_n0071)
     FDRE:R                    0.430          Count_0
    ----------------------------------------
    Total                      3.826ns (1.855ns logic, 1.971ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1531 / 5
-------------------------------------------------------------------------
Offset:              9.048ns (Levels of Logic = 13)
  Source:            Echo_time_0 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      Clk rising

  Data Path: Echo_time_0 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  Echo_time_0 (Echo_time_0)
     INV:I->O              1   0.206   0.000  Msub_n0044_lut<0>_INV_0 (Msub_n0044_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_n0044_cy<0> (Msub_n0044_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_n0044_cy<1> (Msub_n0044_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_n0044_cy<2> (Msub_n0044_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_n0044_cy<3> (Msub_n0044_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_n0044_cy<4> (Msub_n0044_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_n0044_cy<5> (Msub_n0044_cy<5>)
     XORCY:CI->O           3   0.180   0.755  Msub_n0044_xor<6> (n0044<6>)
     LUT2:I0->O            1   0.203   0.924  GND_6_o_GND_6_o_LessThan_17_o23 (GND_6_o_GND_6_o_LessThan_17_o22)
     LUT6:I1->O            1   0.203   0.808  GND_6_o_GND_6_o_LessThan_17_o24 (GND_6_o_GND_6_o_LessThan_17_o23)
     LUT6:I3->O            3   0.205   0.879  GND_6_o_GND_6_o_LessThan_17_o25 (GND_6_o_GND_6_o_LessThan_17_o)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED21 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      9.048ns (4.487ns logic, 4.561ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.146|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.35 secs
 
--> 

Total memory usage is 4510768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

