
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M-SP1
Install: C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NH8R733

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202103synp2, Build 168R, Built Oct 12 2021 09:17:10, @

Modified Files: 16
FID:  path (prevtimestamp, timestamp)
41       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17)
42       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17)
43       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17)
44       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17)
45       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17)
46       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17)
47       B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18)
48       B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56)
49       B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:02)
50       B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04)
51       B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04)
52       B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS.vhd (2022-08-22 20:33:10, 2022-08-31 21:39:59)
53       B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS_syn.vhd (2022-08-22 20:33:10, 2022-08-31 21:39:58)
67       B:\HERMESS_SPSoftware\Firmware\fpga\hdl\UART_RX.vhd (N/A, 2022-08-22 20:33:10)
68       B:\HERMESS_SPSoftware\Firmware\fpga\hdl\UART_TX.vhd (N/A, 2022-08-22 20:33:10)
69       B:\HERMESS_SPSoftware\Firmware\fpga\hdl\telemetry.vhd (N/A, 2022-08-22 20:33:10)

*******************************************************************
Modules that may have changed as a result of file changes: 22
MID:  lib.cell.view
0        coreapb3_lib.coreapb3.coreapb3_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
2        coreapb3_lib.coreapb3_iaddr_reg.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
4        coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
6        work.coreresetp.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:17) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
10       work.mss_010.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS.vhd (2022-08-22 20:33:10, 2022-08-31 21:39:59) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS_syn.vhd (2022-08-22 20:33:10, 2022-08-31 21:39:58) <-- (architecture and entity definition)
12       work.rcosc_1mhz.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
14       work.rcosc_1mhz_fab.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
16       work.rcosc_25_50mhz.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
18       work.rcosc_25_50mhz_fab.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
20       work.root.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (architecture and entity definition)
22       work.root_sb.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (architecture and entity definition)
24       work.root_sb_ccc_0_fccc.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:02) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
26       work.root_sb_fabosc_0_osc.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
28       work.root_sb_mss.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS.vhd (2022-08-22 20:33:10, 2022-08-31 21:39:59) <-- (architecture and entity definition)
30       work.spi_master.logic may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
32       work.stamp.architecture_stamp may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
38       work.telemetry.arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\hdl\telemetry.vhd (N/A, 2022-08-22 20:33:10) <-- (architecture and entity definition)
40       work.uart_rx.diagram may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\hdl\UART_RX.vhd (N/A, 2022-08-22 20:33:10) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\hdl\telemetry.vhd (N/A, 2022-08-22 20:33:10) <-- (may instantiate this module)
42       work.uart_tx.diagram may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\hdl\UART_TX.vhd (N/A, 2022-08-22 20:33:10) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\hdl\telemetry.vhd (N/A, 2022-08-22 20:33:10) <-- (may instantiate this module)
34       work.xtlosc.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
36       work.xtlosc_fab.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2022-08-22 20:33:10, 2021-12-28 13:23:18) <-- (architecture and entity definition)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd (2022-08-23 21:04:24, 2022-08-31 21:43:56) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)
                        B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd (2022-08-22 20:33:10, 2022-08-31 21:40:04) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 13
FID:  path (timestamp)
54       B:\HERMESS_SPSoftware\Firmware\fpga\hdl\STAMP.vhd (2022-08-22 20:33:10)
55       B:\HERMESS_SPSoftware\Firmware\fpga\hdl\spi_master.vhd (2022-08-22 20:33:10)
56       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd (2021-11-09 12:10:39)
57       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\arith.vhd (2021-11-09 12:10:40)
58       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\location.map (2021-11-09 12:10:40)
59       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\numeric.vhd (2021-11-09 12:10:40)
60       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std.vhd (2021-11-09 12:10:40)
61       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std1164.vhd (2021-11-09 12:10:40)
62       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std_textio.vhd (2021-11-09 12:10:40)
63       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\unsigned.vhd (2021-11-09 12:10:40)
64       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd\hyperents.vhd (2021-11-09 12:10:40)
65       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2021-11-09 12:10:40)
66       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd\umr_capim.vhd (2021-11-09 12:10:40)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
