; ModuleID = 'x86_64.f90ccdc12bfd3c87-cgu.0'
source_filename = "x86_64.f90ccdc12bfd3c87-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::rt::UnsafeArg" = type { {} }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::ops::range::RangeFull" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::Placeholder" = type { { i64, i64 }, { i64, i64 }, i64, i32, i32, i8, [7 x i8] }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc_43d3c3e34f8fc6589b4da1b1abdd7b57 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_89294a974a2788f895cf677d5bd697c4 = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.1/src/lib.rs" }>, align 1
@alloc_b01c63d7eb55c84e9d45ae152316a96d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00\11\01\00\00\01\00\00\00" }>, align 8
@alloc_d3619c0864e1cd3a4478ebd6749a56b0 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_fa3040d11952b12d3c67c30be76bc6a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc_6923360c3161738641b3989c6181ce08 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_8500726b2f23ea792acf9a1d33d50d56 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h8be349d19c8b0618E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcc22a495f33dbc71E" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h3056eea9ca50dee5E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h31f4e2fb6db0b7ffE" }>, align 8, !dbg !56
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hac741d59f7676a1aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h615598e0f4be1f1bE" }>, align 8, !dbg !65
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h6890eeec1467c992E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17habce008bf4e6373aE" }>, align 8, !dbg !74
@alloc_c2ea93c90919bb7b1e482f917e413fa1 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_6efc4ec71950c88bb18b2dcebbe56926 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\004\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc_91c7fa63c3cfeaa3c795652d5cf060e4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_560206a49c61adca6f3f0639a12632eb = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_91c7fa63c3cfeaa3c795652d5cf060e4, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_d3149a254d0e3dec02e2738403904da6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\005\01\00\00\0D\00\00\00" }>, align 8
@alloc_5eca5fde541bf3444e5a23d5419b88a4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00+\01\00\00\0D\00\00\00" }>, align 8
@alloc_513570631223a12912d85da2bec3b15a = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_20b3d155afd5c58c42e598b7e6d186ef = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc_e99e678f89ee62d4580b38bed88d0a81 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc_c113e5328effc19f53a36589b8912fa3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e99e678f89ee62d4580b38bed88d0a81, [16 x i8] c"m\00\00\00\00\00\00\008\01\00\00\1B\00\00\00" }>, align 8
@alloc_cb9e1adc7c2835de63b1ee25a132c405 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs" }>, align 1
@alloc_21940fc9f46b7e1887065fc60f1724b0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_cb9e1adc7c2835de63b1ee25a132c405, [16 x i8] c"n\00\00\00\00\00\00\00\83\00\00\00\01\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h69a82ee1b5f5fec1E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c3ed70da40a4baaE" }>, align 8, !dbg !88
@alloc_54341b7fb7bef6d4e6c2c35623ba5589 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00c\01\00\00$\00\00\00" }>, align 8
@alloc_efe1e6a48fa3a413ecf51e8ad59c6144 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00i\01\00\00$\00\00\00" }>, align 8
@alloc_dc945488582c36a112c04f49aea120e4 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_ffa3cdb3ae88e54a1cc225f31dd07672 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h2fbe36afbddf071fE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h0be10629b3853c21E" }>, align 8, !dbg !99
@alloc_3b30f3c2fe1935017d2714aa9952ea95 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_25db54aacf10f85b32a6b265696ce69a = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_6918487e00f1778b5f784ee4db0636b1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_267cc841a759909b7b242b44dbf10212 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_3d3eb5c560ed88996f412367f383dbd0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_bbd2b91df7b01a348143948f46e658c3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_51f6f672d92676f883a0556ba9651a0b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_4c32dd8753956934854651344030b372 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_6b3cbf07f263ead70067ad39fb864d53 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_0b79a4417984a643d0aaf7a6d6a8e288 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_1dd227ab452b26fb141a985f487cd916 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_08b13c9e01ea58d326fde16f43de4d77 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_dcf4a231b15b9b7c33e0581769121491 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_7254953a5374c7a7a7fc525c828c4afa = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_6cdbc67d2a58211cc5e3f5bce2ee098c = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_13d948e797d3694374429c3a938ca8f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc_0fe610ff7590c82191b1e5648c46cdd1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_d034d979382ae7927c9a0cc74333cbc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_ff0bc940585e76f908cabf47d2ac8531 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_be7a26ba1dc8a11180f0964335b9b8a3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_a8f5db7067e5f5644320e9995e2e2466 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_f6e17cc11903d760053855980425f176 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_b62770e8f7745eb66ffb9e68a475712f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_53e61b04acf9ee54cc3439795aa00b55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_68b53946c4c55386499e149134f17041 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_ce52de59c922b8759e2388a62b9c641f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h6337a76238d2d588E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h4144a7bd8661d517E" }>, align 8, !dbg !239
@alloc_e86631b0558238251612cc9fea7a4632 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hcc3a2d7167644492E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h22c6c76c18a54008E" }>, align 8, !dbg !247
@alloc_3b64751e5ad482a062ea0dcea91079df = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_dd554e7f79648186da0f0bea6c2d968c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_19026ea6d406f3723e38a7b6d4ee430b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_96fe64cab8dd4680071ecfdb397425fd = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_e47e48d51c5b2e21b8ffef7f2cf178ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_f68c91b1fe55d32f1f776cd5a9203358 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc_844546bcd63c4682852ccf14fd8e8cdf = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc_bad851b0c8a6beeb1e6da7856cc05ed8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc_da763c3f38b1c7702de074f090d41442 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h4e45ea988866324dE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ccc92fc94bc4839E" }>, align 8, !dbg !261
@alloc_e4f31a51fd47bc2f17c44c45ea3d42a8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_e71a923bae6df041e4ac800a90cb99ae = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0108bad256caff3a6d09567ec08a0c56 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h2f5c4e6d34692623E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a87644cc9aea53aE" }>, align 8, !dbg !269
@alloc_02bbc211fe818b05a25d8f6c720e2768 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17hc752299281fa4d9aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h3d0c7ab8f9b5df04E" }>, align 8, !dbg !277
@alloc_2f98d55e1b5aebe56034024a66fad658 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hec952edee83a98e5E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17he85adf9ff2b17b1aE" }>, align 8, !dbg !285
@alloc_9cbc566b638aecc8681b4c3c80402332 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_de03fddf23205a05ee3f3983d6bd1aa4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_a500d906b91607583596fa15e63c2ada = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_e372999cc8dcf8407e31d1400e62547b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_a6367da77e994b4ff0ea0619c8436d5c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_2fe3f31e15728c16b767e62bf0bf59e0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h6db8742351ca1f67E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17hb800c1602cd230a7E" }>, align 8, !dbg !298
@alloc_dbb756e1649e203c973403d51947dc78 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h4948d89f040eb11cE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h82bbae25597a74d9E" }>, align 8, !dbg !307
@alloc_7f33e7b4ad207d5def664cd6707bb124 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc_16c364e42b7ea14dd228eac7ba1681f0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc_9e3f62b0e6490cc45676dc85f910c2d0 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_cacf685ea14e679c7dda5fbf204ebab4 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_7f33e7b4ad207d5def664cd6707bb124, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_16c364e42b7ea14dd228eac7ba1681f0, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_e6dfe46153603f7008f6e4ed3827cfd5 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc_f1029fdadd6e02ba62cce1778e85ba8f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e6dfe46153603f7008f6e4ed3827cfd5, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_10aa8c5a67e037c4eaae3841f2901929 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc_91221bf8b03d178b33e1b4ad68c5ad2f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_10aa8c5a67e037c4eaae3841f2901929, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_d21fd8dc9eeb19084d46dcfabc547875 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc_1914a9e91283e9898b71d35cec735d27 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d21fd8dc9eeb19084d46dcfabc547875, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_4577f7899c1c3432b3863ade3808e32a = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_a95a0b457629b417ac8fd8f8d1908034 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc_f9486180d201020833fe27c8c979c972 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_9a6189aa2753cf588fe3471d39d7ee62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc_e687f8d1399596590849290cb1ca609e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_624920e76d8e77f63974df8962c5c2fd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc_0fa731dfaef3d7160024590042e153b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc_3cfb63368972b7688adac51ffad6ea71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc_0c6e74810f23b59e34001235df6da1d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc_f96c32de213dd37d4af7c80bf5305335 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc_a012a2d5568931ba7759dec8b79e6300 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc_e49d7f54d596c71961c7d084000f6b96 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc_4661768543da789cc4a50e3b8e5eab6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_cceb61b1de929d354e2be5200b3c24e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc_dc791151ff68a4fc763c6c07843994e6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_25524b0dfb2b035253b2ca52ffb32881 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc_cd732a78ef33ed91abc10c53bd468d57 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_8e19c7ddee1c871107f69dec7426ca28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc_b657a4c4ff5efe93cec2fba755fee7c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc_4340c41f255aac2350e63ddfd307faf3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc_9a4d86002eabb22cf4f7e6b375735891 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc_94216e6a87fa8579761092081f231f87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc_b2bf25620c79aaf77c930b672db4afde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc_afe0fc63a63662a583b80b14f6ebf31a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc_05063ac544da63e4a10ea91a23a48449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc_1e78a03426b39f1d05f856c7cf10b4f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc_7ddd4296b0cca063206382ee2adee55b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc_d9313b2ffffcd4fc73f17c8ae390507d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc_3e881621e5965f0bbfb6b77f1bffa15c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_e16e50f882c154e653680e69a6f45ac6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc_4a0622e8c74313de8bfb323fc5a25d4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_b3d7a6a870c080dc69e1211d679611af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc_e507f10f0ccb9a77ee68db163ad2a418 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_2b21cdc598fa161ed73f5f1354396b78 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc_88a00d696d08d55bd1b7ea18548e6dc7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_32243c10459a9b9325d7e418fe9e9451 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc_fd35f70f3dac313b5537a0c60b38dc2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc_32343ff7cb6f0452cbb142ce175f9440 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc_bd4a02a435fafe76386072a956fea121 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc_2dd32a027b2d765ba8c1071a94cf5c65 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc_70b7457eef065696772809dc8627c201 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc_b8c2770e6920350a995e6226693d2797 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc_776034be02dff32e0e9e0ce3a158360b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc_2b6f60439f0df9b04fb5dc8699720cb3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc_7ed56fb6be1c30407296140d4be4e11c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc_336c3aafbdaf40076c012509ce3bb908 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc_3e0f59a5e7e7affb24d3914df566861e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc_0bc66bbda974f4d70fdb35c285cabacc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc_d970ea7651e239fffa929a725f65e56a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc_6c6eb9e7c7312ea44202867f8fb72046 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc_ddc88da32b2765c7908fb63b2dcf7726 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_c2d13148eed7844dbcf0e57fd1f8caaf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_14fa683fb883b9547f78c2d1380aafc1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc_3bc6ce6d73639fb10dc0fff7e4f5036a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc_74f79559ac794d7ddbe9f6789bd0ee06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc_95da37d02c5de4915c7b700b83493d72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc_cb57162efb264f51503bfcc4762e6dd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc_aa3962a8c3b27ab7223cf1f939656dd1 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_e7306704ecde77a3b68666ca399c777d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_2428566e0a2b69e6dcd25ea523883752 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_07a2bee958e26c1662e05027929cc0c4 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2428566e0a2b69e6dcd25ea523883752, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_8b35a7ac8ea1908ef14ba5903ae59458 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_b94af50a7a28aa2c31ad841ef89794a1 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8b35a7ac8ea1908ef14ba5903ae59458, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h2da22be2935ccf10E = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !320
@alloc_05b59a2ecede78c8358587acab3943eb = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_9adaaeda530e60a914b4b1a812b64ee9 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_05b59a2ecede78c8358587acab3943eb, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_e637f9181b11d437b46a3b229f90ff2d = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_54a7bb754f73cc19a80f411dbaeede2b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h1047bfeac9d9e81dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h88049d8dabadafd9E" }>, align 8, !dbg !343
@alloc_33b38ed17f811d2d9c0ae72269382e55 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h071b99d41014afe2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa07a5fa842557c9E" }>, align 8, !dbg !354
@alloc_2d04f34c49fd32469d9fb093fee56732 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_323efa96658456ae93519ffa98d2fb0f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc_650203527b15c64a4f753ab85d5e73c4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_cf562a9d5b72243d076045b937719af5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_62dee01d13712bc34b376dfcbf090a7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_ab4ab28bf2d8b2394bee482a63379ea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_fa8ce10a02406d536f81a6d1a34f5dae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_ea811f8279ca741649d285690a060206 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_9d52222ee6edbb16dc25e84f6cd19a03 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_a80c07b965f7afb785a543a0ed99a28d = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer, ptr @alloc_9d52222ee6edbb16dc25e84f6cd19a03, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_09c0fb8d6a97e0bae395a8cc2fa174be = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_394c49cb3b968ab3294627bd400b6bcd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_09c0fb8d6a97e0bae395a8cc2fa174be, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_7dbf889c4646f27498b04e74a893bfc9 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17heec3d9804bae3c3eE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hee271d81cdf1e0b0E" }>, align 8, !dbg !365
@alloc_80c09ca433ea81d6b3a0264c44de55ca = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc_b457e14e532e5df6d1dd610fea8f93c5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc_8414242f6e692d2a9968f50684dee321 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc_4d5c031864f12060c5e19e58d795833f = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc_c35a81c35ed8801894f4dd4be694cdd4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc_036f2d6762fc914bd663145cc8efae12 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17ha214deaf8ee4ba32E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h385ee2dec526990aE" }>, align 8, !dbg !374
@alloc_e586c157db65a89a65447732bfda5e04 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc_0d5cb03592b112afbbe1a94eb903b132 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc_dd8936737fe83d3ca2c12c3e57f06e7d = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc_5e7dcbf984fd5f356e631e4f53bf4c8f = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc_93bed4b718694894d6a4be8b6e3bc00c = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h46a6938b285a5c72E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h61148b09dbcccc38E" }>, align 8, !dbg !388
@alloc_64ab1085534fe63b16468acc37de6316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc_a73d0e35045fd787c81346701178a687 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_af166f07c81c6f1f43facb3d46d2b1b8 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_83e027adf44c00c5636c3ad9327cbff3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_7e8830758d595aa86401bc31236e70d9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_1dcbb5ce5e627d83962a48ab5b2d30e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_99d26c0b219874888717d899ebef9310 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_836b1ca50347c7608571a510a04af5d2 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_df65a33fc906122276c2373cf3dadfe0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_0fd2cf5449c379fb2d1dfa8653b93d33 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_099f47db483af288584cccd2e6cd45c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_73fed57ecdfc0c8a6e01700927922fee = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_423f67172ab1c61bf609b1b5979c7904 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_bd0d7a11d94f110b224bededd3eea615 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3c9121c73b3ca7bd4d0dc09458e4ca54 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_04e6946a1fbfee24491af9ce7d6beabc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc_591edd8428415594649dd0765e61c1bd = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc_21324578705b3e29e1d50cfd294399df = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_8473f1e8c1559de425fef5632049d3ec = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_72562398d85991dd2b9fa08410339493 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_d1adf407ba86cd0b0853ef4b7c3df042 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc_bacdbc4f826faa44d922efc62cdc89f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_3cd17770600203f1f0a6125e01528d48 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0f019e3d47fd6e39c8f6e394ac082682 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_803a549ea6bd4b6d2f54e32af9154475 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_3130e5922af1666981d4b1a92c1c9c90 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_d50af00c2ad521c84f7380b8be63c1e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_7e69978ff0c9547827e6c2a1a1a42624 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_b91b344ee8d65b8a5808acbd4c8793c0 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_56210cd2eda51a0897d4a8ae05ba739a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b60833dfe9d7152efab861bc89ea0c54 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_5eb94a964f4e44a57663de8f144dc156 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_593defa7938df50164d817f0cfd4d23a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_8d53f88f3d7a93cc8e077ad1f33a9104 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1df2c1684cada007b2ee85606d3db575 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_6ba0ccf4bc0e7147ad03b9a461c3b871 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_17d7257c05cbd2a0f0325627d40d56e5 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_06b7117b18584b484638bd2e31f2c0da = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_04eb80e29d7a8a2546c9d4a57ad0a35e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_2167d3afaab2d6be8311548a92f121fd = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_637e3d682feeec8699edeaa487077351 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_565fbeee76b78f614b45f0e4de60d327 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_9cab844b3adefa1cf8a3e1fb50b53e8b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_3f25cddaa33e0015fc60a6f4108cdb86 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_e0f4f3e313283630a9b8570ed4004a61 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_878468e6ca3ee071fdc9642b45f9e302 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_de1297b283ef11133563bc0f4439f8ff = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_ef3cf46842062f323c057a8121f9703e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc_83d91b9c784bde285b1963f8558d3383 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc_377b59473549406b6f1ec59b10a6f930 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc_19d3e50ce6abf7d70e04aa8f2b4cd021 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc_dc90d5a02695d507dad390ccee86a9a4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc_b5c89721b99157a0fd7c3f0fc0db9988 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_45c100c2168fcc3a2c8e8658d8fa72d9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_3c836bdcb4a2196d4444e3ee070e29d4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_85e5c2d27dd4c283004b374e4e05a65b = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_42f9c29b8076e7504fa2e943015ad085 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_e01af9736b524006e5fb45ad54018c38 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_13c8bdb08f493416890b902d07d83f53 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_c63ced38b85c362fb8956d2e446283a2 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_213388318503421ba921859d9840e0d0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_0d9a022618f873ac219bcced4b49b3c4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_5ef0b7f853dad8dc0012b4b6d040f66b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_617f3d0f9750ad240377121c45925575 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_18ef5149a91f8fd299f078254cad3180 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_3e380dd631be11ede75479e8fe00ff1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_17a158e6a42a64ac6748510ec26c05ee = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_5bba4d24c07a9036ae9233aaff6232c6 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_9d4320166e103e0795016eb938cfd0c7 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_f7d8bfadf9baee29aaa910e129a0e64d = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_5be5ea04cc5cae854de752ee6fc0b1f7 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_acbe4e59274e5d7b6fea0de428eccbfd = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_1de5b8b60713a8c97fab0cf672607e09 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_07796cbc38a891ed9cebb75e2c5679a8 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc_12af9d2367133006951bb8451ee74c9f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc_f2d454b829913153a5819081b3682bc7 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc_313d8bbf74ab73e43c86e40d63f0a272 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc_51f9aa5dcaa5b22d835103377a098edb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc_65c64021bbb754f8522fbd95db167c02 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc_2f4fe2ba8be8857d8d709326c4649a1f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc_677ed602fede75cd9261793d21eb0813 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc_f6a9358950ec1349a43e73350c75bce0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc_56410eb15c1a0c73cd1e25e985d77d4e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc_a85527125fb9d1b0c401051e6d1e7aa4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc_a0116388acdf2b3b6b694c0b90de7fff = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h2b8ddbed04d8cdedE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf56e56678bf286eE" }>, align 8, !dbg !397
@alloc_67f33833c579fa50bbf60f379fb4d60e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc_cf30cdee6f4a4930774ceabe6622b7bd = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc_cfca1f07d92222b5c97bb5c0de9fcfbb = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc_783d816df70f5a5f1f4b396a80dd3305 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc_85c0d3064aec1b08ba3f573812e15308 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc_932323223ca66329388a60fd4c0ccc09 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc_77d19bb56f4f501426aae6adda6a93ba = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc_32c9e06596222b572d2c0103be8f59b1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc_345adc70ced25b29e518d09afb574f88 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc_0176df5cace98960386a459093c90bf4 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_3acab0b4698b4b5995e23f030a0671db = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_ceb3075fefa236549f114873fb6322c5 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_23183917709bfb7b18e2b27e64795080 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_00edffb2880c63885c07b8b63d984171 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_a49000a8806776ae52fbedb9a2638ec9 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_c5961b0ae9ae4a08564a612c72baa76c = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_4ae9b5b462839d60c41327e34c2f0e10 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_85cca595269f62c6435ecb629d2c0750 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_53cb917c5379fcf43f5faa3b3b79e7e8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_b58a2c4d86d96af7e04e5d661f572598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_da3386472e802af11e2daae8d71f4e5f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_c5393e416f6a9c358373398c6a9847ba = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_79753b9dc8b617e3709620f1856e0c93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_9936f540789596be08e844c2303cb4eb = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_f5206af8d2786a9a878ae388075bf233 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_7ef313dde9a96c8e9a29e6aa277d98ef = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_a94025a2df7033977ee2af5c062317bf = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_f0eed43fadb3dcdfb9210f44f842ca35 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_7281849548151185639d28fd7c0a5eac = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_a03ec7eaec177fc228db6cadc3af98d0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7281849548151185639d28fd7c0a5eac, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_350dbcb10d3dac789bff2c27a189e81f = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_7ec7b854ddb106bca3d2e3aadc6beb75 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_0698b50985094ab5232d42d450db30cb = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_3b8b4793b1ea451345d29976e468891f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_7ea326424015707213a4540a6b01ccbc = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_65c8d9334162f88c29e9094988ececd2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_f71adfd8f709c3a17b5ee7464b0e65a7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_9bd11bca8ae23cc51d3a6341c95b96fc = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_14a79a8e897526cc9db098787ad82623 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_e7459e65b76b299ed2a1432c4b4f7567 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_826c9a205ee91afd7a96fabeb2473cae = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_39fe69eff977a9c06b2c3eead5f36a7c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_6f1c269e29791eb3e3eba5768c9e1567 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_7bc910930806376fb8f9536a186e7134 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_430c7d8c98839de51a05c8fe3af9a348 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_b9fade50705e3555d0d831a1f9a510ab = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_22dd02062df0a0a83499a033127aebc3 = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_76e6faaf27d5c9129a7c31b16d4ffdcf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_22dd02062df0a0a83499a033127aebc3, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_ec5b1b162c2450c572509f04758eccff = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_c6278bda13d4e203e2ffdae4ef6347fb = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_3ebb970fb6c33a3b0fe01f3bf4af376e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_3a1e4c5d12171e7bfcd85ba51395866c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_1528d1162bff7baa34e9aa2de578cb61 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_1d6fa5f529e55e2b73521861ceb2d701 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_48ab5e7fe39f3329897899f9db12fc81 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_9b5da51e8e50cb45b94d88b16558de7d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_ca8f9c3c90ddb14657eef011778f0d79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_248573dbdb1f23c6f8497ef162ca133f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_33e28c56fe990dd47deb92a17608e414 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_301ac14af0c7742428f03f6fb56cbb88 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_4a4b1b5fd7f29778851f88943a80f7e2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_99472ab79f8778654111cd8cd4dce1f6 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_233a007a17452bb68262e3c1f40af172 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_28c2c26bc7b83b08dda497f27d5e048a = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_4ac2882683871e4ddfd9eb00ed3ca0f8 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_7fde2caa5e786cf03241bc614c426f83 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_98375afb55e90f96f57ab62a1fa27cd9 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc_6b11ef8a9190c43c951bec7a40cac59a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc_3b607e04088b2e7242a777869149471c = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc_e948a861ba631e650e60399081c93095 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc_5571647c858c361d1c071a9c1a49a0cd = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc_bea79a7c9df5c2071640f13b85c51d25 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc_280ce539e2c734d501835e1b4f95c081 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc_515a9f016097b7ad2231f4ad96fbb41e = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_270088cf93e65edde50733bc51c15e30 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_515a9f016097b7ad2231f4ad96fbb41e, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_747a0b7482a2129eb50740be0e7177f8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_4c9b6b069c5380fe8192d71e809390e7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_27097c54c41f8ec87311498f3d647372 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_ceddc304630e501171f8f2abc0a3543d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_0b077b1fa356f3d470e2a7108b6ebd0a = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_c71babe9862dd8a2a3503d16c9b86789 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7815300b954b67ee90ccc1cd901baaf3 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_8dd1ecb83146fedb5f2eb3909ab01554 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_7fe0cf0b681130b7f34badff7028b4c6 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_7e8fa1323df12a2587e570b6f5afbc88 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_d10f39d8e09d915ca6db293020f9b83a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_6f20379aa2a1d56d01c571e34dc2a40c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc_31b9803b92f4133f50a8f77a91f280cf = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h1a96ede25b345c74E", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h8d233c137e5bb32bE" }>, align 8, !dbg !406
@alloc_f92b1a49cd2fef011d7606f6333298f2 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hde4da3e1d10f7125E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf944be24ceeb6e1dE" }>, align 8, !dbg !417
@alloc_2feb0312c51e30b5442145f45f5b8b8c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc_c3f6f9be125b7bcc4f28552e6284928b = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc_2077f8aa27d09c38abe7ee1bd6e0b503 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_19d3aa44fa870b709dc54905bd836d40 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_4b243310d393492e5217a8107bf07d84 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_4779be00e11e2bd8325eff7e3ba8aad0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_f86c4fad9e5b2f292a414639f3972d45 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7cdabe8725204f339f10fa2c47255f59 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_895698829804386bab9259fb3a96be93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_eb59454be9eaca43bb58cc5b4a851242 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_f3b835bb8b1bf0d52df8a952e8472005 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_961ace3350b86d8f6207fa225e5d248d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_a2aea63e6daa2e56a54a4c2be176a4c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_f0005c400e1919e61758093b2c1e0bc3 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f2cff3224737832bf3283d1bbf20a43e = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_6002dcd457f8eb45878170b70ea4e3df = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_a32a9108c9973f3646e90a058f393001 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_e6e35f392acd713d7de76e1162317ce5 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc_49980782a71042ae11e58a340900d8a3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc_7aefa4edd509d1e01beb6cbfa55da994 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc_9a346fed4a296d7f961ca8b40349f5d4 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc_ba7c5867f1e4ad88a0ad2a64b2400b74 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc_2359a489fa80dab2ff88b5c5ca086f95 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc_8c279f6fe2d00a912f0609b5385ee7fa = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc_e3b2fe3143b841897a865d61b3099769 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc_d296a39fc8352e4a4eda252494e3d8b9 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc_91813877f6169bf19e0924c69ab08db8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc_e1df3c8194c100f265143459cc2d7a6a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc_b85089638dcd3819aca7f78ac05952f0 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc_9222da5245a20477d2129e95f30694dd = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc_b164a40d3b03f6b21d3a619353f3de17 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc_e7751901298353597d98b8e062ea85ab = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc_3414e2c18412015dde61e756ef61d832 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc_5298468628bd383f9e09c38789fe869d = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc_12ade667ddcbdc819bff7c8da75e703e = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc_43aee894ea03bcdce682555db8fcd659 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc_433399b1b6556fba543f3fa17b666005 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc_0bdd4e52f9f15ee4c7019b87d62298d7 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc_44be7b20aa20a15519790e74fbecfd5b = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc_a25e668a1c29e12f495471cbe2e22068 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc_2b5e24915c81070603c094976717fb4a = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc_cb7ad6a655d3152aaf7e993a5a603133 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc_783feeef52daefd25ee23910e55acba3 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc_b745c1ab226cb9315275421c6d234d8b = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e6e35f392acd713d7de76e1162317ce5, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_49980782a71042ae11e58a340900d8a3, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc_7aefa4edd509d1e01beb6cbfa55da994, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_9a346fed4a296d7f961ca8b40349f5d4, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_ba7c5867f1e4ad88a0ad2a64b2400b74, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_2359a489fa80dab2ff88b5c5ca086f95, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_8c279f6fe2d00a912f0609b5385ee7fa, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_e3b2fe3143b841897a865d61b3099769, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_d296a39fc8352e4a4eda252494e3d8b9, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_91813877f6169bf19e0924c69ab08db8, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_e1df3c8194c100f265143459cc2d7a6a, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_b85089638dcd3819aca7f78ac05952f0, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_9222da5245a20477d2129e95f30694dd, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_b164a40d3b03f6b21d3a619353f3de17, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc_e7751901298353597d98b8e062ea85ab, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_5298468628bd383f9e09c38789fe869d, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_12ade667ddcbdc819bff7c8da75e703e, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc_43aee894ea03bcdce682555db8fcd659, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc_433399b1b6556fba543f3fa17b666005, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_0bdd4e52f9f15ee4c7019b87d62298d7, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a25e668a1c29e12f495471cbe2e22068, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_2b5e24915c81070603c094976717fb4a, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_783feeef52daefd25ee23910e55acba3, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hd72393dac6a503a2E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8b4e85070ac881E" }>, align 8, !dbg !426
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h90b4ee2507bb572bE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4a855d1d4a3c800E" }>, align 8, !dbg !434
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17ha64b81359d81f616E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a8b535316c39fb5E" }>, align 8, !dbg !460
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17he64266cddd0dd9bfE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb47543428ae5edc3E" }>, align 8, !dbg !485
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hafa2337007f25471E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hde365927a2c09b97E" }>, align 8, !dbg !513
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h69d9d8bce16fe3d8E", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h8bae04d9d68d552aE" }>, align 8, !dbg !538
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h4a3c05a674de7d48E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17haa0c1e49979bc5f1E" }>, align 8, !dbg !547
@alloc_c955a8fc1384540f87bc38e4121a6162 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc_db4171ae4a6e4093bf7f382a23d85368 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_ad42669f44e92ceb6ee20c82222f5d1b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_27dc1e3e8098ed70b6d5c9dc6fecc197 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_6fc3bfebaa11c75067ee8c67855c0e1b = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_8db982c715f12c3d6fff79a292ea56de = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_bee90358a428637f2b2e924b432c1168 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_965ebe843576369e4be87855c2dd9d5d = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_21f34dbfe73bf3c2a46ca560620af5ee = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_65b5e1b37bb8669586518fe1db400d56 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_831a0aacdf0f1226b44faf912cfe4c70 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_6c41f34769b7ae3bdb2c01f429ceb4a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_b10b0f7e88f2e6a647488ef7d000dc57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_bc9bdefa257a580b61270336b68a564d = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc_d04655f6c5018b01ec3c6e09ea9b9b15 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc_b59578317741371a4033d59e4adbb89b = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc_4b712cb8288b26717e06a22c963b4921 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc_4322e2131bfeb91799eb52a37674f543 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc_2c2f7dfa132a9546329c76f0c8be6306 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc_1d021a359ec23a646761bad3e1526fa4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc_09f3893f7c633b1523c5f4f9a23e3cc3 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc_c86c3c9eb78bb2acff6ff35bb14839f8 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc_80b114fb6ac4f8f512c31de1e61941db = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc_64745f184c81f62da7602c9e2b10a4c8 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc_6ad77b3be6a3944d6ce80c0365ddb31a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc_b61f2032cbc3d090a75b07f8aa767b03 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc_fed11176ff4da6a94b16acb7477b7288 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc_2cc5d2992d3ac05d8f5c53377da74273 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc_59d76f6704edfe5daff03d376ffd4f11 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc_3a21bdc4d346f56b28c0449f15bf0a4f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc_239c6a21892f0322d8d6119767691661 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc_b7a152112125deca422bf9d901c258b8 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc_0c6b6138cf71a77dbd5246027014c008 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc_96abca9bcf0289be18b0174890500370 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc_98d1fdfdfa3e3c6a28fa90462ffc134e = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc_70e890022e97a2e07df89c3273dce6d5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc_bf07de937f9dd1f553a71f394fd9dd05 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17he45fb70726db11ceE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd7d531fb1711de0E" }>, align 8, !dbg !559
@alloc_7b2cc78064fe03c3405ca8a2529e3046 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h149dbe76d129e260E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fdb1cbba6554524E" }>, align 8, !dbg !577
@alloc_38e2335b87cc4a299f12c32e03854b05 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc_dd40e5863eb869d932ee7b157e155ab8 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h7705984a995cd136E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b374c04bdc63abbE" }>, align 8, !dbg !593
@alloc_84ae1eb1df5c6189d150b58f2d584f50 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc_3ba9f8e95362044024541af4b4058bfe = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc_4d43d5d7bf152c99f3bc8ea52b75e43d = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc_285daa4d0b1023762cfae8e4b10d7b44 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc_6c342f467cee9eb46aaa013cf1ccd49c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h05f4d135f8bbb1a1E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65bb0faace82c04eE" }>, align 8, !dbg !602
@alloc_d412c2ec2cb2f769019259776819e198 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc_1e53ba104d58866e1181caf8b9b4ff0f = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc_48e50f37464ed1f26e22a292f2b34de7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h0ddce5e61fb9b41eE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he26808cadd0e0fb1E" }>, align 8, !dbg !615
@alloc_ac2844eb38dd880c45087eb2263984ec = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hed0cc3a69609c38eE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8317cdfb57b55543E" }>, align 8, !dbg !623
@alloc_c6ac8b74fec8dabeaf603ceb05cce202 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc_bf4db639885a360b75c94e25c1200b09 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc_e3e1c33a94341d12adc71a813cabc58a = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h3ded63236a4db2c7E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h333dcf2a910698e3E" }>, align 8, !dbg !635
@alloc_805c84506a9de2c27b85e017759cf18e = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc_41c8c1c0eecfc69de30a9c2c27b916de = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hd0d9b7fb4c63b06cE", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h6105a4b6d872eab6E" }>, align 8, !dbg !644
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hb3a5c1ed71644a81E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h40cf68abc4b4373aE" }>, align 8, !dbg !707
@alloc_255a2bfa7c3628a36355234172e1c706 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17hc21a060b01f04f42E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0a723f082649a66E" }>, align 8, !dbg !716
@alloc_d408b2d4a318285f06540f038d8f9567 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h0d7d8346cbe7f18aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bc985dccfe51a1bE" }>, align 8, !dbg !725
@alloc_94657c504be2388292c096e8164cb1aa = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h63c6d0a0cd63b1c3E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4772244cdda6ed34E" }>, align 8, !dbg !734
@alloc_566508f82726b088e9b31614fbd7f6c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc_70d0f5fb7518bbc6fd53a741e94dca51 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc_2c85744c717760a85b03e5ba9dac3a74 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc_bfd03b28f1eb0f1516855fd7f594e951 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc_46c8cf39a32c3e5dbefc978ba68743fb = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc_56ac6cc87769dce11ccb7c003db4b3c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_4a70e343dc779c31ae78142f428af841 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_dafaffa2078a5eff3d59803b86ffd622 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_df690a2a46b93ddfad910ba9bbe39b79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_41a8ce9be0bffda31b3d408290af97da = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_54d135570180754451080559d9111855 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_f42e391d754b8bfb22f215449ac9bf70 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_3ace88701dbfa5797defbe569bd66cce = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_ceacba38f9a100163241bf15528d8f0b = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_92edb757e61ffda4211bf210439c8bfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_5a7eac48c026860f717ab651c379a98d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_eafdc2fc022de29bf3865126c27f395d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_c96d9278b59346ccfdcb09ad903ad7ac = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_29b2c604ae79ad34fd4794fe8fe1e55d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_9cfed65a90167f569ceede92e32ecd41 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_ef70afa07e97f03ea0d6b174f2b260dc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_b5acc0dad1b60c33a9330540645b56db = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_6ac50574536ff49aa367f62b88c020ad = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_84a60f40cc665e993380e8869e013c65 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_c1ee36a2ca5655f338c32dfb0848c1c2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_6c9c238293b27621b285d3f3f0315ab2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d6e90771ba36bcbd7a76cdf267ebff76 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_51c708f532f8bd3b460099dd591760ff = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc_a8ce44ce3845b24ba5dfeef8cfda2d65 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc_c80e08efdaead885d3a45381e5cd20f1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc_460442126579dd15a4cc4f66a722a171 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc_da1d77dfe6c47b0702ad778dd22ebff8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc_e813fda33c33e38665803c55f01a1a57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc_a8dbd27176c38bc9e64e411c4f427e55 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc_2b146486e0c0afe34bcc1d3cb9dba7da = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc_aef9fa4754c9b4fc5a7f6619d0497dbd = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc_2b5f13e3e381e4ce480fe877b2654bbe = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a8dbd27176c38bc9e64e411c4f427e55, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_2b146486e0c0afe34bcc1d3cb9dba7da, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_aef9fa4754c9b4fc5a7f6619d0497dbd, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h6f52d482fe6eb505E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4ab93454e432c1deE" }>, align 8, !dbg !743
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h1c37c6353360acb6E", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h2e9f9852b1e27203E" }>, align 8, !dbg !751
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h2118f8b3dbc5501dE", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h29dee07bab90153eE" }>, align 8, !dbg !760
@alloc_e5e0822bae167f253a4cb2947d762ec0 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc_e935021b2c7ba681913f048554e1c5c1 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc_2024958bb37f15a1794a32079e00722f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc_bd79480061b020810849620981049cb4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc_2b7001d9e7e041cffc3e8ea213d6350c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc_e85c31827ed554be766c198415c741b5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_1f0cb997af4f3e81a37f09e897bba0b3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_ed571738fca5c0da22b89e04bb9ebe9a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h66c2e6f590846240E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !850 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !922, metadata !DIExpression()), !dbg !927
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !928
  %e.0 = load i64, ptr %6, align 8, !dbg !928, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !928
  %e.1 = load i64, ptr %7, align 8, !dbg !928
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !928
  store i64 %e.0, ptr %8, align 8, !dbg !928
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !928
  store i64 %e.1, ptr %9, align 8, !dbg !928
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !923, metadata !DIExpression()), !dbg !930
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !940
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !942
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !942
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !943
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !943
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !944
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !944
  store i64 %_3.0, ptr %14, align 8, !dbg !944
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !944
  store i64 %_3.1, ptr %15, align 8, !dbg !944
  store i64 1, ptr %0, align 8, !dbg !944
  ret void, !dbg !945
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9acdef872e19e212E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !946 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !976, metadata !DIExpression()), !dbg !980
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !981
  %e.0 = load i64, ptr %6, align 8, !dbg !981, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !981
  %e.1 = load i64, ptr %7, align 8, !dbg !981
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !981
  store i64 %e.0, ptr %8, align 8, !dbg !981
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !981
  store i64 %e.1, ptr %9, align 8, !dbg !981
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !977, metadata !DIExpression()), !dbg !982
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !983
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !985
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !985
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !986
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !986
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !987
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !987
  store i64 %_3.0, ptr %14, align 8, !dbg !987
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !987
  store i64 %_3.1, ptr %15, align 8, !dbg !987
  store i64 1, ptr %0, align 8, !dbg !987
  ret void, !dbg !988
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd87ac80b590dd383E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !989 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1019, metadata !DIExpression()), !dbg !1023
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1024
  %e.0 = load i64, ptr %6, align 8, !dbg !1024, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1024
  %e.1 = load i64, ptr %7, align 8, !dbg !1024
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1024
  store i64 %e.0, ptr %8, align 8, !dbg !1024
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1024
  store i64 %e.1, ptr %9, align 8, !dbg !1024
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1020, metadata !DIExpression()), !dbg !1025
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !1026
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !1028
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1028
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1029
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1029
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1030
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1030
  store i64 %_3.0, ptr %14, align 8, !dbg !1030
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1030
  store i64 %_3.1, ptr %15, align 8, !dbg !1030
  store i64 1, ptr %0, align 8, !dbg !1030
  ret void, !dbg !1031
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17hb800c1602cd230a7E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1032 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1039, metadata !DIExpression()), !dbg !1041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1040, metadata !DIExpression()), !dbg !1042
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hb48d296f085d4979E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1043
  ret i1 %0, !dbg !1044
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h00b122ecea781686E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1045 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1057, metadata !DIExpression()), !dbg !1061
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1062
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1062, !nonnull !25, !align !1063, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1062
  %_3.1 = load i64, ptr %1, align 8, !dbg !1062, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6fd71b63bac83f94E"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1064
  ret i1 %2, !dbg !1065
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f340914de895523E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1066 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1076, metadata !DIExpression()), !dbg !1080
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1077, metadata !DIExpression()), !dbg !1081
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1082
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1082, !nonnull !25, !align !1083, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1082
  %_3.1 = load i64, ptr %1, align 8, !dbg !1082, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h07616fbd080f1c67E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1084
  ret i1 %2, !dbg !1085
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h167afac1fc3de7feE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1086 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1096, metadata !DIExpression()), !dbg !1100
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1097, metadata !DIExpression()), !dbg !1101
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1102
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1102, !nonnull !25, !align !1083, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1102
  %_3.1 = load i64, ptr %1, align 8, !dbg !1102, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7453d8e92ce71322E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1103
  ret i1 %2, !dbg !1104
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h333dcf2a910698e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1105 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1110, metadata !DIExpression()), !dbg !1114
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1111, metadata !DIExpression()), !dbg !1115
  %_3 = load ptr, ptr %self, align 8, !dbg !1116, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h88049d8dabadafd9E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1117
  ret i1 %0, !dbg !1118
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h385ee2dec526990aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1119 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1124, metadata !DIExpression()), !dbg !1128
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1125, metadata !DIExpression()), !dbg !1129
  %_3 = load ptr, ptr %self, align 8, !dbg !1130, !nonnull !25, !align !1131, !noundef !25
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17he410caa3f21b25ccE"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1132
  ret i1 %0, !dbg !1133
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h40cf68abc4b4373aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1134 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1139, metadata !DIExpression()), !dbg !1143
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1140, metadata !DIExpression()), !dbg !1144
  %_3 = load ptr, ptr %self, align 8, !dbg !1145, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa07a5fa842557c9E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1146
  ret i1 %0, !dbg !1147
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4772244cdda6ed34E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1148 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1153, metadata !DIExpression()), !dbg !1157
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1154, metadata !DIExpression()), !dbg !1158
  %_3 = load ptr, ptr %self, align 8, !dbg !1159, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2abb162ef6841ed3E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1160
  ret i1 %0, !dbg !1161
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h615598e0f4be1f1bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1162 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1167, metadata !DIExpression()), !dbg !1169
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1168, metadata !DIExpression()), !dbg !1170
  %_3 = load ptr, ptr %self, align 8, !dbg !1171, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a87644cc9aea53aE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1172
  ret i1 %0, !dbg !1173
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65bb0faace82c04eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1174 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1179, metadata !DIExpression()), !dbg !1183
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1180, metadata !DIExpression()), !dbg !1184
  %_3 = load ptr, ptr %self, align 8, !dbg !1185, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3878cbc1b3bf357bE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1186
  ret i1 %0, !dbg !1187
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b374c04bdc63abbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1188 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1193, metadata !DIExpression()), !dbg !1197
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1194, metadata !DIExpression()), !dbg !1198
  %_3 = load ptr, ptr %self, align 8, !dbg !1199, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6d52b63a229fd19E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1200
  ret i1 %0, !dbg !1201
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bc985dccfe51a1bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1202 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1207, metadata !DIExpression()), !dbg !1211
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1208, metadata !DIExpression()), !dbg !1212
  %_3 = load ptr, ptr %self, align 8, !dbg !1213, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbeaaa4d2f46e4348E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1214
  ret i1 %0, !dbg !1215
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8317cdfb57b55543E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1216 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1221, metadata !DIExpression()), !dbg !1225
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1222, metadata !DIExpression()), !dbg !1226
  %_3 = load ptr, ptr %self, align 8, !dbg !1227, !nonnull !25, !align !1131, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17hed827f6fe77b3c04E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1228
  ret i1 %0, !dbg !1229
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fdb1cbba6554524E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1230 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1235, metadata !DIExpression()), !dbg !1239
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1236, metadata !DIExpression()), !dbg !1240
  %_3 = load ptr, ptr %self, align 8, !dbg !1241, !nonnull !25, !align !1083, !noundef !25
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he26808cadd0e0fb1E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1242
  ret i1 %0, !dbg !1243
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17haa0c1e49979bc5f1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1244 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1249, metadata !DIExpression()), !dbg !1253
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1250, metadata !DIExpression()), !dbg !1254
  %_3 = load ptr, ptr %self, align 8, !dbg !1255, !nonnull !25, !align !1063, !noundef !25
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h135866965d1e7641E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1256
  ret i1 %0, !dbg !1257
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17habce008bf4e6373aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1258 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1263, metadata !DIExpression()), !dbg !1267
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1264, metadata !DIExpression()), !dbg !1268
  %_3 = load ptr, ptr %self, align 8, !dbg !1269, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h4f8a6e74a098cadeE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1270
  ret i1 %0, !dbg !1271
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0a723f082649a66E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1272 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1277, metadata !DIExpression()), !dbg !1281
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1278, metadata !DIExpression()), !dbg !1282
  %_3 = load ptr, ptr %self, align 8, !dbg !1283, !nonnull !25, !align !1083, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h266794b63481cbf9E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1284
  ret i1 %0, !dbg !1285
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcc22a495f33dbc71E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1286 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1291, metadata !DIExpression()), !dbg !1293
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1292, metadata !DIExpression()), !dbg !1294
  %_3 = load ptr, ptr %self, align 8, !dbg !1295, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8b4e85070ac881E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1296
  ret i1 %0, !dbg !1297
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h42ad9028cab4262eE"(ptr align 2 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1298 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1313, metadata !DIExpression()), !dbg !1321
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1314, metadata !DIExpression()), !dbg !1322
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h7d3c1bafc8d97a46E(ptr align 8 %range, i64 16) #8, !dbg !1323
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1323
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1323
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1323
  store i64 %range.0, ptr %5, align 8, !dbg !1323
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1323
  store i64 %range.1, ptr %6, align 8, !dbg !1323
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1315, metadata !DIExpression()), !dbg !1324
  %_6 = icmp ult i64 %range.0, 16, !dbg !1325
  %_5 = xor i1 %_6, true, !dbg !1326
  br i1 %_5, label %bb2, label %bb3, !dbg !1326

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1327
  %_9 = xor i1 %_10, true, !dbg !1328
  br i1 %_9, label %bb4, label %bb5, !dbg !1328

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1326
  unreachable, !dbg !1326

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1329
  %_13 = xor i1 %_14, true, !dbg !1330
  br i1 %_13, label %bb6, label %bb7, !dbg !1330

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1328
  unreachable, !dbg !1328

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1331, !noundef !25
  %_23.0 = sub i64 16, %range.1, !dbg !1332
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1332
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1332
  br i1 %7, label %panic, label %bb8, !dbg !1332

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1330
  unreachable, !dbg !1330

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 16, !dbg !1331
  %8 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1331
  br i1 %8, label %bb9, label %panic1, !dbg !1331

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1332
  unreachable, !dbg !1332

bb9:                                              ; preds = %bb8
  %9 = trunc i64 %_23.0 to i16, !dbg !1331
  %10 = and i16 %9, 15, !dbg !1331
  %_19 = shl i16 %_20, %10, !dbg !1331
  %_27.0 = sub i64 16, %range.1, !dbg !1333
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1333
  %11 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1333
  br i1 %11, label %panic2, label %bb10, !dbg !1333

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1331
  unreachable, !dbg !1331

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 16, !dbg !1331
  %12 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1331
  br i1 %12, label %bb11, label %panic3, !dbg !1331

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1333
  unreachable, !dbg !1333

bb11:                                             ; preds = %bb10
  %13 = trunc i64 %_27.0 to i16, !dbg !1331
  %14 = and i16 %13, 15, !dbg !1331
  %bits = lshr i16 %_19, %14, !dbg !1331
  store i16 %bits, ptr %bits.dbg.spill, align 2, !dbg !1331
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1334
  %_30 = icmp ult i64 %range.0, 16, !dbg !1335
  %15 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1335
  br i1 %15, label %bb12, label %panic4, !dbg !1335

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1331
  unreachable, !dbg !1331

bb12:                                             ; preds = %bb11
  %16 = trunc i64 %range.0 to i16, !dbg !1335
  %17 = and i16 %16, 15, !dbg !1335
  %18 = lshr i16 %bits, %17, !dbg !1335
  ret i16 %18, !dbg !1336

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1335
  unreachable, !dbg !1335
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17ha462a6a83dbc2871E"(ptr align 8 %self, i64 %bit) unnamed_addr #0 !dbg !1337 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1342, metadata !DIExpression()), !dbg !1344
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1343, metadata !DIExpression()), !dbg !1345
  %_4 = icmp ult i64 %bit, 64, !dbg !1346
  %_3 = xor i1 %_4, true, !dbg !1347
  br i1 %_3, label %bb1, label %bb2, !dbg !1347

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1348, !noundef !25
  %_9 = icmp ult i64 %bit, 64, !dbg !1349
  %0 = call i1 @llvm.expect.i1(i1 %_9, i1 true), !dbg !1349
  br i1 %0, label %bb3, label %panic, !dbg !1349

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_6923360c3161738641b3989c6181ce08, i64 40, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1347
  unreachable, !dbg !1347

bb3:                                              ; preds = %bb2
  %1 = and i64 %bit, 63, !dbg !1349
  %_8 = shl i64 1, %1, !dbg !1349
  %_6 = and i64 %_7, %_8, !dbg !1350
  %2 = icmp ne i64 %_6, 0, !dbg !1350
  ret i1 %2, !dbg !1351

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1349
  unreachable, !dbg !1349
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4c6915129424b6daE"(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !1352 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1359, metadata !DIExpression()), !dbg !1367
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1360, metadata !DIExpression()), !dbg !1368
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hf549d8eb7ad7eef2E(ptr align 8 %range, i64 64) #8, !dbg !1369
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1369
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1369
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1369
  store i64 %range.0, ptr %2, align 8, !dbg !1369
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1369
  store i64 %range.1, ptr %3, align 8, !dbg !1369
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1361, metadata !DIExpression()), !dbg !1370
  %_6 = icmp ult i64 %range.0, 64, !dbg !1371
  %_5 = xor i1 %_6, true, !dbg !1372
  br i1 %_5, label %bb2, label %bb3, !dbg !1372

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1373
  %_9 = xor i1 %_10, true, !dbg !1374
  br i1 %_9, label %bb4, label %bb5, !dbg !1374

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1372
  unreachable, !dbg !1372

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1375
  %_13 = xor i1 %_14, true, !dbg !1376
  br i1 %_13, label %bb6, label %bb7, !dbg !1376

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1374
  unreachable, !dbg !1374

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1377, !noundef !25
  %_23.0 = sub i64 64, %range.1, !dbg !1378
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1378
  %4 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1378
  br i1 %4, label %panic, label %bb8, !dbg !1378

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1376
  unreachable, !dbg !1376

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1377
  %5 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1377
  br i1 %5, label %bb9, label %panic1, !dbg !1377

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1378
  unreachable, !dbg !1378

bb9:                                              ; preds = %bb8
  %6 = and i64 %_23.0, 63, !dbg !1377
  %_19 = shl i64 %_20, %6, !dbg !1377
  %_27.0 = sub i64 64, %range.1, !dbg !1379
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1379
  %7 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1379
  br i1 %7, label %panic2, label %bb10, !dbg !1379

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1377
  unreachable, !dbg !1377

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1377
  %8 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1377
  br i1 %8, label %bb11, label %panic3, !dbg !1377

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1379
  unreachable, !dbg !1379

bb11:                                             ; preds = %bb10
  %9 = and i64 %_27.0, 63, !dbg !1377
  %bits = lshr i64 %_19, %9, !dbg !1377
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1377
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1363, metadata !DIExpression()), !dbg !1380
  %_30 = icmp ult i64 %range.0, 64, !dbg !1381
  %10 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1381
  br i1 %10, label %bb12, label %panic4, !dbg !1381

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1377
  unreachable, !dbg !1377

bb12:                                             ; preds = %bb11
  %11 = and i64 %range.0, 63, !dbg !1381
  %12 = lshr i64 %bits, %11, !dbg !1381
  ret i64 %12, !dbg !1382

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1381
  unreachable, !dbg !1381
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E"(ptr align 8 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1383 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1387, metadata !DIExpression()), !dbg !1393
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1388, metadata !DIExpression()), !dbg !1394
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h7d3c1bafc8d97a46E(ptr align 8 %range, i64 64) #8, !dbg !1395
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1395
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1395
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1395
  store i64 %range.0, ptr %5, align 8, !dbg !1395
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1395
  store i64 %range.1, ptr %6, align 8, !dbg !1395
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1396
  %_6 = icmp ult i64 %range.0, 64, !dbg !1397
  %_5 = xor i1 %_6, true, !dbg !1398
  br i1 %_5, label %bb2, label %bb3, !dbg !1398

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1399
  %_9 = xor i1 %_10, true, !dbg !1400
  br i1 %_9, label %bb4, label %bb5, !dbg !1400

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1398
  unreachable, !dbg !1398

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1401
  %_13 = xor i1 %_14, true, !dbg !1402
  br i1 %_13, label %bb6, label %bb7, !dbg !1402

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1400
  unreachable, !dbg !1400

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1403, !noundef !25
  %_23.0 = sub i64 64, %range.1, !dbg !1404
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1404
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1404
  br i1 %7, label %panic, label %bb8, !dbg !1404

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1402
  unreachable, !dbg !1402

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1403
  %8 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1403
  br i1 %8, label %bb9, label %panic1, !dbg !1403

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1404
  unreachable, !dbg !1404

bb9:                                              ; preds = %bb8
  %9 = and i64 %_23.0, 63, !dbg !1403
  %_19 = shl i64 %_20, %9, !dbg !1403
  %_27.0 = sub i64 64, %range.1, !dbg !1405
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1405
  %10 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1405
  br i1 %10, label %panic2, label %bb10, !dbg !1405

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1403
  unreachable, !dbg !1403

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1403
  %11 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1403
  br i1 %11, label %bb11, label %panic3, !dbg !1403

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1405
  unreachable, !dbg !1405

bb11:                                             ; preds = %bb10
  %12 = and i64 %_27.0, 63, !dbg !1403
  %bits = lshr i64 %_19, %12, !dbg !1403
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1403
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1406
  %_30 = icmp ult i64 %range.0, 64, !dbg !1407
  %13 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1407
  br i1 %13, label %bb12, label %panic4, !dbg !1407

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1403
  unreachable, !dbg !1403

bb12:                                             ; preds = %bb11
  %14 = and i64 %range.0, 63, !dbg !1407
  %15 = lshr i64 %bits, %14, !dbg !1407
  ret i64 %15, !dbg !1408

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1407
  unreachable, !dbg !1407
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h785e035ab0cdafccE"(ptr align 8 %self, i64 %0, i64 %value) unnamed_addr #0 !dbg !1409 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1414, metadata !DIExpression()), !dbg !1421
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1415, metadata !DIExpression()), !dbg !1422
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1416, metadata !DIExpression()), !dbg !1423
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hf549d8eb7ad7eef2E(ptr align 8 %range, i64 64) #8, !dbg !1424
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1424
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1424
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1424
  store i64 %range.0, ptr %2, align 8, !dbg !1424
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1424
  store i64 %range.1, ptr %3, align 8, !dbg !1424
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1417, metadata !DIExpression()), !dbg !1425
  %_7 = icmp ult i64 %range.0, 64, !dbg !1426
  %_6 = xor i1 %_7, true, !dbg !1427
  br i1 %_6, label %bb2, label %bb3, !dbg !1427

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1428
  %_10 = xor i1 %_11, true, !dbg !1429
  br i1 %_10, label %bb4, label %bb5, !dbg !1429

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1427
  unreachable, !dbg !1427

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1430
  %_14 = xor i1 %_15, true, !dbg !1431
  br i1 %_14, label %bb6, label %bb7, !dbg !1431

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1429
  unreachable, !dbg !1429

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1432
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1432
  %4 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1432
  br i1 %4, label %panic, label %bb8, !dbg !1432

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1431
  unreachable, !dbg !1431

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1433
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1433
  %5 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1433
  br i1 %5, label %panic1, label %bb9, !dbg !1433

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1432
  unreachable, !dbg !1432

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1434
  %6 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1434
  br i1 %6, label %bb10, label %panic2, !dbg !1434

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1433
  unreachable, !dbg !1433

bb10:                                             ; preds = %bb9
  %7 = and i64 %_28.0, 63, !dbg !1434
  %_22 = shl i64 %value, %7, !dbg !1434
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1435
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1435
  %8 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1435
  br i1 %8, label %panic3, label %bb11, !dbg !1435

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1434
  unreachable, !dbg !1434

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1436
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1436
  %9 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1436
  br i1 %9, label %panic4, label %bb12, !dbg !1436

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1435
  unreachable, !dbg !1435

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1434
  %10 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1434
  br i1 %10, label %bb13, label %panic5, !dbg !1434

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1436
  unreachable, !dbg !1436

bb13:                                             ; preds = %bb12
  %11 = and i64 %_35.0, 63, !dbg !1434
  %_21 = lshr i64 %_22, %11, !dbg !1434
  %_20 = icmp eq i64 %_21, %value, !dbg !1434
  %_19 = xor i1 %_20, true, !dbg !1437
  br i1 %_19, label %bb14, label %bb15, !dbg !1437

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1434
  unreachable, !dbg !1434

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1438
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1438
  %12 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1438
  br i1 %12, label %panic6, label %bb16, !dbg !1438

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1437
  unreachable, !dbg !1437

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1439
  %13 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1439
  br i1 %13, label %bb17, label %panic7, !dbg !1439

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1438
  unreachable, !dbg !1438

bb17:                                             ; preds = %bb16
  %14 = and i64 %_46.0, 63, !dbg !1439
  %_42 = shl i64 -1, %14, !dbg !1439
  %_50.0 = sub i64 64, %range.1, !dbg !1440
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1440
  %15 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1440
  br i1 %15, label %panic8, label %bb18, !dbg !1440

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1439
  unreachable, !dbg !1439

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1439
  %16 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1439
  br i1 %16, label %bb19, label %panic9, !dbg !1439

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1440
  unreachable, !dbg !1440

bb19:                                             ; preds = %bb18
  %17 = and i64 %_50.0, 63, !dbg !1439
  %_41 = lshr i64 %_42, %17, !dbg !1439
  %_53 = icmp ult i64 %range.0, 64, !dbg !1439
  %18 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1439
  br i1 %18, label %bb20, label %panic10, !dbg !1439

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1439
  unreachable, !dbg !1439

bb20:                                             ; preds = %bb19
  %19 = and i64 %range.0, 63, !dbg !1439
  %_40 = lshr i64 %_41, %19, !dbg !1439
  %_55 = icmp ult i64 %range.0, 64, !dbg !1441
  %20 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1441
  br i1 %20, label %bb21, label %panic11, !dbg !1441

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1439
  unreachable, !dbg !1439

bb21:                                             ; preds = %bb20
  %21 = and i64 %range.0, 63, !dbg !1441
  %_39 = shl i64 %_40, %21, !dbg !1441
  %bitmask = xor i64 %_39, -1, !dbg !1442
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1442
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1419, metadata !DIExpression()), !dbg !1443
  %_57 = load i64, ptr %self, align 8, !dbg !1444, !noundef !25
  %_56 = and i64 %_57, %bitmask, !dbg !1445
  %_60 = icmp ult i64 %range.0, 64, !dbg !1446
  %22 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1446
  br i1 %22, label %bb22, label %panic12, !dbg !1446

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1441
  unreachable, !dbg !1441

bb22:                                             ; preds = %bb21
  %23 = and i64 %range.0, 63, !dbg !1446
  %_58 = shl i64 %value, %23, !dbg !1446
  %24 = or i64 %_56, %_58, !dbg !1447
  store i64 %24, ptr %self, align 8, !dbg !1447
  ret ptr %self, !dbg !1448

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1446
  unreachable, !dbg !1446
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value) unnamed_addr #0 !dbg !1449 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1453, metadata !DIExpression()), !dbg !1460
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1454, metadata !DIExpression()), !dbg !1461
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1455, metadata !DIExpression()), !dbg !1462
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h7d3c1bafc8d97a46E(ptr align 8 %range, i64 64) #8, !dbg !1463
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1463
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1463
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1463
  store i64 %range.0, ptr %5, align 8, !dbg !1463
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1463
  store i64 %range.1, ptr %6, align 8, !dbg !1463
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1456, metadata !DIExpression()), !dbg !1464
  %_7 = icmp ult i64 %range.0, 64, !dbg !1465
  %_6 = xor i1 %_7, true, !dbg !1466
  br i1 %_6, label %bb2, label %bb3, !dbg !1466

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1467
  %_10 = xor i1 %_11, true, !dbg !1468
  br i1 %_10, label %bb4, label %bb5, !dbg !1468

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1466
  unreachable, !dbg !1466

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1469
  %_14 = xor i1 %_15, true, !dbg !1470
  br i1 %_14, label %bb6, label %bb7, !dbg !1470

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1468
  unreachable, !dbg !1468

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1471
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1471
  %7 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1471
  br i1 %7, label %panic, label %bb8, !dbg !1471

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1470
  unreachable, !dbg !1470

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1472
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1472
  %8 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1472
  br i1 %8, label %panic1, label %bb9, !dbg !1472

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1471
  unreachable, !dbg !1471

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1473
  %9 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1473
  br i1 %9, label %bb10, label %panic2, !dbg !1473

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1472
  unreachable, !dbg !1472

bb10:                                             ; preds = %bb9
  %10 = and i64 %_28.0, 63, !dbg !1473
  %_22 = shl i64 %value, %10, !dbg !1473
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1474
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1474
  %11 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1474
  br i1 %11, label %panic3, label %bb11, !dbg !1474

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1473
  unreachable, !dbg !1473

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1475
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1475
  %12 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1475
  br i1 %12, label %panic4, label %bb12, !dbg !1475

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1474
  unreachable, !dbg !1474

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1473
  %13 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1473
  br i1 %13, label %bb13, label %panic5, !dbg !1473

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1475
  unreachable, !dbg !1475

bb13:                                             ; preds = %bb12
  %14 = and i64 %_35.0, 63, !dbg !1473
  %_21 = lshr i64 %_22, %14, !dbg !1473
  %_20 = icmp eq i64 %_21, %value, !dbg !1473
  %_19 = xor i1 %_20, true, !dbg !1476
  br i1 %_19, label %bb14, label %bb15, !dbg !1476

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1473
  unreachable, !dbg !1473

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1477
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1477
  %15 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1477
  br i1 %15, label %panic6, label %bb16, !dbg !1477

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1476
  unreachable, !dbg !1476

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1478
  %16 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1478
  br i1 %16, label %bb17, label %panic7, !dbg !1478

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1477
  unreachable, !dbg !1477

bb17:                                             ; preds = %bb16
  %17 = and i64 %_46.0, 63, !dbg !1478
  %_42 = shl i64 -1, %17, !dbg !1478
  %_50.0 = sub i64 64, %range.1, !dbg !1479
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1479
  %18 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1479
  br i1 %18, label %panic8, label %bb18, !dbg !1479

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1478
  unreachable, !dbg !1478

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1478
  %19 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1478
  br i1 %19, label %bb19, label %panic9, !dbg !1478

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1479
  unreachable, !dbg !1479

bb19:                                             ; preds = %bb18
  %20 = and i64 %_50.0, 63, !dbg !1478
  %_41 = lshr i64 %_42, %20, !dbg !1478
  %_53 = icmp ult i64 %range.0, 64, !dbg !1478
  %21 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1478
  br i1 %21, label %bb20, label %panic10, !dbg !1478

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1478
  unreachable, !dbg !1478

bb20:                                             ; preds = %bb19
  %22 = and i64 %range.0, 63, !dbg !1478
  %_40 = lshr i64 %_41, %22, !dbg !1478
  %_55 = icmp ult i64 %range.0, 64, !dbg !1480
  %23 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1480
  br i1 %23, label %bb21, label %panic11, !dbg !1480

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1478
  unreachable, !dbg !1478

bb21:                                             ; preds = %bb20
  %24 = and i64 %range.0, 63, !dbg !1480
  %_39 = shl i64 %_40, %24, !dbg !1480
  %bitmask = xor i64 %_39, -1, !dbg !1481
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1481
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1458, metadata !DIExpression()), !dbg !1482
  %_57 = load i64, ptr %self, align 8, !dbg !1483, !noundef !25
  %_56 = and i64 %_57, %bitmask, !dbg !1484
  %_60 = icmp ult i64 %range.0, 64, !dbg !1485
  %25 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1485
  br i1 %25, label %bb22, label %panic12, !dbg !1485

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1480
  unreachable, !dbg !1480

bb22:                                             ; preds = %bb21
  %26 = and i64 %range.0, 63, !dbg !1485
  %_58 = shl i64 %value, %26, !dbg !1485
  %27 = or i64 %_56, %_58, !dbg !1486
  store i64 %27, ptr %self, align 8, !dbg !1486
  ret ptr %self, !dbg !1487

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1485
  unreachable, !dbg !1485
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h046df36afc741411E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1488 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1499, metadata !DIExpression()), !dbg !1501
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17he5d07e01f1d5d034E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1502
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h45e80dbfa2144b65E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1503
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1503
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1503
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hde0638cb8970483aE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1502
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hf52ba88e24d132f6E(ptr align 8 %_4) #8, !dbg !1502
  ret i1 %3, !dbg !1504
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h07616fbd080f1c67E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1505 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1509, metadata !DIExpression()), !dbg !1511
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1510, metadata !DIExpression()), !dbg !1512
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17he5d07e01f1d5d034E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1513
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hfa47e0b7509158b3E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1514
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1514
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1514
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hc9635e3831fb2a12E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1513
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hf52ba88e24d132f6E(ptr align 8 %_4) #8, !dbg !1513
  ret i1 %3, !dbg !1515
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6fd71b63bac83f94E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1516 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1520, metadata !DIExpression()), !dbg !1522
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1521, metadata !DIExpression()), !dbg !1523
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17he5d07e01f1d5d034E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1524
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h5825523f7adf1b99E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1525
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1525
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1525
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h0564211142f88fc1E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1524
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hf52ba88e24d132f6E(ptr align 8 %_4) #8, !dbg !1524
  ret i1 %3, !dbg !1526
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7453d8e92ce71322E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1527 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1531, metadata !DIExpression()), !dbg !1533
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1532, metadata !DIExpression()), !dbg !1534
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17he5d07e01f1d5d034E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1535
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hacc62106bedb4b3fE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1536
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1536
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1536
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd28238580aae066eE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1535
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hf52ba88e24d132f6E(ptr align 8 %_4) #8, !dbg !1535
  ret i1 %3, !dbg !1537
}

; core::fmt::rt::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt5Count2Is17h7328cb66bb8d6f51E(i64 %_1) unnamed_addr #0 !dbg !1538 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1545, metadata !DIExpression()), !dbg !1546
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1546
  store i64 %_1, ptr %1, align 8, !dbg !1546
  store i64 0, ptr %0, align 8, !dbg !1546
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1546
  %3 = load i64, ptr %2, align 8, !dbg !1546, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1546
  %5 = load i64, ptr %4, align 8, !dbg !1546
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !1546
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1546
  ret { i64, i64 } %7, !dbg !1546
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h4144a7bd8661d517E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1547 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1554, metadata !DIExpression()), !dbg !1556
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1555, metadata !DIExpression()), !dbg !1557
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h53369918fec5ec93E(ptr align 8 %f) #8, !dbg !1558
  br i1 %_3, label %bb2, label %bb3, !dbg !1558

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h13f9b58d1d513253E(ptr align 8 %f) #8, !dbg !1559
  br i1 %_5, label %bb5, label %bb6, !dbg !1559

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h01b142c7181dd992E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1560
  %2 = zext i1 %1 to i8, !dbg !1560
  store i8 %2, ptr %0, align 1, !dbg !1560
  br label %bb7, !dbg !1560

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1561, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1561
  ret i1 %4, !dbg !1561

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h4073bb4df4923286E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1563
  %6 = zext i1 %5 to i8, !dbg !1563
  store i8 %6, ptr %0, align 1, !dbg !1563
  br label %bb7, !dbg !1563

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17hc1e49eebe111ac3fE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1564
  %8 = zext i1 %7 to i8, !dbg !1564
  store i8 %8, ptr %0, align 1, !dbg !1564
  br label %bb7, !dbg !1564
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4ab93454e432c1deE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1565 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1570, metadata !DIExpression()), !dbg !1572
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1571, metadata !DIExpression()), !dbg !1573
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h53369918fec5ec93E(ptr align 8 %f) #8, !dbg !1574
  br i1 %_3, label %bb2, label %bb3, !dbg !1574

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h13f9b58d1d513253E(ptr align 8 %f) #8, !dbg !1575
  br i1 %_5, label %bb5, label %bb6, !dbg !1575

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hb81d13d043ef51c9E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1576
  %2 = zext i1 %1 to i8, !dbg !1576
  store i8 %2, ptr %0, align 1, !dbg !1576
  br label %bb7, !dbg !1576

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1577, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1577
  ret i1 %4, !dbg !1577

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h7135f90cf42e8d03E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1578
  %6 = zext i1 %5 to i8, !dbg !1578
  store i8 %6, ptr %0, align 1, !dbg !1578
  br label %bb7, !dbg !1578

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h5c2128be05ede0f4E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1579
  %8 = zext i1 %7 to i8, !dbg !1579
  store i8 %8, ptr %0, align 1, !dbg !1579
  br label %bb7, !dbg !1579
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h3d0c7ab8f9b5df04E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1580 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1585, metadata !DIExpression()), !dbg !1587
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1586, metadata !DIExpression()), !dbg !1588
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h53369918fec5ec93E(ptr align 8 %f) #8, !dbg !1589
  br i1 %_3, label %bb2, label %bb3, !dbg !1589

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h13f9b58d1d513253E(ptr align 8 %f) #8, !dbg !1590
  br i1 %_5, label %bb5, label %bb6, !dbg !1590

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1591
  %2 = zext i1 %1 to i8, !dbg !1591
  store i8 %2, ptr %0, align 1, !dbg !1591
  br label %bb7, !dbg !1591

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1592, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1592
  ret i1 %4, !dbg !1592

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hf7f02d87d7b2883bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1593
  %6 = zext i1 %5 to i8, !dbg !1593
  store i8 %6, ptr %0, align 1, !dbg !1593
  br label %bb7, !dbg !1593

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1594
  %8 = zext i1 %7 to i8, !dbg !1594
  store i8 %8, ptr %0, align 1, !dbg !1594
  br label %bb7, !dbg !1594
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h0564211142f88fc1E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1595 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1630, metadata !DIExpression()), !dbg !1636
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1631, metadata !DIExpression()), !dbg !1637
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1632, metadata !DIExpression()), !dbg !1638
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1634, metadata !DIExpression()), !dbg !1639
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha92bd84aea10bf93E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1640
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1640
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1640
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1640
  store ptr %_3.0, ptr %3, align 8, !dbg !1640
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1640
  store ptr %_3.1, ptr %4, align 8, !dbg !1640
  br label %bb2, !dbg !1641

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb2f9e927d8ab5f84E"(ptr align 8 %iter) #8, !dbg !1638
  store ptr %5, ptr %_5, align 8, !dbg !1638
  %6 = load ptr, ptr %_5, align 8, !dbg !1638, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1638
  %8 = icmp eq i64 %7, 0, !dbg !1638
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1638
  %9 = icmp eq i64 %_7, 0, !dbg !1638
  br i1 %9, label %bb6, label %bb4, !dbg !1638

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1642

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1643, !nonnull !25, !align !1063, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1643
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7cd86476249c3b94E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1644
  br label %bb2, !dbg !1645

bb5:                                              ; No predecessors!
  unreachable, !dbg !1638
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hc9635e3831fb2a12E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1646 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1666, metadata !DIExpression()), !dbg !1672
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1667, metadata !DIExpression()), !dbg !1673
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1668, metadata !DIExpression()), !dbg !1674
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1670, metadata !DIExpression()), !dbg !1675
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3540659dcbabdd90E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1676
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1676
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1676
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1676
  store ptr %_3.0, ptr %3, align 8, !dbg !1676
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1676
  store ptr %_3.1, ptr %4, align 8, !dbg !1676
  br label %bb2, !dbg !1677

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hedceb5b69f36862dE"(ptr align 8 %iter) #8, !dbg !1674
  store ptr %5, ptr %_5, align 8, !dbg !1674
  %6 = load ptr, ptr %_5, align 8, !dbg !1674, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1674
  %8 = icmp eq i64 %7, 0, !dbg !1674
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1674
  %9 = icmp eq i64 %_7, 0, !dbg !1674
  br i1 %9, label %bb6, label %bb4, !dbg !1674

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1678

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1679, !nonnull !25, !align !1083, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1679
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7cd86476249c3b94E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1680
  br label %bb2, !dbg !1681

bb5:                                              ; No predecessors!
  unreachable, !dbg !1674
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd28238580aae066eE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1682 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1702, metadata !DIExpression()), !dbg !1708
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1703, metadata !DIExpression()), !dbg !1709
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1704, metadata !DIExpression()), !dbg !1710
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1706, metadata !DIExpression()), !dbg !1711
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hc6ada968537cf5a3E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1712
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1712
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1712
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1712
  store ptr %_3.0, ptr %3, align 8, !dbg !1712
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1712
  store ptr %_3.1, ptr %4, align 8, !dbg !1712
  br label %bb2, !dbg !1713

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd7ac597b7a3bab5fE"(ptr align 8 %iter) #8, !dbg !1710
  store ptr %5, ptr %_5, align 8, !dbg !1710
  %6 = load ptr, ptr %_5, align 8, !dbg !1710, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1710
  %8 = icmp eq i64 %7, 0, !dbg !1710
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1710
  %9 = icmp eq i64 %_7, 0, !dbg !1710
  br i1 %9, label %bb6, label %bb4, !dbg !1710

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1714

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1715, !nonnull !25, !align !1083, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1715
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7cd86476249c3b94E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1716
  br label %bb2, !dbg !1717

bb5:                                              ; No predecessors!
  unreachable, !dbg !1710
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hde0638cb8970483aE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1718 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1738, metadata !DIExpression()), !dbg !1744
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1739, metadata !DIExpression()), !dbg !1745
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1740, metadata !DIExpression()), !dbg !1746
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1742, metadata !DIExpression()), !dbg !1747
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8dac6fa31d2a5fe7E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1748
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1748
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1748
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1748
  store ptr %_3.0, ptr %3, align 8, !dbg !1748
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1748
  store ptr %_3.1, ptr %4, align 8, !dbg !1748
  br label %bb2, !dbg !1749

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h95c5f4779826f862E"(ptr align 8 %iter) #8, !dbg !1746
  store ptr %5, ptr %_5, align 8, !dbg !1746
  %6 = load ptr, ptr %_5, align 8, !dbg !1746, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1746
  %8 = icmp eq i64 %7, 0, !dbg !1746
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1746
  %9 = icmp eq i64 %_7, 0, !dbg !1746
  br i1 %9, label %bb6, label %bb4, !dbg !1746

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1750

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1751, !nonnull !25, !align !1083, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1751
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7cd86476249c3b94E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1752
  br label %bb2, !dbg !1753

bb5:                                              ; No predecessors!
  unreachable, !dbg !1746
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1754 {
start:
  %_4.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1765, metadata !DIExpression()), !dbg !1767
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0, !dbg !1767
  store ptr %pieces.0, ptr %1, align 8, !dbg !1767
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1, !dbg !1767
  store i64 %pieces.1, ptr %2, align 8, !dbg !1767
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1762, metadata !DIExpression()), !dbg !1768
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0, !dbg !1767
  store ptr %args.0, ptr %3, align 8, !dbg !1767
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1, !dbg !1767
  store i64 %args.1, ptr %4, align 8, !dbg !1767
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1763, metadata !DIExpression()), !dbg !1769
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0, !dbg !1767
  store ptr %fmt.0, ptr %5, align 8, !dbg !1767
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1, !dbg !1767
  store i64 %fmt.1, ptr %6, align 8, !dbg !1767
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1764, metadata !DIExpression()), !dbg !1770
  call void @llvm.dbg.declare(metadata ptr %_4.dbg.spill, metadata !1766, metadata !DIExpression()), !dbg !1767
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1771
  store ptr %fmt.0, ptr %7, align 8, !dbg !1771
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1771
  store i64 %fmt.1, ptr %8, align 8, !dbg !1771
  %9 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1772
  store ptr %pieces.0, ptr %9, align 8, !dbg !1772
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1772
  store i64 %pieces.1, ptr %10, align 8, !dbg !1772
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1772
  %12 = load ptr, ptr %11, align 8, !dbg !1772, !align !1083, !noundef !25
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1772
  %14 = load i64, ptr %13, align 8, !dbg !1772
  %15 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1772
  %16 = getelementptr inbounds { ptr, i64 }, ptr %15, i32 0, i32 0, !dbg !1772
  store ptr %12, ptr %16, align 8, !dbg !1772
  %17 = getelementptr inbounds { ptr, i64 }, ptr %15, i32 0, i32 1, !dbg !1772
  store i64 %14, ptr %17, align 8, !dbg !1772
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1772
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1772
  store ptr %args.0, ptr %19, align 8, !dbg !1772
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1772
  store i64 %args.1, ptr %20, align 8, !dbg !1772
  ret void, !dbg !1773
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117h302db6e75606da46E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1774 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_15 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1779, metadata !DIExpression()), !dbg !1781
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1780, metadata !DIExpression()), !dbg !1782
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1783
  br i1 %_4, label %bb1, label %bb2, !dbg !1783

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1784
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1784
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1784
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1784
  br i1 %6, label %panic, label %bb4, !dbg !1784

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1783
  br label %bb3, !dbg !1783

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1783, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !1783
  br i1 %8, label %bb5, label %bb7, !dbg !1783

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1785
  %9 = zext i1 %_7 to i8, !dbg !1783
  store i8 %9, ptr %_3, align 1, !dbg !1783
  br label %bb3, !dbg !1783

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_6efc4ec71950c88bb18b2dcebbe56926) #9, !dbg !1784
  unreachable, !dbg !1784

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_15, align 8, !dbg !1786
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1787
  store ptr %pieces.0, ptr %10, align 8, !dbg !1787
  %11 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1787
  store i64 %pieces.1, ptr %11, align 8, !dbg !1787
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 0, !dbg !1787
  %13 = load ptr, ptr %12, align 8, !dbg !1787, !align !1083, !noundef !25
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 1, !dbg !1787
  %15 = load i64, ptr %14, align 8, !dbg !1787
  %16 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1787
  %17 = getelementptr inbounds { ptr, i64 }, ptr %16, i32 0, i32 0, !dbg !1787
  store ptr %13, ptr %17, align 8, !dbg !1787
  %18 = getelementptr inbounds { ptr, i64 }, ptr %16, i32 0, i32 1, !dbg !1787
  store i64 %15, ptr %18, align 8, !dbg !1787
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1787
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1787
  store ptr %args.0, ptr %20, align 8, !dbg !1787
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1787
  store i64 %args.1, ptr %21, align 8, !dbg !1787
  ret void, !dbg !1788

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1789
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h2c59f66d276f88adE(ptr %_13, ptr align 8 @alloc_d3149a254d0e3dec02e2738403904da6) #9, !dbg !1789
  unreachable, !dbg !1789
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1) unnamed_addr #0 !dbg !1790 {
start:
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_7 = alloca { ptr, i64 }, align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1795, metadata !DIExpression()), !dbg !1796
  %_2 = icmp ugt i64 %pieces.1, 1, !dbg !1797
  br i1 %_2, label %bb1, label %bb3, !dbg !1797

bb3:                                              ; preds = %start
  store ptr null, ptr %_7, align 8, !dbg !1798
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1799
  store ptr %pieces.0, ptr %3, align 8, !dbg !1799
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1799
  store i64 %pieces.1, ptr %4, align 8, !dbg !1799
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 0, !dbg !1799
  %6 = load ptr, ptr %5, align 8, !dbg !1799, !align !1083, !noundef !25
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 1, !dbg !1799
  %8 = load i64, ptr %7, align 8, !dbg !1799
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1799
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1799
  store ptr %6, ptr %10, align 8, !dbg !1799
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1799
  store i64 %8, ptr %11, align 8, !dbg !1799
  %12 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1799
  %13 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 0, !dbg !1799
  store ptr @alloc_513570631223a12912d85da2bec3b15a, ptr %13, align 8, !dbg !1799
  %14 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 1, !dbg !1799
  store i64 0, ptr %14, align 8, !dbg !1799
  ret void, !dbg !1800

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE(ptr sret(%"core::fmt::Arguments<'_>") %_5, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1801
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h2c59f66d276f88adE(ptr %_5, ptr align 8 @alloc_5eca5fde541bf3444e5a23d5419b88a4) #9, !dbg !1801
  unreachable, !dbg !1801
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h8f8e141220685325E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1802 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1820, metadata !DIExpression()), !dbg !1825
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1821, metadata !DIExpression()), !dbg !1826
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1827, metadata !DIExpression()), !dbg !1840
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1836, metadata !DIExpression()), !dbg !1842
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1843
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1843
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1843
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1844
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1837, metadata !DIExpression()), !dbg !1845
  %4 = zext i1 %_5.1.i to i8, !dbg !1846
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1846
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1839, metadata !DIExpression()), !dbg !1847
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1848
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1848
  %6 = zext i1 %_5.1.i to i8, !dbg !1848
  store i8 %6, ptr %5, align 8, !dbg !1848
  %7 = load i64, ptr %0, align 8, !dbg !1849, !noundef !25
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1849
  %9 = load i8, ptr %8, align 8, !dbg !1849, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !1849
  %11 = zext i1 %10 to i8, !dbg !1849
  %12 = insertvalue { i64, i8 } poison, i64 %7, 0, !dbg !1849
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1849
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1850
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1850
  %_5.1 = trunc i8 %14 to i1, !dbg !1850
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1851
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1822, metadata !DIExpression()), !dbg !1852
  %15 = zext i1 %_5.1 to i8, !dbg !1853
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1853
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1824, metadata !DIExpression()), !dbg !1854
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1855
  %17 = zext i1 %16 to i8, !dbg !1855
  store i8 %17, ptr %1, align 1, !dbg !1855
  %18 = load i8, ptr %1, align 1, !dbg !1855, !range !1562, !noundef !25
  %_6 = trunc i8 %18 to i1, !dbg !1855
  br i1 %_6, label %bb3, label %bb4, !dbg !1855

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1856
  store i64 %_5.0, ptr %19, align 8, !dbg !1856
  store i64 1, ptr %2, align 8, !dbg !1856
  br label %bb5, !dbg !1857

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1858
  br label %bb5, !dbg !1857

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1859
  %21 = load i64, ptr %20, align 8, !dbg !1859, !range !1860, !noundef !25
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1859
  %23 = load i64, ptr %22, align 8, !dbg !1859
  %24 = insertvalue { i64, i64 } poison, i64 %21, 0, !dbg !1859
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1859
  ret { i64, i64 } %25, !dbg !1859
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17ha4e610a918437561E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1861 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1863, metadata !DIExpression()), !dbg !1868
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1864, metadata !DIExpression()), !dbg !1869
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1870, metadata !DIExpression()), !dbg !1877
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1873, metadata !DIExpression()), !dbg !1879
  %_5.0.i = sub i64 %self, %rhs, !dbg !1880
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1880
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1881
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1874, metadata !DIExpression()), !dbg !1882
  %3 = zext i1 %_5.1.i to i8, !dbg !1883
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1883
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1876, metadata !DIExpression()), !dbg !1884
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1885
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1885
  %5 = zext i1 %_5.1.i to i8, !dbg !1885
  store i8 %5, ptr %4, align 8, !dbg !1885
  %6 = load i64, ptr %0, align 8, !dbg !1886, !noundef !25
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1886
  %8 = load i8, ptr %7, align 8, !dbg !1886, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !1886
  %10 = zext i1 %9 to i8, !dbg !1886
  %11 = insertvalue { i64, i8 } poison, i64 %6, 0, !dbg !1886
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1886
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1887
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1887
  %_5.1 = trunc i8 %13 to i1, !dbg !1887
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1888
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1865, metadata !DIExpression()), !dbg !1889
  %14 = zext i1 %_5.1 to i8, !dbg !1890
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1890
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1867, metadata !DIExpression()), !dbg !1891
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1892
  %16 = zext i1 %15 to i8, !dbg !1892
  store i8 %16, ptr %1, align 1, !dbg !1892
  %17 = load i8, ptr %1, align 1, !dbg !1892, !range !1562, !noundef !25
  %_6 = trunc i8 %17 to i1, !dbg !1892
  br i1 %_6, label %bb3, label %bb4, !dbg !1892

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1893
  store i64 %_5.0, ptr %18, align 8, !dbg !1893
  store i64 1, ptr %2, align 8, !dbg !1893
  br label %bb5, !dbg !1894

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1895
  br label %bb5, !dbg !1894

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1896
  %20 = load i64, ptr %19, align 8, !dbg !1896, !range !1860, !noundef !25
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1896
  %22 = load i64, ptr %21, align 8, !dbg !1896
  %23 = insertvalue { i64, i64 } poison, i64 %20, 0, !dbg !1896
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1896
  ret { i64, i64 } %24, !dbg !1896
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hec952edee83a98e5E"(ptr align 8 %_1) unnamed_addr #0 !dbg !1897 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1903, metadata !DIExpression()), !dbg !1906
  ret void, !dbg !1906
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17hc21a060b01f04f42E"(ptr align 8 %_1) unnamed_addr #0 !dbg !1907 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1912, metadata !DIExpression()), !dbg !1915
  ret void, !dbg !1915
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h0d7d8346cbe7f18aE"(ptr align 8 %_1) unnamed_addr #0 !dbg !1916 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1921, metadata !DIExpression()), !dbg !1924
  ret void, !dbg !1924
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hd72393dac6a503a2E"(ptr align 4 %_1) unnamed_addr #0 !dbg !1925 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1931
  ret void, !dbg !1931
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h8be349d19c8b0618E"(ptr align 8 %_1) unnamed_addr #0 !dbg !1932 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1937, metadata !DIExpression()), !dbg !1938
  ret void, !dbg !1938
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17ha64b81359d81f616E"(ptr align 4 %_1) unnamed_addr #0 !dbg !1939 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1944, metadata !DIExpression()), !dbg !1947
  ret void, !dbg !1947
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17he45fb70726db11ceE"(ptr align 8 %_1) unnamed_addr #0 !dbg !1948 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1953, metadata !DIExpression()), !dbg !1956
  ret void, !dbg !1956
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h05f4d135f8bbb1a1E"(ptr align 8 %_1) unnamed_addr #0 !dbg !1957 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1962, metadata !DIExpression()), !dbg !1965
  ret void, !dbg !1965
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hafa2337007f25471E"(ptr align 4 %_1) unnamed_addr #0 !dbg !1966 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1971, metadata !DIExpression()), !dbg !1974
  ret void, !dbg !1974
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h69d9d8bce16fe3d8E"(ptr align 4 %_1) unnamed_addr #0 !dbg !1975 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1980, metadata !DIExpression()), !dbg !1983
  ret void, !dbg !1983
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h90b4ee2507bb572bE"(ptr align 4 %_1) unnamed_addr #0 !dbg !1984 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1989, metadata !DIExpression()), !dbg !1992
  ret void, !dbg !1992
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h4a3c05a674de7d48E"(ptr align 8 %_1) unnamed_addr #0 !dbg !1993 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1998, metadata !DIExpression()), !dbg !2001
  ret void, !dbg !2001
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17he64266cddd0dd9bfE"(ptr align 4 %_1) unnamed_addr #0 !dbg !2002 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2007, metadata !DIExpression()), !dbg !2010
  ret void, !dbg !2010
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h6337a76238d2d588E"(ptr align 2 %_1) unnamed_addr #0 !dbg !2011 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2016, metadata !DIExpression()), !dbg !2019
  ret void, !dbg !2019
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h6f52d482fe6eb505E"(ptr align 4 %_1) unnamed_addr #0 !dbg !2020 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2025, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17hc752299281fa4d9aE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2035
  ret void, !dbg !2035
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h6db8742351ca1f67E"(ptr align 1 %_1) unnamed_addr #0 !dbg !2036 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2041, metadata !DIExpression()), !dbg !2044
  ret void, !dbg !2044
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h46a6938b285a5c72E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2045 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2050, metadata !DIExpression()), !dbg !2053
  ret void, !dbg !2053
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h2b8ddbed04d8cdedE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2054 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2059, metadata !DIExpression()), !dbg !2062
  ret void, !dbg !2062
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h3056eea9ca50dee5E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2063 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2068, metadata !DIExpression()), !dbg !2069
  ret void, !dbg !2069
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hde4da3e1d10f7125E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2070 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2075, metadata !DIExpression()), !dbg !2078
  ret void, !dbg !2078
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17heec3d9804bae3c3eE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2079 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2084, metadata !DIExpression()), !dbg !2087
  ret void, !dbg !2087
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h2fbe36afbddf071fE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2088 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2093, metadata !DIExpression()), !dbg !2096
  ret void, !dbg !2096
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hcc3a2d7167644492E"(ptr align 1 %_1) unnamed_addr #0 !dbg !2097 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2102, metadata !DIExpression()), !dbg !2105
  ret void, !dbg !2105
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h1047bfeac9d9e81dE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2106 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2111, metadata !DIExpression()), !dbg !2112
  ret void, !dbg !2112
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h2f5c4e6d34692623E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2113 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2118, metadata !DIExpression()), !dbg !2119
  ret void, !dbg !2119
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h1a96ede25b345c74E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2120 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2125, metadata !DIExpression()), !dbg !2128
  ret void, !dbg !2128
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h3ded63236a4db2c7E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2129 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2134, metadata !DIExpression()), !dbg !2137
  ret void, !dbg !2137
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hac741d59f7676a1aE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2138 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2143, metadata !DIExpression()), !dbg !2144
  ret void, !dbg !2144
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h69a82ee1b5f5fec1E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2145 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2150, metadata !DIExpression()), !dbg !2153
  ret void, !dbg !2153
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17ha214deaf8ee4ba32E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2154 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2159, metadata !DIExpression()), !dbg !2162
  ret void, !dbg !2162
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h4e45ea988866324dE"(ptr align 2 %_1) unnamed_addr #0 !dbg !2163 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2168, metadata !DIExpression()), !dbg !2171
  ret void, !dbg !2171
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h4948d89f040eb11cE"(ptr align 1 %_1) unnamed_addr #0 !dbg !2172 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2177, metadata !DIExpression()), !dbg !2180
  ret void, !dbg !2180
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h1c37c6353360acb6E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2181 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2186, metadata !DIExpression()), !dbg !2189
  ret void, !dbg !2189
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h2118f8b3dbc5501dE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2190 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2195, metadata !DIExpression()), !dbg !2198
  ret void, !dbg !2198
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hd0d9b7fb4c63b06cE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2199 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2204, metadata !DIExpression()), !dbg !2207
  ret void, !dbg !2207
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h63c6d0a0cd63b1c3E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2208 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2213, metadata !DIExpression()), !dbg !2216
  ret void, !dbg !2216
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h071b99d41014afe2E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2217 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2222, metadata !DIExpression()), !dbg !2223
  ret void, !dbg !2223
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h6890eeec1467c992E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2224 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2229, metadata !DIExpression()), !dbg !2230
  ret void, !dbg !2230
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hb3a5c1ed71644a81E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2231 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2236, metadata !DIExpression()), !dbg !2239
  ret void, !dbg !2239
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hed0cc3a69609c38eE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2240 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2245, metadata !DIExpression()), !dbg !2248
  ret void, !dbg !2248
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2096c29262b7e5abE"(ptr %ptr) unnamed_addr #0 !dbg !2249 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2258, metadata !DIExpression()), !dbg !2259
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2260, metadata !DIExpression()), !dbg !2267
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2269, metadata !DIExpression()), !dbg !2277
  %0 = ptrtoint ptr %ptr to i64, !dbg !2279
  %1 = icmp eq i64 %0, 0, !dbg !2280
  ret i1 %1, !dbg !2281
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h3e12c7f299faf6f9E"(ptr %self) unnamed_addr #0 !dbg !2282 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2286, metadata !DIExpression()), !dbg !2287
  store ptr %self, ptr %_2, align 8, !dbg !2288
  %0 = load ptr, ptr %_2, align 8, !dbg !2289, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2096c29262b7e5abE"(ptr %0) #8, !dbg !2289
  ret i1 %1, !dbg !2290
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h704dda48a7c95ac8E"(ptr %self) unnamed_addr #0 !dbg !2291 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2295, metadata !DIExpression()), !dbg !2296
  store ptr %self, ptr %_2, align 8, !dbg !2297
  %0 = load ptr, ptr %_2, align 8, !dbg !2298, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2096c29262b7e5abE"(ptr %0) #8, !dbg !2298
  ret i1 %1, !dbg !2299
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hd9a6148bab049271E"(ptr %self) unnamed_addr #0 !dbg !2300 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2304, metadata !DIExpression()), !dbg !2305
  store ptr %self, ptr %_2, align 8, !dbg !2306
  %0 = load ptr, ptr %_2, align 8, !dbg !2307, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2096c29262b7e5abE"(ptr %0) #8, !dbg !2307
  ret i1 %1, !dbg !2308
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hf4c969b4ce390131E"(ptr %self) unnamed_addr #0 !dbg !2309 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2314, metadata !DIExpression()), !dbg !2315
  store ptr %self, ptr %_2, align 8, !dbg !2316
  %0 = load ptr, ptr %_2, align 8, !dbg !2317, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2096c29262b7e5abE"(ptr %0) #8, !dbg !2317
  ret i1 %1, !dbg !2318
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h0ddce5e61fb9b41eE"(ptr align 8 %_1) unnamed_addr #0 !dbg !2319 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2324, metadata !DIExpression()), !dbg !2325
  ret void, !dbg !2325
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h149dbe76d129e260E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2326 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2331, metadata !DIExpression()), !dbg !2334
  ret void, !dbg !2334
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc84f08022cf92deeE"(ptr %ptr) unnamed_addr #0 !dbg !2335 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2341, metadata !DIExpression()), !dbg !2342
  br i1 true, label %bb1, label %bb2, !dbg !2343

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17had1e96d6a27692f0E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2344
  %1 = load ptr, ptr %0, align 8, !dbg !2345, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2345

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2343
  %2 = load ptr, ptr %_4, align 8, !dbg !2343, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2346, metadata !DIExpression()), !dbg !2352
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h704dda48a7c95ac8E"(ptr %2) #8, !dbg !2354
  %_3.i = xor i1 %_4.i, true, !dbg !2356
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17had1e96d6a27692f0E.exit", !dbg !2357

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h91025db35e83f9c9E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2358
  unreachable, !dbg !2358

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17had1e96d6a27692f0E.exit": ; preds = %bb1
  br label %bb2, !dbg !2343
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd7aad69ade5241feE"(ptr %ptr) unnamed_addr #0 !dbg !2359 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2364, metadata !DIExpression()), !dbg !2365
  br i1 true, label %bb1, label %bb2, !dbg !2366

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h0fe27219351d7ec8E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2367
  %1 = load ptr, ptr %0, align 8, !dbg !2368, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2368

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2366
  %2 = load ptr, ptr %_4, align 8, !dbg !2366, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2369, metadata !DIExpression()), !dbg !2374
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hf4c969b4ce390131E"(ptr %2) #8, !dbg !2376
  %_3.i = xor i1 %_4.i, true, !dbg !2378
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h0fe27219351d7ec8E.exit", !dbg !2379

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h91025db35e83f9c9E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2380
  unreachable, !dbg !2380

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h0fe27219351d7ec8E.exit": ; preds = %bb1
  br label %bb2, !dbg !2366
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17heda5a8b436b9c407E"(ptr %ptr) unnamed_addr #0 !dbg !2381 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2386, metadata !DIExpression()), !dbg !2387
  br i1 true, label %bb1, label %bb2, !dbg !2388

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h444df69bd04600bcE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2389
  %1 = load ptr, ptr %0, align 8, !dbg !2390, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2390

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2388
  %2 = load ptr, ptr %_4, align 8, !dbg !2388, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2391, metadata !DIExpression()), !dbg !2394
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h3e12c7f299faf6f9E"(ptr %2) #8, !dbg !2396
  %_3.i = xor i1 %_4.i, true, !dbg !2398
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h444df69bd04600bcE.exit", !dbg !2399

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h91025db35e83f9c9E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2400
  unreachable, !dbg !2400

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h444df69bd04600bcE.exit": ; preds = %bb1
  br label %bb2, !dbg !2388
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfd502081dda71bdbE"(ptr %ptr) unnamed_addr #0 !dbg !2401 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2406, metadata !DIExpression()), !dbg !2407
  br i1 true, label %bb1, label %bb2, !dbg !2408

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha99e73b294172bdaE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2409
  %1 = load ptr, ptr %0, align 8, !dbg !2410, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2410

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2408
  %2 = load ptr, ptr %_4, align 8, !dbg !2408, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2411, metadata !DIExpression()), !dbg !2414
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hd9a6148bab049271E"(ptr %2) #8, !dbg !2416
  %_3.i = xor i1 %_4.i, true, !dbg !2418
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha99e73b294172bdaE.exit", !dbg !2419

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h91025db35e83f9c9E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2420
  unreachable, !dbg !2420

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha99e73b294172bdaE.exit": ; preds = %bb1
  br label %bb2, !dbg !2408
}

; core::ptr::non_null::NonNull<T>::add
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h342a17bbcaf686deE"(ptr %self, i64 %delta) unnamed_addr #0 !dbg !2421 {
start:
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %delta.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2426, metadata !DIExpression()), !dbg !2428
  store i64 %delta, ptr %delta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %delta.dbg.spill, metadata !2427, metadata !DIExpression()), !dbg !2429
  store ptr %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2430, metadata !DIExpression()), !dbg !2439
  store i64 %delta, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2438, metadata !DIExpression()), !dbg !2441
  %1 = getelementptr inbounds i64, ptr %self, i64 %delta, !dbg !2442
  store ptr %1, ptr %0, align 8, !dbg !2443
  %2 = load ptr, ptr %0, align 8, !dbg !2444, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2444
}

; core::ptr::non_null::NonNull<T>::add
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h6db24eba4920e6e5E"(ptr %self, i64 %delta) unnamed_addr #0 !dbg !2445 {
start:
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %delta.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2450, metadata !DIExpression()), !dbg !2452
  store i64 %delta, ptr %delta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %delta.dbg.spill, metadata !2451, metadata !DIExpression()), !dbg !2453
  store ptr %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2454, metadata !DIExpression()), !dbg !2460
  store i64 %delta, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2459, metadata !DIExpression()), !dbg !2462
  %1 = getelementptr inbounds i64, ptr %self, i64 %delta, !dbg !2463
  store ptr %1, ptr %0, align 8, !dbg !2464
  %2 = load ptr, ptr %0, align 8, !dbg !2465, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2465
}

; core::ptr::non_null::NonNull<T>::add
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17haa6dfdb8513415a5E"(ptr %self, i64 %delta) unnamed_addr #0 !dbg !2466 {
start:
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %delta.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2471, metadata !DIExpression()), !dbg !2473
  store i64 %delta, ptr %delta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %delta.dbg.spill, metadata !2472, metadata !DIExpression()), !dbg !2474
  store ptr %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2475, metadata !DIExpression()), !dbg !2481
  store i64 %delta, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2480, metadata !DIExpression()), !dbg !2483
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i64 %delta, !dbg !2484
  store ptr %1, ptr %0, align 8, !dbg !2485
  %2 = load ptr, ptr %0, align 8, !dbg !2486, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2486
}

; core::ptr::non_null::NonNull<T>::add
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17hf7e0a140f8e7486eE"(ptr %self, i64 %delta) unnamed_addr #0 !dbg !2487 {
start:
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %delta.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2492, metadata !DIExpression()), !dbg !2494
  store i64 %delta, ptr %delta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %delta.dbg.spill, metadata !2493, metadata !DIExpression()), !dbg !2495
  store ptr %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2496, metadata !DIExpression()), !dbg !2502
  store i64 %delta, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2501, metadata !DIExpression()), !dbg !2504
  %1 = getelementptr inbounds i64, ptr %self, i64 %delta, !dbg !2505
  store ptr %1, ptr %0, align 8, !dbg !2506
  %2 = load ptr, ptr %0, align 8, !dbg !2507, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2507
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h7705984a995cd136E"(ptr align 8 %_1) unnamed_addr #0 !dbg !2508 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2513, metadata !DIExpression()), !dbg !2516
  ret void, !dbg !2516
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h9aa0852e1176ff64E"(ptr %ptr) unnamed_addr #0 !dbg !2517 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2523, metadata !DIExpression()), !dbg !2524
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2525, metadata !DIExpression()), !dbg !2530
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2532, metadata !DIExpression()), !dbg !2537
  %0 = ptrtoint ptr %ptr to i64, !dbg !2539
  %1 = icmp eq i64 %0, 0, !dbg !2540
  ret i1 %1, !dbg !2541
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h65e727925310684bE"(ptr %self) unnamed_addr #0 !dbg !2542 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2546, metadata !DIExpression()), !dbg !2547
  store ptr %self, ptr %_2, align 8, !dbg !2548
  %0 = load ptr, ptr %_2, align 8, !dbg !2549, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h9aa0852e1176ff64E"(ptr %0) #8, !dbg !2549
  ret i1 %1, !dbg !2550
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8c4b3d7d551e40a7E"(ptr %self) unnamed_addr #0 !dbg !2551 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2555, metadata !DIExpression()), !dbg !2556
  store ptr %self, ptr %_2, align 8, !dbg !2557
  %0 = load ptr, ptr %_2, align 8, !dbg !2558, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h9aa0852e1176ff64E"(ptr %0) #8, !dbg !2558
  ret i1 %1, !dbg !2559
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hca0d90a62ef21ae7E"(ptr %self) unnamed_addr #0 !dbg !2560 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2564, metadata !DIExpression()), !dbg !2565
  store ptr %self, ptr %_2, align 8, !dbg !2566
  %0 = load ptr, ptr %_2, align 8, !dbg !2567, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h9aa0852e1176ff64E"(ptr %0) #8, !dbg !2567
  ret i1 %1, !dbg !2568
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfd3efabc58cb2041E"(ptr %self) unnamed_addr #0 !dbg !2569 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2573, metadata !DIExpression()), !dbg !2574
  store ptr %self, ptr %_2, align 8, !dbg !2575
  %0 = load ptr, ptr %_2, align 8, !dbg !2576, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h9aa0852e1176ff64E"(ptr %0) #8, !dbg !2576
  ret i1 %1, !dbg !2577
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h135866965d1e7641E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2578 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2585, metadata !DIExpression()), !dbg !2587
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2586, metadata !DIExpression()), !dbg !2588
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h18f88fb094c60f94E"(ptr align 4 %self, ptr align 8 @alloc_c113e5328effc19f53a36589b8912fa3) #8, !dbg !2589
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2589
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2589
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2590
  store ptr %_5.0, ptr %1, align 8, !dbg !2590
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2590
  store i64 %_5.1, ptr %2, align 8, !dbg !2590
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h00b122ecea781686E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2591
  ret i1 %3, !dbg !2592
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h29dee07bab90153eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2593 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2598, metadata !DIExpression()), !dbg !2600
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2599, metadata !DIExpression()), !dbg !2601
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h8b6f1525c14cac5cE"(ptr align 8 %self, ptr align 8 @alloc_c113e5328effc19f53a36589b8912fa3) #8, !dbg !2602
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2602
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2602
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2603
  store ptr %_5.0, ptr %1, align 8, !dbg !2603
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2603
  store i64 %_5.1, ptr %2, align 8, !dbg !2603
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h167afac1fc3de7feE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2604
  ret i1 %3, !dbg !2605
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h2e9f9852b1e27203E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2606 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2611, metadata !DIExpression()), !dbg !2613
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2612, metadata !DIExpression()), !dbg !2614
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h5822ebad850e8039E"(ptr align 8 %self, ptr align 8 @alloc_c113e5328effc19f53a36589b8912fa3) #8, !dbg !2615
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2615
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2615
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2616
  store ptr %_5.0, ptr %1, align 8, !dbg !2616
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2616
  store i64 %_5.1, ptr %2, align 8, !dbg !2616
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h167afac1fc3de7feE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2617
  ret i1 %3, !dbg !2618
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h8bae04d9d68d552aE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2619 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2624, metadata !DIExpression()), !dbg !2626
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2625, metadata !DIExpression()), !dbg !2627
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h87e915ee92689abaE"(ptr align 4 %self, ptr align 8 @alloc_c113e5328effc19f53a36589b8912fa3) #8, !dbg !2628
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2628
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2628
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2629
  store ptr %_5.0, ptr %1, align 8, !dbg !2629
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2629
  store i64 %_5.1, ptr %2, align 8, !dbg !2629
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h00b122ecea781686E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2630
  ret i1 %3, !dbg !2631
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h8d233c137e5bb32bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2632 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2637, metadata !DIExpression()), !dbg !2639
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2638, metadata !DIExpression()), !dbg !2640
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h59a31322c4671ebfE"(ptr align 8 %self, ptr align 8 @alloc_c113e5328effc19f53a36589b8912fa3) #8, !dbg !2641
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2641
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2641
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2642
  store ptr %_5.0, ptr %1, align 8, !dbg !2642
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2642
  store i64 %_5.1, ptr %2, align 8, !dbg !2642
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f340914de895523E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2643
  ret i1 %3, !dbg !2644
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h18f88fb094c60f94E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2645 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2651, metadata !DIExpression()), !dbg !2655
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2652, metadata !DIExpression()), !dbg !2656
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h4f43e792f6c21f65E"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2657
  %_3.0 = extractvalue { ptr, i64 } %1, 0, !dbg !2657
  %_3.1 = extractvalue { ptr, i64 } %1, 1, !dbg !2657
  %2 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2658
  %3 = insertvalue { ptr, i64 } %2, i64 %_3.1, 1, !dbg !2658
  ret { ptr, i64 } %3, !dbg !2658
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h5822ebad850e8039E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2659 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2663, metadata !DIExpression()), !dbg !2666
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2664, metadata !DIExpression()), !dbg !2667
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h67585952236e6affE"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2668
  %_3.0 = extractvalue { ptr, i64 } %1, 0, !dbg !2668
  %_3.1 = extractvalue { ptr, i64 } %1, 1, !dbg !2668
  %2 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2669
  %3 = insertvalue { ptr, i64 } %2, i64 %_3.1, 1, !dbg !2669
  ret { ptr, i64 } %3, !dbg !2669
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h59a31322c4671ebfE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2670 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2674, metadata !DIExpression()), !dbg !2677
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2675, metadata !DIExpression()), !dbg !2678
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he8a207942dfaff68E"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2679
  %_3.0 = extractvalue { ptr, i64 } %1, 0, !dbg !2679
  %_3.1 = extractvalue { ptr, i64 } %1, 1, !dbg !2679
  %2 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2680
  %3 = insertvalue { ptr, i64 } %2, i64 %_3.1, 1, !dbg !2680
  ret { ptr, i64 } %3, !dbg !2680
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h87e915ee92689abaE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2681 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2685, metadata !DIExpression()), !dbg !2687
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2686, metadata !DIExpression()), !dbg !2688
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h4f43e792f6c21f65E"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2689
  %_3.0 = extractvalue { ptr, i64 } %1, 0, !dbg !2689
  %_3.1 = extractvalue { ptr, i64 } %1, 1, !dbg !2689
  %2 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2690
  %3 = insertvalue { ptr, i64 } %2, i64 %_3.1, 1, !dbg !2690
  ret { ptr, i64 } %3, !dbg !2690
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h8b6f1525c14cac5cE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2691 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2695, metadata !DIExpression()), !dbg !2697
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2696, metadata !DIExpression()), !dbg !2698
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h67585952236e6affE"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2699
  %_3.0 = extractvalue { ptr, i64 } %1, 0, !dbg !2699
  %_3.1 = extractvalue { ptr, i64 } %1, 1, !dbg !2699
  %2 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2700
  %3 = insertvalue { ptr, i64 } %2, i64 %_3.1, 1, !dbg !2700
  ret { ptr, i64 } %3, !dbg !2700
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hd011a58d37b3f3fcE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2701 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2706, metadata !DIExpression()), !dbg !2709
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2707, metadata !DIExpression()), !dbg !2710
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf6eed07180d21681E"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2711
  %_3.0 = extractvalue { ptr, i64 } %1, 0, !dbg !2711
  %_3.1 = extractvalue { ptr, i64 } %1, 1, !dbg !2711
  %2 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2712
  %3 = insertvalue { ptr, i64 } %2, i64 %_3.1, 1, !dbg !2712
  ret { ptr, i64 } %3, !dbg !2712
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h45e80dbfa2144b65E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2713 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2719, metadata !DIExpression()), !dbg !2720
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h5572a95978737eadE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2721
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2721
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2721
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2722
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2722
  ret { ptr, ptr } %6, !dbg !2722
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h5825523f7adf1b99E"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2723 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2727, metadata !DIExpression()), !dbg !2728
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1ce1a754e2c167c5E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2729
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2729
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2729
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2730
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2730
  ret { ptr, ptr } %6, !dbg !2730
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hacc62106bedb4b3fE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2731 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2735, metadata !DIExpression()), !dbg !2736
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6c938f2873fb3d3eE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2737
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2737
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2737
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2738
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2738
  ret { ptr, ptr } %6, !dbg !2738
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hfa47e0b7509158b3E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2739 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2743, metadata !DIExpression()), !dbg !2744
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h41f3b6312bb1177eE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2745
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2745
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2745
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2746
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2746
  ret { ptr, ptr } %6, !dbg !2746
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1ce1a754e2c167c5E"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2747 {
start:
  %self.dbg.spill.i1 = alloca { ptr, i64 }, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %addr.dbg.spill.i = alloca i64, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2751, metadata !DIExpression()), !dbg !2756
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2754, metadata !DIExpression()), !dbg !2757
  store ptr %slice.0, ptr %self.dbg.spill.i1, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i1, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2758, metadata !DIExpression()), !dbg !2763
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2765
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2752, metadata !DIExpression()), !dbg !2766
  br i1 false, label %bb2, label %bb3, !dbg !2767

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2475, metadata !DIExpression()), !dbg !2768
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2480, metadata !DIExpression()), !dbg !2770
  %4 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !2771
  store ptr %4, ptr %end, align 8, !dbg !2772
  br label %bb4, !dbg !2772

bb2:                                              ; preds = %start
  store i64 %slice.1, ptr %addr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill.i, metadata !2773, metadata !DIExpression()), !dbg !2778
  %5 = inttoptr i64 %slice.1 to ptr, !dbg !2780
  store ptr %5, ptr %end, align 8, !dbg !2781
  br label %bb4, !dbg !2781

bb4:                                              ; preds = %bb3, %bb2
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_8 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfd502081dda71bdbE"(ptr %slice.0) #8, !dbg !2782
  %_11 = load ptr, ptr %end, align 8, !dbg !2783, !noundef !25
  store ptr %_8, ptr %0, align 8, !dbg !2784
  %6 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2784
  store ptr %_11, ptr %6, align 8, !dbg !2784
  %7 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 0, !dbg !2785
  %8 = load ptr, ptr %7, align 8, !dbg !2785, !nonnull !25, !noundef !25
  %9 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2785
  %10 = load ptr, ptr %9, align 8, !dbg !2785, !noundef !25
  %11 = insertvalue { ptr, ptr } poison, ptr %8, 0, !dbg !2785
  %12 = insertvalue { ptr, ptr } %11, ptr %10, 1, !dbg !2785
  ret { ptr, ptr } %12, !dbg !2785
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h41f3b6312bb1177eE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2786 {
start:
  %self.dbg.spill.i1 = alloca { ptr, i64 }, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %addr.dbg.spill.i = alloca i64, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2789, metadata !DIExpression()), !dbg !2794
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2792, metadata !DIExpression()), !dbg !2795
  store ptr %slice.0, ptr %self.dbg.spill.i1, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i1, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2796, metadata !DIExpression()), !dbg !2801
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2803
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2790, metadata !DIExpression()), !dbg !2804
  br i1 false, label %bb2, label %bb3, !dbg !2805

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2496, metadata !DIExpression()), !dbg !2806
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2501, metadata !DIExpression()), !dbg !2808
  %4 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2809
  store ptr %4, ptr %end, align 8, !dbg !2810
  br label %bb4, !dbg !2810

bb2:                                              ; preds = %start
  store i64 %slice.1, ptr %addr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill.i, metadata !2811, metadata !DIExpression()), !dbg !2816
  %5 = inttoptr i64 %slice.1 to ptr, !dbg !2818
  store ptr %5, ptr %end, align 8, !dbg !2819
  br label %bb4, !dbg !2819

bb4:                                              ; preds = %bb3, %bb2
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_8 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17heda5a8b436b9c407E"(ptr %slice.0) #8, !dbg !2820
  %_11 = load ptr, ptr %end, align 8, !dbg !2821, !noundef !25
  store ptr %_8, ptr %0, align 8, !dbg !2822
  %6 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2822
  store ptr %_11, ptr %6, align 8, !dbg !2822
  %7 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 0, !dbg !2823
  %8 = load ptr, ptr %7, align 8, !dbg !2823, !nonnull !25, !noundef !25
  %9 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2823
  %10 = load ptr, ptr %9, align 8, !dbg !2823, !noundef !25
  %11 = insertvalue { ptr, ptr } poison, ptr %8, 0, !dbg !2823
  %12 = insertvalue { ptr, ptr } %11, ptr %10, 1, !dbg !2823
  ret { ptr, ptr } %12, !dbg !2823
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h5572a95978737eadE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2824 {
start:
  %self.dbg.spill.i1 = alloca { ptr, i64 }, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %addr.dbg.spill.i = alloca i64, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2827, metadata !DIExpression()), !dbg !2832
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2830, metadata !DIExpression()), !dbg !2833
  store ptr %slice.0, ptr %self.dbg.spill.i1, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i1, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2834, metadata !DIExpression()), !dbg !2839
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2841
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2828, metadata !DIExpression()), !dbg !2842
  br i1 false, label %bb2, label %bb3, !dbg !2843

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2430, metadata !DIExpression()), !dbg !2844
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2438, metadata !DIExpression()), !dbg !2846
  %4 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2847
  store ptr %4, ptr %end, align 8, !dbg !2848
  br label %bb4, !dbg !2848

bb2:                                              ; preds = %start
  store i64 %slice.1, ptr %addr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill.i, metadata !2849, metadata !DIExpression()), !dbg !2854
  %5 = inttoptr i64 %slice.1 to ptr, !dbg !2856
  store ptr %5, ptr %end, align 8, !dbg !2857
  br label %bb4, !dbg !2857

bb4:                                              ; preds = %bb3, %bb2
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_8 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd7aad69ade5241feE"(ptr %slice.0) #8, !dbg !2858
  %_11 = load ptr, ptr %end, align 8, !dbg !2859, !noundef !25
  store ptr %_8, ptr %0, align 8, !dbg !2860
  %6 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2860
  store ptr %_11, ptr %6, align 8, !dbg !2860
  %7 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 0, !dbg !2861
  %8 = load ptr, ptr %7, align 8, !dbg !2861, !nonnull !25, !noundef !25
  %9 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2861
  %10 = load ptr, ptr %9, align 8, !dbg !2861, !noundef !25
  %11 = insertvalue { ptr, ptr } poison, ptr %8, 0, !dbg !2861
  %12 = insertvalue { ptr, ptr } %11, ptr %10, 1, !dbg !2861
  ret { ptr, ptr } %12, !dbg !2861
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6c938f2873fb3d3eE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2862 {
start:
  %self.dbg.spill.i1 = alloca { ptr, i64 }, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %addr.dbg.spill.i = alloca i64, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2865, metadata !DIExpression()), !dbg !2870
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2868, metadata !DIExpression()), !dbg !2871
  store ptr %slice.0, ptr %self.dbg.spill.i1, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i1, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2872, metadata !DIExpression()), !dbg !2877
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2879
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2866, metadata !DIExpression()), !dbg !2880
  br i1 false, label %bb2, label %bb3, !dbg !2881

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2454, metadata !DIExpression()), !dbg !2882
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2459, metadata !DIExpression()), !dbg !2884
  %4 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2885
  store ptr %4, ptr %end, align 8, !dbg !2886
  br label %bb4, !dbg !2886

bb2:                                              ; preds = %start
  store i64 %slice.1, ptr %addr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill.i, metadata !2887, metadata !DIExpression()), !dbg !2892
  %5 = inttoptr i64 %slice.1 to ptr, !dbg !2894
  store ptr %5, ptr %end, align 8, !dbg !2895
  br label %bb4, !dbg !2895

bb4:                                              ; preds = %bb3, %bb2
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_8 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc84f08022cf92deeE"(ptr %slice.0) #8, !dbg !2896
  %_11 = load ptr, ptr %end, align 8, !dbg !2897, !noundef !25
  store ptr %_8, ptr %0, align 8, !dbg !2898
  %6 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2898
  store ptr %_11, ptr %6, align 8, !dbg !2898
  %7 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 0, !dbg !2899
  %8 = load ptr, ptr %7, align 8, !dbg !2899, !nonnull !25, !noundef !25
  %9 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !2899
  %10 = load ptr, ptr %9, align 8, !dbg !2899, !noundef !25
  %11 = insertvalue { ptr, ptr } poison, ptr %8, 0, !dbg !2899
  %12 = insertvalue { ptr, ptr } %11, ptr %10, 1, !dbg !2899
  ret { ptr, ptr } %12, !dbg !2899
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h4f43e792f6c21f65E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !2900 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2907, metadata !DIExpression()), !dbg !2909
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2908, metadata !DIExpression()), !dbg !2910
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hccd88585d109a9eaE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !2911
  %_3.0 = extractvalue { ptr, i64 } %3, 0, !dbg !2911
  %_3.1 = extractvalue { ptr, i64 } %3, 1, !dbg !2911
  %4 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2912
  %5 = insertvalue { ptr, i64 } %4, i64 %_3.1, 1, !dbg !2912
  ret { ptr, i64 } %5, !dbg !2912
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h67585952236e6affE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !2913 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2917, metadata !DIExpression()), !dbg !2919
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2918, metadata !DIExpression()), !dbg !2920
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h0022ca6270d989d2E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !2921
  %_3.0 = extractvalue { ptr, i64 } %3, 0, !dbg !2921
  %_3.1 = extractvalue { ptr, i64 } %3, 1, !dbg !2921
  %4 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2922
  %5 = insertvalue { ptr, i64 } %4, i64 %_3.1, 1, !dbg !2922
  ret { ptr, i64 } %5, !dbg !2922
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he8a207942dfaff68E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !2923 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2927, metadata !DIExpression()), !dbg !2929
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2928, metadata !DIExpression()), !dbg !2930
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h042325bff3dab48dE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !2931
  %_3.0 = extractvalue { ptr, i64 } %3, 0, !dbg !2931
  %_3.1 = extractvalue { ptr, i64 } %3, 1, !dbg !2931
  %4 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2932
  %5 = insertvalue { ptr, i64 } %4, i64 %_3.1, 1, !dbg !2932
  ret { ptr, i64 } %5, !dbg !2932
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf6eed07180d21681E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !2933 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2937, metadata !DIExpression()), !dbg !2939
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2938, metadata !DIExpression()), !dbg !2940
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17ha27f1798cb0c8229E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !2941
  %_3.0 = extractvalue { ptr, i64 } %3, 0, !dbg !2941
  %_3.1 = extractvalue { ptr, i64 } %3, 1, !dbg !2941
  %4 = insertvalue { ptr, i64 } poison, ptr %_3.0, 0, !dbg !2942
  %5 = insertvalue { ptr, i64 } %4, i64 %_3.1, 1, !dbg !2942
  ret { ptr, i64 } %5, !dbg !2942
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h82dd71a8dc26168aE"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !2943 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !2962, metadata !DIExpression()), !dbg !2966
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !2963, metadata !DIExpression()), !dbg !2967
  %5 = load i8, ptr %self, align 1, !dbg !2968, !range !2969, !noundef !25
  %6 = icmp eq i8 %5, 4, !dbg !2968
  %_3 = select i1 %6, i64 0, i64 1, !dbg !2968
  %7 = icmp eq i64 %_3, 0, !dbg !2970
  br i1 %7, label %bb1, label %bb3, !dbg !2970

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h428ac8dbac84389cE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !2971
  unreachable, !dbg !2971

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !2972, !range !2973, !noundef !25
  store i8 %8, ptr %2, align 1, !dbg !2972
  call void @llvm.dbg.declare(metadata ptr %2, metadata !2964, metadata !DIExpression()), !dbg !2974
  ret i8 %8, !dbg !2975

bb2:                                              ; No predecessors!
  unreachable, !dbg !2968
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hb38bb363a0a8c9a9E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !2976 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !2994, metadata !DIExpression()), !dbg !2998
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !2995, metadata !DIExpression()), !dbg !2999
  %5 = load i8, ptr %self, align 1, !dbg !3000, !range !2969, !noundef !25
  %6 = icmp eq i8 %5, 4, !dbg !3000
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3000
  %7 = icmp eq i64 %_3, 0, !dbg !3001
  br i1 %7, label %bb1, label %bb3, !dbg !3001

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h428ac8dbac84389cE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3002
  unreachable, !dbg !3002

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3003, !range !2973, !noundef !25
  store i8 %8, ptr %2, align 1, !dbg !3003
  call void @llvm.dbg.declare(metadata ptr %2, metadata !2996, metadata !DIExpression()), !dbg !3004
  ret i8 %8, !dbg !3005

bb2:                                              ; No predecessors!
  unreachable, !dbg !3000
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h54585053f1b4cf4cE"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3006 {
start:
  %3 = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3011, metadata !DIExpression()), !dbg !3014
  %_2 = load i64, ptr %self, align 8, !dbg !3015, !range !1860, !noundef !25
  %6 = icmp eq i64 %_2, 0, !dbg !3016
  br i1 %6, label %bb1, label %bb3, !dbg !3016

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_5f55955de67e57c79064b537689facea, i64 43, ptr align 8 %2) #9, !dbg !3017
  unreachable, !dbg !3017

bb3:                                              ; preds = %start
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3018
  %8 = load i64, ptr %7, align 8, !dbg !3018, !noundef !25
  store i64 %8, ptr %3, align 8, !dbg !3018
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3012, metadata !DIExpression()), !dbg !3019
  ret i64 %8, !dbg !3020

bb2:                                              ; No predecessors!
  unreachable, !dbg !3015
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf220b760d1f54addE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3021 {
start:
  %x.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3045, metadata !DIExpression()), !dbg !3048
  %_2 = load i64, ptr %self, align 8, !dbg !3049, !range !1860, !noundef !25
  %5 = icmp eq i64 %_2, 0, !dbg !3050
  br i1 %5, label %bb3, label %bb1, !dbg !3050

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3051
  %x = load i64, ptr %6, align 8, !dbg !3051, !noundef !25
  store i64 %x, ptr %x.dbg.spill, align 8, !dbg !3051
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3046, metadata !DIExpression()), !dbg !3052
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3053
  store i64 %x, ptr %7, align 8, !dbg !3053
  store i64 1, ptr %2, align 8, !dbg !3053
  br label %bb6, !dbg !3054

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3055
  br label %bb6, !dbg !3055

bb2:                                              ; No predecessors!
  unreachable, !dbg !3049

bb6:                                              ; preds = %bb3, %bb1
  %_4 = load i64, ptr %self, align 8, !dbg !3056, !range !1860, !noundef !25
  %8 = icmp eq i64 %_4, 0, !dbg !3056
  br i1 %8, label %bb4, label %bb5, !dbg !3056

bb4:                                              ; preds = %bb5, %bb6
  %9 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3057
  %10 = load i64, ptr %9, align 8, !dbg !3057, !range !1860, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3057
  %12 = load i64, ptr %11, align 8, !dbg !3057
  %13 = insertvalue { i64, i64 } poison, i64 %10, 0, !dbg !3057
  %14 = insertvalue { i64, i64 } %13, i64 %12, 1, !dbg !3057
  ret { i64, i64 } %14, !dbg !3057

bb5:                                              ; preds = %bb6
  br label %bb4, !dbg !3056
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h0f424738382f1187E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3058 {
start:
  %3 = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3078, metadata !DIExpression()), !dbg !3084
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %6, align 8
  %7 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %7, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3079, metadata !DIExpression()), !dbg !3085
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3082, metadata !DIExpression()), !dbg !3086
  %_3 = load i64, ptr %self, align 8, !dbg !3087, !range !1860, !noundef !25
  %8 = icmp eq i64 %_3, 0, !dbg !3088
  br i1 %8, label %bb3, label %bb1, !dbg !3088

bb3:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3089
  %10 = load i64, ptr %9, align 8, !dbg !3089, !noundef !25
  store i64 %10, ptr %3, align 8, !dbg !3089
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3080, metadata !DIExpression()), !dbg !3090
  ret i64 %10, !dbg !3091

bb1:                                              ; preds = %start
  %11 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3092
  %12 = load i64, ptr %11, align 8, !dbg !3092, !noundef !25
  store i64 %12, ptr %e, align 8, !dbg !3092
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h38ca1be886b6510cE(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3093
  unreachable, !dbg !3093

bb2:                                              ; No predecessors!
  unreachable, !dbg !3087
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1133f67d64d7b851E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3094 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3138, metadata !DIExpression()), !dbg !3144
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3139, metadata !DIExpression()), !dbg !3145
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3140, metadata !DIExpression()), !dbg !3146
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3142, metadata !DIExpression()), !dbg !3147
  store i8 0, ptr %_9, align 1, !dbg !3148
  store i8 1, ptr %_9, align 1, !dbg !3148
  %_3 = load i64, ptr %self, align 8, !dbg !3148, !range !1860, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3149
  br i1 %1, label %bb3, label %bb1, !dbg !3149

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3150
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3150
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3151
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3151
  store i64 3, ptr %0, align 8, !dbg !3151
  br label %bb7, !dbg !3152

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3153
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7a4b012908c1d097E"(ptr align 8 %op) #8, !dbg !3153
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3153
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3153
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3154
  store i64 %_6.0, ptr %5, align 8, !dbg !3154
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3154
  store i64 %_6.1, ptr %6, align 8, !dbg !3154
  br label %bb7, !dbg !3155

bb2:                                              ; No predecessors!
  unreachable, !dbg !3148

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3156, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3156
  br i1 %8, label %bb6, label %bb5, !dbg !3156

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3157

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3156
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c3a16aae7c38ec3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3158 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3197, metadata !DIExpression()), !dbg !3203
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3198, metadata !DIExpression()), !dbg !3204
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3199, metadata !DIExpression()), !dbg !3205
  store i8 0, ptr %_9, align 1, !dbg !3206
  store i8 1, ptr %_9, align 1, !dbg !3206
  %1 = load i8, ptr %self, align 8, !dbg !3206, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3206
  %_3 = zext i1 %2 to i64, !dbg !3206
  %3 = icmp eq i64 %_3, 0, !dbg !3207
  br i1 %3, label %bb3, label %bb1, !dbg !3207

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3208
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3208
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3209
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3209
  store i64 3, ptr %0, align 8, !dbg !3209
  br label %bb7, !dbg !3210

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3211
  %7 = load i8, ptr %6, align 1, !dbg !3211, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3211
  %8 = zext i1 %e to i8, !dbg !3211
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3211
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3201, metadata !DIExpression()), !dbg !3212
  store i8 0, ptr %_9, align 1, !dbg !3213
  %9 = zext i1 %e to i8, !dbg !3213
  store i8 %9, ptr %_8, align 1, !dbg !3213
  %10 = load i8, ptr %_8, align 1, !dbg !3213, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3213
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h0565de35d7041750E"(i1 zeroext %11) #8, !dbg !3213
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3213
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3213
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3214
  store i64 %_6.0, ptr %13, align 8, !dbg !3214
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3214
  store i64 %_6.1, ptr %14, align 8, !dbg !3214
  br label %bb7, !dbg !3215

bb2:                                              ; No predecessors!
  unreachable, !dbg !3206

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3216, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3216
  br i1 %16, label %bb6, label %bb5, !dbg !3216

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3217

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3216
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4ae18d3b7feaeacdE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3218 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3226, metadata !DIExpression()), !dbg !3232
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3227, metadata !DIExpression()), !dbg !3233
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3228, metadata !DIExpression()), !dbg !3234
  store i8 0, ptr %_9, align 1, !dbg !3235
  store i8 1, ptr %_9, align 1, !dbg !3235
  %1 = load i8, ptr %self, align 8, !dbg !3235, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3235
  %_3 = zext i1 %2 to i64, !dbg !3235
  %3 = icmp eq i64 %_3, 0, !dbg !3236
  br i1 %3, label %bb3, label %bb1, !dbg !3236

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3237
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3237
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3238
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3238
  store i64 3, ptr %0, align 8, !dbg !3238
  br label %bb7, !dbg !3239

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3240
  %7 = load i8, ptr %6, align 1, !dbg !3240, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3240
  %8 = zext i1 %e to i8, !dbg !3240
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3240
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3230, metadata !DIExpression()), !dbg !3241
  store i8 0, ptr %_9, align 1, !dbg !3242
  %9 = zext i1 %e to i8, !dbg !3242
  store i8 %9, ptr %_8, align 1, !dbg !3242
  %10 = load i8, ptr %_8, align 1, !dbg !3242, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3242
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h859ddb7f26175015E"(i1 zeroext %11) #8, !dbg !3242
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3242
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3242
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3243
  store i64 %_6.0, ptr %13, align 8, !dbg !3243
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3243
  store i64 %_6.1, ptr %14, align 8, !dbg !3243
  br label %bb7, !dbg !3244

bb2:                                              ; No predecessors!
  unreachable, !dbg !3235

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3245, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3245
  br i1 %16, label %bb6, label %bb5, !dbg !3245

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3246

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3245
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h567dfe998c48f717E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3247 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3255, metadata !DIExpression()), !dbg !3261
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3256, metadata !DIExpression()), !dbg !3262
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3257, metadata !DIExpression()), !dbg !3263
  store i8 0, ptr %_9, align 1, !dbg !3264
  store i8 1, ptr %_9, align 1, !dbg !3264
  %1 = load i8, ptr %self, align 8, !dbg !3264, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3264
  %_3 = zext i1 %2 to i64, !dbg !3264
  %3 = icmp eq i64 %_3, 0, !dbg !3265
  br i1 %3, label %bb3, label %bb1, !dbg !3265

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3266
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3266
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3267
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3267
  store i64 3, ptr %0, align 8, !dbg !3267
  br label %bb7, !dbg !3268

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3269
  %7 = load i8, ptr %6, align 1, !dbg !3269, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3269
  %8 = zext i1 %e to i8, !dbg !3269
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3269
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3259, metadata !DIExpression()), !dbg !3270
  store i8 0, ptr %_9, align 1, !dbg !3271
  %9 = zext i1 %e to i8, !dbg !3271
  store i8 %9, ptr %_8, align 1, !dbg !3271
  %10 = load i8, ptr %_8, align 1, !dbg !3271, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3271
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb5cfc2bc53b1b0f8E"(i1 zeroext %11) #8, !dbg !3271
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3271
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3271
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3272
  store i64 %_6.0, ptr %13, align 8, !dbg !3272
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3272
  store i64 %_6.1, ptr %14, align 8, !dbg !3272
  br label %bb7, !dbg !3273

bb2:                                              ; No predecessors!
  unreachable, !dbg !3264

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3274, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3274
  br i1 %16, label %bb6, label %bb5, !dbg !3274

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3275

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3274
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6afdc309b50758fbE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3276 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3330, metadata !DIExpression()), !dbg !3336
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3331, metadata !DIExpression()), !dbg !3337
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3332, metadata !DIExpression()), !dbg !3338
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3334, metadata !DIExpression()), !dbg !3339
  store i8 0, ptr %_9, align 1, !dbg !3340
  store i8 1, ptr %_9, align 1, !dbg !3340
  %_3 = load i64, ptr %self, align 8, !dbg !3340, !range !1860, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3341
  br i1 %1, label %bb3, label %bb1, !dbg !3341

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3342
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3342
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3343
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3343
  store i64 3, ptr %0, align 8, !dbg !3343
  br label %bb7, !dbg !3344

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3345
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h88148b9dec7a274fE"(ptr align 8 %op) #8, !dbg !3345
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3345
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3345
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3346
  store i64 %_6.0, ptr %5, align 8, !dbg !3346
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3346
  store i64 %_6.1, ptr %6, align 8, !dbg !3346
  br label %bb7, !dbg !3347

bb2:                                              ; No predecessors!
  unreachable, !dbg !3340

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3348, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3348
  br i1 %8, label %bb6, label %bb5, !dbg !3348

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3349

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3348
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8851c87d4af7a1c3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3350 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3390, metadata !DIExpression()), !dbg !3396
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3391, metadata !DIExpression()), !dbg !3397
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3392, metadata !DIExpression()), !dbg !3398
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3394, metadata !DIExpression()), !dbg !3399
  store i8 0, ptr %_9, align 1, !dbg !3400
  store i8 1, ptr %_9, align 1, !dbg !3400
  %_3 = load i64, ptr %self, align 8, !dbg !3400, !range !1860, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3401
  br i1 %1, label %bb3, label %bb1, !dbg !3401

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3402
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3402
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3403
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3403
  store i64 3, ptr %0, align 8, !dbg !3403
  br label %bb7, !dbg !3404

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3405
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hde81e36cda8102feE"(ptr align 8 %op) #8, !dbg !3405
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3405
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3405
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3406
  store i64 %_6.0, ptr %5, align 8, !dbg !3406
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3406
  store i64 %_6.1, ptr %6, align 8, !dbg !3406
  br label %bb7, !dbg !3407

bb2:                                              ; No predecessors!
  unreachable, !dbg !3400

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3408, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3408
  br i1 %8, label %bb6, label %bb5, !dbg !3408

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3409

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3408
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab4d4fc0d1d59391E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3410 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3435, metadata !DIExpression()), !dbg !3441
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3436, metadata !DIExpression()), !dbg !3442
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3437, metadata !DIExpression()), !dbg !3443
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3439, metadata !DIExpression()), !dbg !3444
  store i8 0, ptr %_9, align 1, !dbg !3445
  store i8 1, ptr %_9, align 1, !dbg !3445
  %_3 = load i64, ptr %self, align 8, !dbg !3445, !range !1860, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3446
  br i1 %1, label %bb3, label %bb1, !dbg !3446

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3447
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3447
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3448
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3448
  store i64 3, ptr %0, align 8, !dbg !3448
  br label %bb7, !dbg !3449

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3450
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h7830f447270cc4ffE"(ptr align 8 %op) #8, !dbg !3450
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3450
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3450
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3451
  store i64 %_6.0, ptr %5, align 8, !dbg !3451
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3451
  store i64 %_6.1, ptr %6, align 8, !dbg !3451
  br label %bb7, !dbg !3452

bb2:                                              ; No predecessors!
  unreachable, !dbg !3445

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3453, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3453
  br i1 %8, label %bb6, label %bb5, !dbg !3453

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3454

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3453
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb3061954090d6c3eE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3455 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3480, metadata !DIExpression()), !dbg !3486
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3481, metadata !DIExpression()), !dbg !3487
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3482, metadata !DIExpression()), !dbg !3488
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3484, metadata !DIExpression()), !dbg !3489
  store i8 0, ptr %_9, align 1, !dbg !3490
  store i8 1, ptr %_9, align 1, !dbg !3490
  %_3 = load i64, ptr %self, align 8, !dbg !3490, !range !1860, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3491
  br i1 %1, label %bb3, label %bb1, !dbg !3491

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3492
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3492
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3493
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3493
  store i64 3, ptr %0, align 8, !dbg !3493
  br label %bb7, !dbg !3494

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3495
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3ca09a559cf05c26E"(ptr align 8 %op) #8, !dbg !3495
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3495
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3495
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3496
  store i64 %_6.0, ptr %5, align 8, !dbg !3496
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3496
  store i64 %_6.1, ptr %6, align 8, !dbg !3496
  br label %bb7, !dbg !3497

bb2:                                              ; No predecessors!
  unreachable, !dbg !3490

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3498, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3498
  br i1 %8, label %bb6, label %bb5, !dbg !3498

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3499

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3498
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb8d1042f11bca69cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3500 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3508, metadata !DIExpression()), !dbg !3514
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3509, metadata !DIExpression()), !dbg !3515
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3510, metadata !DIExpression()), !dbg !3516
  store i8 0, ptr %_9, align 1, !dbg !3517
  store i8 1, ptr %_9, align 1, !dbg !3517
  %1 = load i8, ptr %self, align 8, !dbg !3517, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3517
  %_3 = zext i1 %2 to i64, !dbg !3517
  %3 = icmp eq i64 %_3, 0, !dbg !3518
  br i1 %3, label %bb3, label %bb1, !dbg !3518

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3519
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3519
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3520
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3520
  store i64 3, ptr %0, align 8, !dbg !3520
  br label %bb7, !dbg !3521

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3522
  %7 = load i8, ptr %6, align 1, !dbg !3522, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3522
  %8 = zext i1 %e to i8, !dbg !3522
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3522
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3512, metadata !DIExpression()), !dbg !3523
  store i8 0, ptr %_9, align 1, !dbg !3524
  %9 = zext i1 %e to i8, !dbg !3524
  store i8 %9, ptr %_8, align 1, !dbg !3524
  %10 = load i8, ptr %_8, align 1, !dbg !3524, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3524
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hef2edae10e61c460E"(i1 zeroext %11) #8, !dbg !3524
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3524
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3524
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3525
  store i64 %_6.0, ptr %13, align 8, !dbg !3525
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3525
  store i64 %_6.1, ptr %14, align 8, !dbg !3525
  br label %bb7, !dbg !3526

bb2:                                              ; No predecessors!
  unreachable, !dbg !3517

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3527, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3527
  br i1 %16, label %bb6, label %bb5, !dbg !3527

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3528

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3527
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc0197318c7e91979E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3529 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3537, metadata !DIExpression()), !dbg !3543
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3538, metadata !DIExpression()), !dbg !3544
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3539, metadata !DIExpression()), !dbg !3545
  store i8 0, ptr %_9, align 1, !dbg !3546
  store i8 1, ptr %_9, align 1, !dbg !3546
  %1 = load i8, ptr %self, align 8, !dbg !3546, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3546
  %_3 = zext i1 %2 to i64, !dbg !3546
  %3 = icmp eq i64 %_3, 0, !dbg !3547
  br i1 %3, label %bb3, label %bb1, !dbg !3547

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3548
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3548
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3549
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3549
  store i64 3, ptr %0, align 8, !dbg !3549
  br label %bb7, !dbg !3550

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3551
  %7 = load i8, ptr %6, align 1, !dbg !3551, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3551
  %8 = zext i1 %e to i8, !dbg !3551
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3551
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3541, metadata !DIExpression()), !dbg !3552
  store i8 0, ptr %_9, align 1, !dbg !3553
  %9 = zext i1 %e to i8, !dbg !3553
  store i8 %9, ptr %_8, align 1, !dbg !3553
  %10 = load i8, ptr %_8, align 1, !dbg !3553, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3553
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h2ebf31ac54335f06E"(i1 zeroext %11) #8, !dbg !3553
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3553
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3553
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3554
  store i64 %_6.0, ptr %13, align 8, !dbg !3554
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3554
  store i64 %_6.1, ptr %14, align 8, !dbg !3554
  br label %bb7, !dbg !3555

bb2:                                              ; No predecessors!
  unreachable, !dbg !3546

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3556, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3556
  br i1 %16, label %bb6, label %bb5, !dbg !3556

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3557

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3556
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17heb0e2a5824a691d3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3558 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3566, metadata !DIExpression()), !dbg !3572
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3567, metadata !DIExpression()), !dbg !3573
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3568, metadata !DIExpression()), !dbg !3574
  store i8 0, ptr %_9, align 1, !dbg !3575
  store i8 1, ptr %_9, align 1, !dbg !3575
  %1 = load i8, ptr %self, align 8, !dbg !3575, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3575
  %_3 = zext i1 %2 to i64, !dbg !3575
  %3 = icmp eq i64 %_3, 0, !dbg !3576
  br i1 %3, label %bb3, label %bb1, !dbg !3576

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3577
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3577
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3578
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3578
  store i64 3, ptr %0, align 8, !dbg !3578
  br label %bb7, !dbg !3579

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3580
  %7 = load i8, ptr %6, align 1, !dbg !3580, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3580
  %8 = zext i1 %e to i8, !dbg !3580
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3580
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3570, metadata !DIExpression()), !dbg !3581
  store i8 0, ptr %_9, align 1, !dbg !3582
  %9 = zext i1 %e to i8, !dbg !3582
  store i8 %9, ptr %_8, align 1, !dbg !3582
  %10 = load i8, ptr %_8, align 1, !dbg !3582, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3582
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h78ca722f58441f64E"(i1 zeroext %11) #8, !dbg !3582
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3582
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3582
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3583
  store i64 %_6.0, ptr %13, align 8, !dbg !3583
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3583
  store i64 %_6.1, ptr %14, align 8, !dbg !3583
  br label %bb7, !dbg !3584

bb2:                                              ; No predecessors!
  unreachable, !dbg !3575

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3585, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3585
  br i1 %16, label %bb6, label %bb5, !dbg !3585

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3586

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3585
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfafec5b87987ed32E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3587 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3595, metadata !DIExpression()), !dbg !3601
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3596, metadata !DIExpression()), !dbg !3602
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3597, metadata !DIExpression()), !dbg !3603
  store i8 0, ptr %_9, align 1, !dbg !3604
  store i8 1, ptr %_9, align 1, !dbg !3604
  %1 = load i8, ptr %self, align 8, !dbg !3604, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3604
  %_3 = zext i1 %2 to i64, !dbg !3604
  %3 = icmp eq i64 %_3, 0, !dbg !3605
  br i1 %3, label %bb3, label %bb1, !dbg !3605

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3606
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3606
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3607
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3607
  store i64 3, ptr %0, align 8, !dbg !3607
  br label %bb7, !dbg !3608

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3609
  %7 = load i8, ptr %6, align 1, !dbg !3609, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3609
  %8 = zext i1 %e to i8, !dbg !3609
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3609
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3599, metadata !DIExpression()), !dbg !3610
  store i8 0, ptr %_9, align 1, !dbg !3611
  %9 = zext i1 %e to i8, !dbg !3611
  store i8 %9, ptr %_8, align 1, !dbg !3611
  %10 = load i8, ptr %_8, align 1, !dbg !3611, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3611
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h1d082320e210f3c9E"(i1 zeroext %11) #8, !dbg !3611
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3611
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3611
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3612
  store i64 %_6.0, ptr %13, align 8, !dbg !3612
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3612
  store i64 %_6.1, ptr %14, align 8, !dbg !3612
  br label %bb7, !dbg !3613

bb2:                                              ; No predecessors!
  unreachable, !dbg !3604

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3614, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3614
  br i1 %16, label %bb6, label %bb5, !dbg !3614

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3615

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3614
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h76888ce1ae928a8cE"(i64 %value) unnamed_addr #0 !dbg !3616 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3638, metadata !DIExpression()), !dbg !3639
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3640
  store i64 %value, ptr %1, align 8, !dbg !3640
  store i64 0, ptr %0, align 8, !dbg !3640
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3641
  %3 = load i64, ptr %2, align 8, !dbg !3641, !range !1860, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3641
  %5 = load i64, ptr %4, align 8, !dbg !3641
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3641
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3641
  ret { i64, i64 } %7, !dbg !3641
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c39cd3f814950b0E"(i64 %value) unnamed_addr #0 !dbg !3642 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3647, metadata !DIExpression()), !dbg !3648
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3649
  store i64 %value, ptr %1, align 8, !dbg !3649
  store i64 0, ptr %0, align 8, !dbg !3649
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3650
  %3 = load i64, ptr %2, align 8, !dbg !3650, !range !1860, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3650
  %5 = load i64, ptr %4, align 8, !dbg !3650
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3650
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3650
  ret { i64, i64 } %7, !dbg !3650
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he26808cadd0e0fb1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3651 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3656, metadata !DIExpression()), !dbg !3660
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3657, metadata !DIExpression()), !dbg !3661
  %_4 = load ptr, ptr %self, align 8, !dbg !3662, !nonnull !25, !align !3663, !noundef !25
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h538243fc4fc91727E"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3664
  ret i1 %0, !dbg !3665
}

; <T as core::convert::Into<U>>::into
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h12c40e0323c1ea79E"(i64 %self) unnamed_addr #0 !dbg !3666 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3671, metadata !DIExpression()), !dbg !3674
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3675, metadata !DIExpression()), !dbg !3678
  ret i64 %self, !dbg !3680
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3540659dcbabdd90E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3681 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3690, metadata !DIExpression()), !dbg !3692
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3693
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3693
  ret { ptr, ptr } %3, !dbg !3693
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8dac6fa31d2a5fe7E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3694 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3698, metadata !DIExpression()), !dbg !3700
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3701
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3701
  ret { ptr, ptr } %3, !dbg !3701
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha92bd84aea10bf93E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3702 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3706, metadata !DIExpression()), !dbg !3708
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3709
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3709
  ret { ptr, ptr } %3, !dbg !3709
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hc6ada968537cf5a3E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3710 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3714, metadata !DIExpression()), !dbg !3716
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3717
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3717
  ret { ptr, ptr } %3, !dbg !3717
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3718 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3740, metadata !DIExpression()), !dbg !3745
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3741, metadata !DIExpression()), !dbg !3746
  %1 = load i64, ptr %self, align 8, !dbg !3747, !range !3748, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3747
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3747
  %3 = icmp eq i64 %_2, 0, !dbg !3749
  br i1 %3, label %bb3, label %bb1, !dbg !3749

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3750
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3750
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !3751
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3751
  store i64 3, ptr %0, align 8, !dbg !3751
  br label %bb4, !dbg !3752

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3753
  %e.0 = load i64, ptr %6, align 8, !dbg !3753, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3753
  %e.1 = load i64, ptr %7, align 8, !dbg !3753
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3753
  store i64 %e.0, ptr %8, align 8, !dbg !3753
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3753
  store i64 %e.1, ptr %9, align 8, !dbg !3753
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3743, metadata !DIExpression()), !dbg !3754
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3755
  store i64 %e.0, ptr %10, align 8, !dbg !3755
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3755
  store i64 %e.1, ptr %11, align 8, !dbg !3755
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3756
  %13 = load i64, ptr %12, align 8, !dbg !3756, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3756
  %15 = load i64, ptr %14, align 8, !dbg !3756
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3756
  store i64 %13, ptr %16, align 8, !dbg !3756
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3756
  store i64 %15, ptr %17, align 8, !dbg !3756
  br label %bb4, !dbg !3757

bb2:                                              ; No predecessors!
  unreachable, !dbg !3747

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3758
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h1d7fb60b497dfd04E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3759 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3778, metadata !DIExpression()), !dbg !3783
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3779, metadata !DIExpression()), !dbg !3784
  %1 = load i64, ptr %self, align 8, !dbg !3785, !range !3748, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3785
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3785
  %3 = icmp eq i64 %_2, 0, !dbg !3786
  br i1 %3, label %bb3, label %bb1, !dbg !3786

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3787
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3787
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3788
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3788
  store i64 3, ptr %0, align 8, !dbg !3788
  br label %bb4, !dbg !3789

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3790
  %e.0 = load i64, ptr %6, align 8, !dbg !3790, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3790
  %e.1 = load i64, ptr %7, align 8, !dbg !3790
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3790
  store i64 %e.0, ptr %8, align 8, !dbg !3790
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3790
  store i64 %e.1, ptr %9, align 8, !dbg !3790
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3781, metadata !DIExpression()), !dbg !3791
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3792
  store i64 %e.0, ptr %10, align 8, !dbg !3792
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3792
  store i64 %e.1, ptr %11, align 8, !dbg !3792
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3793
  %13 = load i64, ptr %12, align 8, !dbg !3793, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3793
  %15 = load i64, ptr %14, align 8, !dbg !3793
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3793
  store i64 %13, ptr %16, align 8, !dbg !3793
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3793
  store i64 %15, ptr %17, align 8, !dbg !3793
  br label %bb4, !dbg !3794

bb2:                                              ; No predecessors!
  unreachable, !dbg !3785

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3795
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf9d7184f3c36c36dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3796 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3815, metadata !DIExpression()), !dbg !3820
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3816, metadata !DIExpression()), !dbg !3821
  %1 = load i64, ptr %self, align 8, !dbg !3822, !range !3748, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3822
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3822
  %3 = icmp eq i64 %_2, 0, !dbg !3823
  br i1 %3, label %bb3, label %bb1, !dbg !3823

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3824
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3824
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3825
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3825
  store i64 3, ptr %0, align 8, !dbg !3825
  br label %bb4, !dbg !3826

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3827
  %e.0 = load i64, ptr %6, align 8, !dbg !3827, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3827
  %e.1 = load i64, ptr %7, align 8, !dbg !3827
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3827
  store i64 %e.0, ptr %8, align 8, !dbg !3827
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3827
  store i64 %e.1, ptr %9, align 8, !dbg !3827
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3818, metadata !DIExpression()), !dbg !3828
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3829
  store i64 %e.0, ptr %10, align 8, !dbg !3829
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3829
  store i64 %e.1, ptr %11, align 8, !dbg !3829
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3830
  %13 = load i64, ptr %12, align 8, !dbg !3830, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3830
  %15 = load i64, ptr %14, align 8, !dbg !3830
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3830
  store i64 %13, ptr %16, align 8, !dbg !3830
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3830
  store i64 %15, ptr %17, align 8, !dbg !3830
  br label %bb4, !dbg !3831

bb2:                                              ; No predecessors!
  unreachable, !dbg !3822

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3832
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2413046ac9812486E"() unnamed_addr #0 !dbg !3833 {
start:
  %_1.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !3860, metadata !DIExpression()), !dbg !3862
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !3861, metadata !DIExpression()), !dbg !3862
  store i64 0, ptr %0, align 8, !dbg !3863
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3864
  %2 = load i64, ptr %1, align 8, !dbg !3864, !range !1860, !noundef !25
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3864
  %4 = load i64, ptr %3, align 8, !dbg !3864
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !3864
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !3864
  ret { i64, i64 } %6, !dbg !3864
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17ha72a1fdddee9fe8fE"(ptr align 8 %self) unnamed_addr #1 !dbg !3865 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3887, metadata !DIExpression()), !dbg !3888
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !3889
  store ptr %self, ptr %1, align 8, !dbg !3889
  store i64 0, ptr %0, align 8, !dbg !3889
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !3890
  %3 = load i64, ptr %2, align 8, !dbg !3890, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !3890
  %5 = load ptr, ptr %4, align 8, !dbg !3890
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !3890
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !3890
  ret { i64, ptr } %7, !dbg !3890
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hcaa94b2e0fce9e09E"(ptr align 8 %self) unnamed_addr #1 !dbg !3891 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3893, metadata !DIExpression()), !dbg !3894
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3895
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !3896
  store ptr %_2, ptr %1, align 8, !dbg !3896
  store i64 1, ptr %0, align 8, !dbg !3896
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !3897
  %3 = load i64, ptr %2, align 8, !dbg !3897, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !3897
  %5 = load ptr, ptr %4, align 8, !dbg !3897
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !3897
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !3897
  ret { i64, ptr } %7, !dbg !3897
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h95c5f4779826f862E"(ptr align 8 %self) unnamed_addr #0 !dbg !3898 {
start:
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca i8, align 1
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3916, metadata !DIExpression()), !dbg !3917
  br i1 true, label %bb1, label %bb3, !dbg !3918

bb3:                                              ; preds = %bb1, %start
  br i1 false, label %bb4, label %bb6, !dbg !3919

bb1:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !3920
  %_5 = load ptr, ptr %1, align 8, !dbg !3920, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8c4b3d7d551e40a7E"(ptr %_5) #8, !dbg !3920
  %_3 = xor i1 %_4, true, !dbg !3921
  call void @llvm.assume(i1 %_3), !dbg !3922
  br label %bb3, !dbg !3923

bb6:                                              ; preds = %bb3
  %_12 = load ptr, ptr %self, align 8, !dbg !3919, !nonnull !25, !noundef !25
  store ptr %_12, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3924, metadata !DIExpression()), !dbg !3930
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !3919
  %_13 = load ptr, ptr %2, align 8, !dbg !3919, !noundef !25
  %3 = icmp eq ptr %_12, %_13, !dbg !3919
  %4 = zext i1 %3 to i8, !dbg !3919
  store i8 %4, ptr %_6, align 1, !dbg !3919
  br label %bb8, !dbg !3919

bb4:                                              ; preds = %bb3
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !3919
  %_9 = load ptr, ptr %5, align 8, !dbg !3919, !noundef !25
  store ptr %_9, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !3932, metadata !DIExpression()), !dbg !3937
  store ptr %_9, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3939, metadata !DIExpression()), !dbg !3945
  %6 = ptrtoint ptr %_9 to i64, !dbg !3947
  %7 = icmp eq i64 %6, 0, !dbg !3919
  %8 = zext i1 %7 to i8, !dbg !3919
  store i8 %8, ptr %_6, align 1, !dbg !3919
  br label %bb8, !dbg !3919

bb8:                                              ; preds = %bb6, %bb4
  %9 = load i8, ptr %_6, align 1, !dbg !3919, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !3919
  br i1 %10, label %bb9, label %bb10, !dbg !3919

bb10:                                             ; preds = %bb8
  store ptr %self, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3948, metadata !DIExpression()), !dbg !3959
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !3954, metadata !DIExpression()), !dbg !3961
  %old.i = load ptr, ptr %self, align 8, !dbg !3962, !nonnull !25, !noundef !25
  store ptr %old.i, ptr %old.dbg.spill.i, align 8, !dbg !3962
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !3955, metadata !DIExpression()), !dbg !3963
  %_11.i = load ptr, ptr %self, align 8, !dbg !3964, !nonnull !25, !noundef !25
; call core::ptr::non_null::NonNull<T>::add
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h342a17bbcaf686deE"(ptr %_11.i, i64 1) #8, !dbg !3964
  store ptr %_10.i, ptr %self, align 8, !dbg !3965
  store ptr %old.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !3924, metadata !DIExpression()), !dbg !3966
  store ptr %old.i, ptr %0, align 8, !dbg !3968
  br label %bb12, !dbg !3969

bb9:                                              ; preds = %bb8
  store ptr null, ptr %0, align 8, !dbg !3970
  br label %bb12, !dbg !3969

bb12:                                             ; preds = %bb10, %bb9
  %11 = load ptr, ptr %0, align 8, !dbg !3971, !align !1083, !noundef !25
  ret ptr %11, !dbg !3971
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb2f9e927d8ab5f84E"(ptr align 8 %self) unnamed_addr #0 !dbg !3972 {
start:
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca i8, align 1
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3988, metadata !DIExpression()), !dbg !3989
  br i1 true, label %bb1, label %bb3, !dbg !3990

bb3:                                              ; preds = %bb1, %start
  br i1 false, label %bb4, label %bb6, !dbg !3991

bb1:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !3992
  %_5 = load ptr, ptr %1, align 8, !dbg !3992, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h65e727925310684bE"(ptr %_5) #8, !dbg !3992
  %_3 = xor i1 %_4, true, !dbg !3993
  call void @llvm.assume(i1 %_3), !dbg !3994
  br label %bb3, !dbg !3995

bb6:                                              ; preds = %bb3
  %_12 = load ptr, ptr %self, align 8, !dbg !3991, !nonnull !25, !noundef !25
  store ptr %_12, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3996, metadata !DIExpression()), !dbg !4002
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !3991
  %_13 = load ptr, ptr %2, align 8, !dbg !3991, !noundef !25
  %3 = icmp eq ptr %_12, %_13, !dbg !3991
  %4 = zext i1 %3 to i8, !dbg !3991
  store i8 %4, ptr %_6, align 1, !dbg !3991
  br label %bb8, !dbg !3991

bb4:                                              ; preds = %bb3
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !3991
  %_9 = load ptr, ptr %5, align 8, !dbg !3991, !noundef !25
  store ptr %_9, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4004, metadata !DIExpression()), !dbg !4009
  store ptr %_9, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4011, metadata !DIExpression()), !dbg !4017
  %6 = ptrtoint ptr %_9 to i64, !dbg !4019
  %7 = icmp eq i64 %6, 0, !dbg !3991
  %8 = zext i1 %7 to i8, !dbg !3991
  store i8 %8, ptr %_6, align 1, !dbg !3991
  br label %bb8, !dbg !3991

bb8:                                              ; preds = %bb6, %bb4
  %9 = load i8, ptr %_6, align 1, !dbg !3991, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !3991
  br i1 %10, label %bb9, label %bb10, !dbg !3991

bb10:                                             ; preds = %bb8
  store ptr %self, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !4020, metadata !DIExpression()), !dbg !4031
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4026, metadata !DIExpression()), !dbg !4033
  %old.i = load ptr, ptr %self, align 8, !dbg !4034, !nonnull !25, !noundef !25
  store ptr %old.i, ptr %old.dbg.spill.i, align 8, !dbg !4034
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4027, metadata !DIExpression()), !dbg !4035
  %_11.i = load ptr, ptr %self, align 8, !dbg !4036, !nonnull !25, !noundef !25
; call core::ptr::non_null::NonNull<T>::add
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17haa6dfdb8513415a5E"(ptr %_11.i, i64 1) #8, !dbg !4036
  store ptr %_10.i, ptr %self, align 8, !dbg !4037
  store ptr %old.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !3996, metadata !DIExpression()), !dbg !4038
  store ptr %old.i, ptr %0, align 8, !dbg !4040
  br label %bb12, !dbg !4041

bb9:                                              ; preds = %bb8
  store ptr null, ptr %0, align 8, !dbg !4042
  br label %bb12, !dbg !4041

bb12:                                             ; preds = %bb10, %bb9
  %11 = load ptr, ptr %0, align 8, !dbg !4043, !align !1063, !noundef !25
  ret ptr %11, !dbg !4043
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd7ac597b7a3bab5fE"(ptr align 8 %self) unnamed_addr #0 !dbg !4044 {
start:
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca i8, align 1
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4060, metadata !DIExpression()), !dbg !4061
  br i1 true, label %bb1, label %bb3, !dbg !4062

bb3:                                              ; preds = %bb1, %start
  br i1 false, label %bb4, label %bb6, !dbg !4063

bb1:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4064
  %_5 = load ptr, ptr %1, align 8, !dbg !4064, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfd3efabc58cb2041E"(ptr %_5) #8, !dbg !4064
  %_3 = xor i1 %_4, true, !dbg !4065
  call void @llvm.assume(i1 %_3), !dbg !4066
  br label %bb3, !dbg !4067

bb6:                                              ; preds = %bb3
  %_12 = load ptr, ptr %self, align 8, !dbg !4063, !nonnull !25, !noundef !25
  store ptr %_12, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4068, metadata !DIExpression()), !dbg !4074
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4063
  %_13 = load ptr, ptr %2, align 8, !dbg !4063, !noundef !25
  %3 = icmp eq ptr %_12, %_13, !dbg !4063
  %4 = zext i1 %3 to i8, !dbg !4063
  store i8 %4, ptr %_6, align 1, !dbg !4063
  br label %bb8, !dbg !4063

bb4:                                              ; preds = %bb3
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4063
  %_9 = load ptr, ptr %5, align 8, !dbg !4063, !noundef !25
  store ptr %_9, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4076, metadata !DIExpression()), !dbg !4081
  store ptr %_9, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4083, metadata !DIExpression()), !dbg !4089
  %6 = ptrtoint ptr %_9 to i64, !dbg !4091
  %7 = icmp eq i64 %6, 0, !dbg !4063
  %8 = zext i1 %7 to i8, !dbg !4063
  store i8 %8, ptr %_6, align 1, !dbg !4063
  br label %bb8, !dbg !4063

bb8:                                              ; preds = %bb6, %bb4
  %9 = load i8, ptr %_6, align 1, !dbg !4063, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !4063
  br i1 %10, label %bb9, label %bb10, !dbg !4063

bb10:                                             ; preds = %bb8
  store ptr %self, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !4092, metadata !DIExpression()), !dbg !4103
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4098, metadata !DIExpression()), !dbg !4105
  %old.i = load ptr, ptr %self, align 8, !dbg !4106, !nonnull !25, !noundef !25
  store ptr %old.i, ptr %old.dbg.spill.i, align 8, !dbg !4106
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4099, metadata !DIExpression()), !dbg !4107
  %_11.i = load ptr, ptr %self, align 8, !dbg !4108, !nonnull !25, !noundef !25
; call core::ptr::non_null::NonNull<T>::add
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h6db24eba4920e6e5E"(ptr %_11.i, i64 1) #8, !dbg !4108
  store ptr %_10.i, ptr %self, align 8, !dbg !4109
  store ptr %old.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4068, metadata !DIExpression()), !dbg !4110
  store ptr %old.i, ptr %0, align 8, !dbg !4112
  br label %bb12, !dbg !4113

bb9:                                              ; preds = %bb8
  store ptr null, ptr %0, align 8, !dbg !4114
  br label %bb12, !dbg !4113

bb12:                                             ; preds = %bb10, %bb9
  %11 = load ptr, ptr %0, align 8, !dbg !4115, !align !1083, !noundef !25
  ret ptr %11, !dbg !4115
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hedceb5b69f36862dE"(ptr align 8 %self) unnamed_addr #0 !dbg !4116 {
start:
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca i8, align 1
  %0 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4132, metadata !DIExpression()), !dbg !4133
  br i1 true, label %bb1, label %bb3, !dbg !4134

bb3:                                              ; preds = %bb1, %start
  br i1 false, label %bb4, label %bb6, !dbg !4135

bb1:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4136
  %_5 = load ptr, ptr %1, align 8, !dbg !4136, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hca0d90a62ef21ae7E"(ptr %_5) #8, !dbg !4136
  %_3 = xor i1 %_4, true, !dbg !4137
  call void @llvm.assume(i1 %_3), !dbg !4138
  br label %bb3, !dbg !4139

bb6:                                              ; preds = %bb3
  %_12 = load ptr, ptr %self, align 8, !dbg !4135, !nonnull !25, !noundef !25
  store ptr %_12, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4140, metadata !DIExpression()), !dbg !4146
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4135
  %_13 = load ptr, ptr %2, align 8, !dbg !4135, !noundef !25
  %3 = icmp eq ptr %_12, %_13, !dbg !4135
  %4 = zext i1 %3 to i8, !dbg !4135
  store i8 %4, ptr %_6, align 1, !dbg !4135
  br label %bb8, !dbg !4135

bb4:                                              ; preds = %bb3
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4135
  %_9 = load ptr, ptr %5, align 8, !dbg !4135, !noundef !25
  store ptr %_9, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4148, metadata !DIExpression()), !dbg !4153
  store ptr %_9, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4155, metadata !DIExpression()), !dbg !4161
  %6 = ptrtoint ptr %_9 to i64, !dbg !4163
  %7 = icmp eq i64 %6, 0, !dbg !4135
  %8 = zext i1 %7 to i8, !dbg !4135
  store i8 %8, ptr %_6, align 1, !dbg !4135
  br label %bb8, !dbg !4135

bb8:                                              ; preds = %bb6, %bb4
  %9 = load i8, ptr %_6, align 1, !dbg !4135, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !4135
  br i1 %10, label %bb9, label %bb10, !dbg !4135

bb10:                                             ; preds = %bb8
  store ptr %self, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !4164, metadata !DIExpression()), !dbg !4175
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4170, metadata !DIExpression()), !dbg !4177
  %old.i = load ptr, ptr %self, align 8, !dbg !4178, !nonnull !25, !noundef !25
  store ptr %old.i, ptr %old.dbg.spill.i, align 8, !dbg !4178
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4171, metadata !DIExpression()), !dbg !4179
  %_11.i = load ptr, ptr %self, align 8, !dbg !4180, !nonnull !25, !noundef !25
; call core::ptr::non_null::NonNull<T>::add
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17hf7e0a140f8e7486eE"(ptr %_11.i, i64 1) #8, !dbg !4180
  store ptr %_10.i, ptr %self, align 8, !dbg !4181
  store ptr %old.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4140, metadata !DIExpression()), !dbg !4182
  store ptr %old.i, ptr %0, align 8, !dbg !4184
  br label %bb12, !dbg !4185

bb9:                                              ; preds = %bb8
  store ptr null, ptr %0, align 8, !dbg !4186
  br label %bb12, !dbg !4185

bb12:                                             ; preds = %bb10, %bb9
  %11 = load ptr, ptr %0, align 8, !dbg !4187, !align !1083, !noundef !25
  ret ptr %11, !dbg !4187
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h1c8d5c40cfa03255E"(ptr align 8 %self) unnamed_addr #1 !dbg !4188 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4194, metadata !DIExpression()), !dbg !4195
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4196
  store ptr %self, ptr %1, align 8, !dbg !4196
  store i64 0, ptr %0, align 8, !dbg !4196
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4197
  %3 = load i64, ptr %2, align 8, !dbg !4197, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4197
  %5 = load ptr, ptr %4, align 8, !dbg !4197
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4197
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4197
  ret { i64, ptr } %7, !dbg !4197
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h327f95272dcd4a87E"(ptr align 8 %self) unnamed_addr #1 !dbg !4198 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4200, metadata !DIExpression()), !dbg !4201
  store i64 2, ptr %0, align 8, !dbg !4202
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4203
  %2 = load i64, ptr %1, align 8, !dbg !4203, !range !929, !noundef !25
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4203
  %4 = load ptr, ptr %3, align 8, !dbg !4203
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !4203
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4203
  ret { i64, ptr } %6, !dbg !4203
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h0022ca6270d989d2E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4204 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4209, metadata !DIExpression()), !dbg !4212
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4211, metadata !DIExpression()), !dbg !4212
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4212
  store ptr %slice.0, ptr %1, align 8, !dbg !4212
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4212
  store i64 %slice.1, ptr %2, align 8, !dbg !4212
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4210, metadata !DIExpression()), !dbg !4213
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4214
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4214
  ret { ptr, i64 } %4, !dbg !4214
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h042325bff3dab48dE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4215 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4219, metadata !DIExpression()), !dbg !4222
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4221, metadata !DIExpression()), !dbg !4222
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4222
  store ptr %slice.0, ptr %1, align 8, !dbg !4222
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4222
  store i64 %slice.1, ptr %2, align 8, !dbg !4222
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4220, metadata !DIExpression()), !dbg !4223
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4224
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4224
  ret { ptr, i64 } %4, !dbg !4224
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17ha27f1798cb0c8229E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4225 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4229, metadata !DIExpression()), !dbg !4232
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4231, metadata !DIExpression()), !dbg !4232
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4232
  store ptr %slice.0, ptr %1, align 8, !dbg !4232
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4232
  store i64 %slice.1, ptr %2, align 8, !dbg !4232
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4230, metadata !DIExpression()), !dbg !4233
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4234
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4234
  ret { ptr, i64 } %4, !dbg !4234
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hccd88585d109a9eaE"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4235 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4239, metadata !DIExpression()), !dbg !4242
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4241, metadata !DIExpression()), !dbg !4242
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4242
  store ptr %slice.0, ptr %1, align 8, !dbg !4242
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4242
  store i64 %slice.1, ptr %2, align 8, !dbg !4242
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4240, metadata !DIExpression()), !dbg !4243
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4244
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4244
  ret { ptr, i64 } %4, !dbg !4244
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h7d3c1bafc8d97a46E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4245 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4249, metadata !DIExpression()), !dbg !4263
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4250, metadata !DIExpression()), !dbg !4264
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4251, metadata !DIExpression()), !dbg !4265
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4257, metadata !DIExpression()), !dbg !4266
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17ha72a1fdddee9fe8fE"(ptr align 8 %generic_rage) #8, !dbg !4267
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4267
  %_5 = load i64, ptr %_4, align 8, !dbg !4267, !range !929, !noundef !25
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4268

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4267

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4269
  %_18 = load ptr, ptr %2, align 8, !dbg !4269, !nonnull !25, !align !1083, !noundef !25
  %value2 = load i64, ptr %_18, align 8, !dbg !4269, !noundef !25
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4269
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4255, metadata !DIExpression()), !dbg !4270
  store i64 %value2, ptr %start1, align 8, !dbg !4271
  br label %bb7, !dbg !4272

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4273
  %_17 = load ptr, ptr %3, align 8, !dbg !4273, !nonnull !25, !align !1083, !noundef !25
  %value = load i64, ptr %_17, align 8, !dbg !4273, !noundef !25
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4273
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4253, metadata !DIExpression()), !dbg !4274
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4275
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4275
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4275
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4275
  br i1 %5, label %panic, label %bb5, !dbg !4275

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4276
  br label %bb7, !dbg !4276

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hcaa94b2e0fce9e09E"(ptr align 8 %generic_rage) #8, !dbg !4277
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4277
  %_11 = load i64, ptr %_10, align 8, !dbg !4277, !range !929, !noundef !25
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4278

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4275
  br label %bb7, !dbg !4279

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_54341b7fb7bef6d4e6c2c35623ba5589) #9, !dbg !4275
  unreachable, !dbg !4275

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4280
  %_20 = load ptr, ptr %7, align 8, !dbg !4280, !nonnull !25, !align !1083, !noundef !25
  %value6 = load i64, ptr %_20, align 8, !dbg !4280, !noundef !25
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4280
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4261, metadata !DIExpression()), !dbg !4281
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4282
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4282
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4282
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4282
  br i1 %9, label %panic8, label %bb12, !dbg !4282

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4283
  %_19 = load ptr, ptr %10, align 8, !dbg !4283, !nonnull !25, !align !1083, !noundef !25
  %value4 = load i64, ptr %_19, align 8, !dbg !4283, !noundef !25
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4283
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4259, metadata !DIExpression()), !dbg !4284
  store i64 %value4, ptr %end, align 8, !dbg !4285
  br label %bb13, !dbg !4286

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4287
  br label %bb13, !dbg !4287

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4288, !noundef !25
  %_16 = load i64, ptr %end, align 8, !dbg !4289, !noundef !25
  store i64 %_15, ptr %0, align 8, !dbg !4288
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4288
  store i64 %_16, ptr %11, align 8, !dbg !4288
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4290
  %13 = load i64, ptr %12, align 8, !dbg !4290, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4290
  %15 = load i64, ptr %14, align 8, !dbg !4290, !noundef !25
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4290
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4290
  ret { i64, i64 } %17, !dbg !4290

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4282
  br label %bb13, !dbg !4291

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_efe1e6a48fa3a413ecf51e8ad59c6144) #9, !dbg !4282
  unreachable, !dbg !4282
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hf549d8eb7ad7eef2E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4292 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4296, metadata !DIExpression()), !dbg !4310
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4297, metadata !DIExpression()), !dbg !4311
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4298, metadata !DIExpression()), !dbg !4312
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4304, metadata !DIExpression()), !dbg !4313
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h1c8d5c40cfa03255E"(ptr align 8 %generic_rage) #8, !dbg !4314
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4314
  %_5 = load i64, ptr %_4, align 8, !dbg !4314, !range !929, !noundef !25
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4315

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4314

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4316
  %_18 = load ptr, ptr %2, align 8, !dbg !4316, !nonnull !25, !align !1083, !noundef !25
  %value2 = load i64, ptr %_18, align 8, !dbg !4316, !noundef !25
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4316
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4302, metadata !DIExpression()), !dbg !4317
  store i64 %value2, ptr %start1, align 8, !dbg !4318
  br label %bb7, !dbg !4319

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4320
  %_17 = load ptr, ptr %3, align 8, !dbg !4320, !nonnull !25, !align !1083, !noundef !25
  %value = load i64, ptr %_17, align 8, !dbg !4320, !noundef !25
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4320
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4300, metadata !DIExpression()), !dbg !4321
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4322
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4322
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4322
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4322
  br i1 %5, label %panic, label %bb5, !dbg !4322

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4323
  br label %bb7, !dbg !4323

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h327f95272dcd4a87E"(ptr align 8 %generic_rage) #8, !dbg !4324
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4324
  %_11 = load i64, ptr %_10, align 8, !dbg !4324, !range !929, !noundef !25
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4325

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4322
  br label %bb7, !dbg !4326

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_54341b7fb7bef6d4e6c2c35623ba5589) #9, !dbg !4322
  unreachable, !dbg !4322

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4327
  %_20 = load ptr, ptr %7, align 8, !dbg !4327, !nonnull !25, !align !1083, !noundef !25
  %value6 = load i64, ptr %_20, align 8, !dbg !4327, !noundef !25
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4327
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4308, metadata !DIExpression()), !dbg !4328
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4329
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4329
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4329
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4329
  br i1 %9, label %panic8, label %bb12, !dbg !4329

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4330
  %_19 = load ptr, ptr %10, align 8, !dbg !4330, !nonnull !25, !align !1083, !noundef !25
  %value4 = load i64, ptr %_19, align 8, !dbg !4330, !noundef !25
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4330
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4306, metadata !DIExpression()), !dbg !4331
  store i64 %value4, ptr %end, align 8, !dbg !4332
  br label %bb13, !dbg !4333

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4334
  br label %bb13, !dbg !4334

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4335, !noundef !25
  %_16 = load i64, ptr %end, align 8, !dbg !4336, !noundef !25
  store i64 %_15, ptr %0, align 8, !dbg !4335
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4335
  store i64 %_16, ptr %11, align 8, !dbg !4335
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4337
  %13 = load i64, ptr %12, align 8, !dbg !4337, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4337
  %15 = load i64, ptr %14, align 8, !dbg !4337, !noundef !25
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4337
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4337
  ret { i64, i64 } %17, !dbg !4337

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4329
  br label %bb13, !dbg !4338

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_efe1e6a48fa3a413ecf51e8ad59c6144) #9, !dbg !4329
  unreachable, !dbg !4329
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c3ed70da40a4baaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4339 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4346, metadata !DIExpression()), !dbg !4348
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4347, metadata !DIExpression()), !dbg !4349
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h74de86bd9f48ba25E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_dc945488582c36a112c04f49aea120e4, i64 16) #8, !dbg !4350
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4351, metadata !DIExpression()), !dbg !4357
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4359, metadata !DIExpression()), !dbg !4367
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !4369
  store ptr %self, ptr %0, align 8, !dbg !4370
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4370
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %1, align 8, !dbg !4370
  %2 = load ptr, ptr %0, align 8, !dbg !4371, !nonnull !25, !align !4372, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4371
  %4 = load ptr, ptr %3, align 8, !dbg !4371, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4371
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4371
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4373
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4373
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4374
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4374
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4374
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4374
  store ptr %_15.0, ptr %10, align 8, !dbg !4374
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4374
  store ptr %_15.1, ptr %11, align 8, !dbg !4374
  store i8 3, ptr %_21, align 1, !dbg !4374
  store i64 2, ptr %_22, align 8, !dbg !4374
  store i64 2, ptr %_23, align 8, !dbg !4374
  %12 = load i8, ptr %_21, align 1, !dbg !4374, !range !2973, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4374
  %14 = load i64, ptr %13, align 8, !dbg !4374, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4374
  %16 = load i64, ptr %15, align 8, !dbg !4374
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4374
  %18 = load i64, ptr %17, align 8, !dbg !4374, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4374
  %20 = load i64, ptr %19, align 8, !dbg !4374
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !4386
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !4388
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !4389
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !4390
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !4391
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !4392
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4393
  store i64 0, ptr %23, align 8, !dbg !4393
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4393
  store i32 32, ptr %24, align 8, !dbg !4393
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4393
  store i8 %12, ptr %25, align 8, !dbg !4393
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4393
  store i32 4, ptr %26, align 4, !dbg !4393
  store i64 %14, ptr %_20, align 8, !dbg !4393
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4393
  store i64 %16, ptr %27, align 8, !dbg !4393
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4393
  store i64 %18, ptr %28, align 8, !dbg !4393
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4393
  store i64 %20, ptr %29, align 8, !dbg !4393
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4374
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4374
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4374
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17he5abb4327812aad4E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4350
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h884b88493751dc7dE(ptr align 8 %_4) #8, !dbg !4350
  ret i1 %31, !dbg !4394
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %addr) unnamed_addr #0 !dbg !4395 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4400, metadata !DIExpression()), !dbg !4401
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17hb55cc849375e96b8E(i64 %addr) #8, !dbg !4402
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4402
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4402
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h0f424738382f1187E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_3b30f3c2fe1935017d2714aa9952ea95, i64 74, ptr align 8 @alloc_6918487e00f1778b5f784ee4db0636b1) #8, !dbg !4402
  ret i64 %1, !dbg !4403
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17hb55cc849375e96b8E(i64 %0) unnamed_addr #0 !dbg !4404 {
start:
  %_9 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4409, metadata !DIExpression()), !dbg !4410
  store i64 47, ptr %_4, align 8, !dbg !4411
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4411
  store i64 64, ptr %2, align 8, !dbg !4411
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4412
  %4 = load i64, ptr %3, align 8, !dbg !4412, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4412
  %6 = load i64, ptr %5, align 8, !dbg !4412, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E"(ptr align 8 %addr, i64 %4, i64 %6) #8, !dbg !4412
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4413

bb2:                                              ; preds = %start
  %_10 = load i64, ptr %addr, align 8, !dbg !4414, !noundef !25
  store i64 %_10, ptr %_9, align 8, !dbg !4415
  %7 = load i64, ptr %_9, align 8, !dbg !4416, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4416
  store i64 %7, ptr %8, align 8, !dbg !4416
  store i64 1, ptr %1, align 8, !dbg !4416
  br label %bb6, !dbg !4417

bb3:                                              ; preds = %start, %start
  %_6 = load i64, ptr %addr, align 8, !dbg !4418, !noundef !25
  store i64 %_6, ptr %_5, align 8, !dbg !4419
  %9 = load i64, ptr %_5, align 8, !dbg !4420, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4420
  store i64 %9, ptr %10, align 8, !dbg !4420
  store i64 0, ptr %1, align 8, !dbg !4420
  br label %bb6, !dbg !4421

bb4:                                              ; preds = %start
  %_8 = load i64, ptr %addr, align 8, !dbg !4422, !noundef !25
; call x86_64::addr::VirtAddr::new_truncate
  %_7 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %_8) #8, !dbg !4423
  %11 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4424
  store i64 %_7, ptr %11, align 8, !dbg !4424
  store i64 0, ptr %1, align 8, !dbg !4424
  br label %bb6, !dbg !4425

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4426
  %13 = load i64, ptr %12, align 8, !dbg !4426, !range !1860, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4426
  %15 = load i64, ptr %14, align 8, !dbg !4426, !noundef !25
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4426
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4426
  ret { i64, i64 } %17, !dbg !4426
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %addr) unnamed_addr #0 !dbg !4427 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4430, metadata !DIExpression()), !dbg !4431
  %_5 = shl i64 %addr, 16, !dbg !4432
  %_3 = ashr i64 %_5, 16, !dbg !4433
  store i64 %_3, ptr %0, align 8, !dbg !4434
  %1 = load i64, ptr %0, align 8, !dbg !4435, !noundef !25
  ret i64 %1, !dbg !4435
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h18435c708e932117E(i64 %addr) unnamed_addr #0 !dbg !4436 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4439, metadata !DIExpression()), !dbg !4440
  store i64 %addr, ptr %0, align 8, !dbg !4441
  %1 = load i64, ptr %0, align 8, !dbg !4442, !noundef !25
  ret i64 %1, !dbg !4442
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E(i64 %self) unnamed_addr #0 !dbg !4443 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4448, metadata !DIExpression()), !dbg !4449
  ret i64 %self, !dbg !4450
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h3264267ae024a77bE(i64 %self) unnamed_addr #0 !dbg !4451 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4457, metadata !DIExpression()), !dbg !4458
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E(i64 %self) #8, !dbg !4459
  %0 = inttoptr i64 %_2 to ptr, !dbg !4459
  ret ptr %0, !dbg !4460
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %self) unnamed_addr #0 !dbg !4461 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4467, metadata !DIExpression()), !dbg !4468
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h3264267ae024a77bE(i64 %self) #8, !dbg !4469
  ret ptr %_2, !dbg !4470
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17hcc9d8f9792bc8b72E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4471 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4477, metadata !DIExpression()), !dbg !4479
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4478, metadata !DIExpression()), !dbg !4480
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h12c40e0323c1ea79E"(i64 %align) #8, !dbg !4481
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h5ace755f32f47e86E(i64 %self, i64 %_5) #8, !dbg !4482
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %_3) #8, !dbg !4483
  ret i64 %0, !dbg !4484
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h1ab50971adf59a49E(i64 %self) unnamed_addr #0 !dbg !4485 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4493, metadata !DIExpression()), !dbg !4494
  %_2 = trunc i64 %self to i16, !dbg !4495
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h6c023d7956c99e39E(i16 %_2) #8, !dbg !4496
  ret i16 %0, !dbg !4497
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17hd0ec189937a49d96E(i64 %self) unnamed_addr #0 !dbg !4498 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4503, metadata !DIExpression()), !dbg !4504
  %_3 = lshr i64 %self, 12, !dbg !4505
  %_2 = trunc i64 %_3 to i16, !dbg !4505
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E(i16 %_2) #8, !dbg !4506
  ret i16 %0, !dbg !4507
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE(i64 %self) unnamed_addr #0 !dbg !4508 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4511, metadata !DIExpression()), !dbg !4512
  %_4 = lshr i64 %self, 12, !dbg !4513
  %_3 = lshr i64 %_4, 9, !dbg !4514
  %_2 = trunc i64 %_3 to i16, !dbg !4514
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E(i16 %_2) #8, !dbg !4515
  ret i16 %0, !dbg !4516
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE(i64 %self) unnamed_addr #0 !dbg !4517 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4520, metadata !DIExpression()), !dbg !4521
  %_5 = lshr i64 %self, 12, !dbg !4522
  %_4 = lshr i64 %_5, 9, !dbg !4522
  %_3 = lshr i64 %_4, 9, !dbg !4523
  %_2 = trunc i64 %_3 to i16, !dbg !4523
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E(i16 %_2) #8, !dbg !4524
  ret i16 %0, !dbg !4525
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE(i64 %self) unnamed_addr #0 !dbg !4526 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4529, metadata !DIExpression()), !dbg !4530
  %_6 = lshr i64 %self, 12, !dbg !4531
  %_5 = lshr i64 %_6, 9, !dbg !4531
  %_4 = lshr i64 %_5, 9, !dbg !4531
  %_3 = lshr i64 %_4, 9, !dbg !4532
  %_2 = trunc i64 %_3 to i16, !dbg !4532
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E(i16 %_2) #8, !dbg !4533
  ret i16 %0, !dbg !4534
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a87644cc9aea53aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4535 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4540, metadata !DIExpression()), !dbg !4542
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4541, metadata !DIExpression()), !dbg !4543
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h74de86bd9f48ba25E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_267cc841a759909b7b242b44dbf10212, i64 8) #8, !dbg !4544
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4351, metadata !DIExpression()), !dbg !4545
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4359, metadata !DIExpression()), !dbg !4547
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !4549
  store ptr %self, ptr %0, align 8, !dbg !4550
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4550
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %1, align 8, !dbg !4550
  %2 = load ptr, ptr %0, align 8, !dbg !4551, !nonnull !25, !align !4372, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4551
  %4 = load ptr, ptr %3, align 8, !dbg !4551, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4551
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4551
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4552
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4552
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4553
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4553
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4553
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4553
  store ptr %_15.0, ptr %10, align 8, !dbg !4553
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4553
  store ptr %_15.1, ptr %11, align 8, !dbg !4553
  store i8 3, ptr %_21, align 1, !dbg !4553
  store i64 2, ptr %_22, align 8, !dbg !4553
  store i64 2, ptr %_23, align 8, !dbg !4553
  %12 = load i8, ptr %_21, align 1, !dbg !4553, !range !2973, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4553
  %14 = load i64, ptr %13, align 8, !dbg !4553, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4553
  %16 = load i64, ptr %15, align 8, !dbg !4553
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4553
  %18 = load i64, ptr %17, align 8, !dbg !4553, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4553
  %20 = load i64, ptr %19, align 8, !dbg !4553
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !4554
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !4556
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !4557
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !4558
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !4559
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !4560
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4561
  store i64 0, ptr %23, align 8, !dbg !4561
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4561
  store i32 32, ptr %24, align 8, !dbg !4561
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4561
  store i8 %12, ptr %25, align 8, !dbg !4561
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4561
  store i32 4, ptr %26, align 4, !dbg !4561
  store i64 %14, ptr %_20, align 8, !dbg !4561
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4561
  store i64 %16, ptr %27, align 8, !dbg !4561
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4561
  store i64 %18, ptr %28, align 8, !dbg !4561
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4561
  store i64 %20, ptr %29, align 8, !dbg !4561
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4553
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4553
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4553
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17he5abb4327812aad4E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4544
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h884b88493751dc7dE(ptr align 8 %_4) #8, !dbg !4544
  ret i1 %31, !dbg !4562
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4563 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4566, metadata !DIExpression()), !dbg !4568
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4567, metadata !DIExpression()), !dbg !4569
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4570
  ret i1 %0, !dbg !4571
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hd9682f0cf481abceE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4572 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4575, metadata !DIExpression()), !dbg !4577
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4576, metadata !DIExpression()), !dbg !4578
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4579
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4579
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4579
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4579
  br i1 %1, label %panic, label %bb1, !dbg !4579

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %_5.0) #8, !dbg !4580
  ret i64 %2, !dbg !4581

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_3d3eb5c560ed88996f412367f383dbd0) #9, !dbg !4579
  unreachable, !dbg !4579
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h3f451532c46e1002E"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4582 {
start:
  %val.dbg.spill = alloca i64, align 8
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4591, metadata !DIExpression()), !dbg !4595
  store ptr %start1, ptr %start.dbg.spill, align 8, !dbg !4595
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4587, metadata !DIExpression()), !dbg !4596
  store ptr %end, ptr %end.dbg.spill, align 8, !dbg !4595
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4588, metadata !DIExpression()), !dbg !4597
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4589, metadata !DIExpression()), !dbg !4598
  %_6 = load i64, ptr %end, align 8, !dbg !4599, !noundef !25
  %_7 = load i64, ptr %start1, align 8, !dbg !4600, !noundef !25
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17ha4e610a918437561E"(i64 %_6, i64 %_7) #8, !dbg !4599
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4599
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4599
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h26ab605915c400bbE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4599
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4599
  %_8 = load i64, ptr %_4, align 8, !dbg !4599, !range !1860, !noundef !25
  %3 = icmp eq i64 %_8, 0, !dbg !4599
  br i1 %3, label %bb3, label %bb5, !dbg !4599

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4599
  %val = load i64, ptr %4, align 8, !dbg !4599, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4599
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4593, metadata !DIExpression()), !dbg !4601
  store i64 %val, ptr %steps, align 8, !dbg !4601
; call <u64 as bit_field::BitField>::get_bit
  %_11 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17ha462a6a83dbc2871E"(ptr align 8 %end, i64 47) #8, !dbg !4602
  br i1 %_11, label %bb7, label %bb6, !dbg !4602

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h87b4b91cb2a4992bE"() #8, !dbg !4603
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4603
  br label %bb16, !dbg !4603

bb4:                                              ; No predecessors!
  unreachable, !dbg !4599

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4604
  %7 = load i64, ptr %6, align 8, !dbg !4604, !range !1860, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4604
  %9 = load i64, ptr %8, align 8, !dbg !4604
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !4604
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4604
  ret { i64, i64 } %11, !dbg !4604

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_10, align 1, !dbg !4602
  br label %bb8, !dbg !4602

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_14 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17ha462a6a83dbc2871E"(ptr align 8 %start1, i64 47) #8, !dbg !4605
  %_13 = xor i1 %_14, true, !dbg !4606
  %12 = zext i1 %_13 to i8, !dbg !4602
  store i8 %12, ptr %_10, align 1, !dbg !4602
  br label %bb8, !dbg !4602

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_10, align 1, !dbg !4602, !range !1562, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !4602
  br i1 %14, label %bb11, label %bb14, !dbg !4602

bb14:                                             ; preds = %bb11, %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4607, !noundef !25
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h76888ce1ae928a8cE"(i64 %_20) #8, !dbg !4608
  %_19.0 = extractvalue { i64, i64 } %15, 0, !dbg !4608
  %_19.1 = extractvalue { i64, i64 } %15, 1, !dbg !4608
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h6fb92ff9a88c38f2E"(i64 %_19.0, i64 %_19.1) #8, !dbg !4608
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4608
  br label %bb16, !dbg !4608

bb11:                                             ; preds = %bb8
  %_18 = load i64, ptr %steps, align 8, !dbg !4609, !noundef !25
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17ha4e610a918437561E"(i64 %_18, i64 -281474976710656) #8, !dbg !4609
  %_17.0 = extractvalue { i64, i64 } %17, 0, !dbg !4609
  %_17.1 = extractvalue { i64, i64 } %17, 1, !dbg !4609
; call core::option::Option<T>::unwrap
  %_16 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h54585053f1b4cf4cE"(i64 %_17.0, i64 %_17.1, ptr align 8 @alloc_bbd2b91df7b01a348143948f46e658c3) #8, !dbg !4609
  store i64 %_16, ptr %steps, align 8, !dbg !4610
  br label %bb14, !dbg !4611
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h69bfa1b06cba4173E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4612 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4620, metadata !DIExpression()), !dbg !4630
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4626, metadata !DIExpression()), !dbg !4631
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !4631
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4616, metadata !DIExpression()), !dbg !4632
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !4631
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4617, metadata !DIExpression()), !dbg !4633
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4624, metadata !DIExpression()), !dbg !4634
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c39cd3f814950b0E"(i64 %count) #8, !dbg !4635
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4635
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4635
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf220b760d1f54addE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4635
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4635
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4635
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h26ab605915c400bbE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4635
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4635
  %_6 = load i64, ptr %_3, align 8, !dbg !4635, !range !1860, !noundef !25
  %4 = icmp eq i64 %_6, 0, !dbg !4635
  br i1 %4, label %bb4, label %bb6, !dbg !4635

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4635
  %offset = load i64, ptr %5, align 8, !dbg !4635, !noundef !25
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4635
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4618, metadata !DIExpression()), !dbg !4636
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4622, metadata !DIExpression()), !dbg !4637
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4638
  br i1 %_8, label %bb7, label %bb8, !dbg !4638

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2413046ac9812486E"() #8, !dbg !4639
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4639
  br label %bb18, !dbg !4639

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4640
  %8 = load i64, ptr %7, align 8, !dbg !4640, !range !1860, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4640
  %10 = load i64, ptr %9, align 8, !dbg !4640
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4640
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4640
  ret { i64, i64 } %12, !dbg !4640

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h8f8e141220685325E"(i64 %start2, i64 %offset) #8, !dbg !4641
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4641
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4641
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h26ab605915c400bbE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4641
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4641
  %_13 = load i64, ptr %_10, align 8, !dbg !4641, !range !1860, !noundef !25
  %15 = icmp eq i64 %_13, 0, !dbg !4641
  br i1 %15, label %bb11, label %bb12, !dbg !4641

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4642
  br label %bb18, !dbg !4643

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4641
  %val = load i64, ptr %16, align 8, !dbg !4641, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4641
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4628, metadata !DIExpression()), !dbg !4646
  store i64 %val, ptr %addr, align 8, !dbg !4646
  store i64 47, ptr %_17, align 8, !dbg !4647
  %17 = load i64, ptr %_17, align 8, !dbg !4648, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4c6915129424b6daE"(ptr align 8 %addr, i64 %17) #8, !dbg !4648
  switch i64 %_15, label %bb16 [
    i64 1, label %bb14
    i64 2, label %bb15
  ], !dbg !4649

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2413046ac9812486E"() #8, !dbg !4650
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4650
  br label %bb18, !dbg !4650

bb5:                                              ; No predecessors!
  unreachable, !dbg !4635

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4651, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %_22) #8, !dbg !4652
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4653
  store i64 %_21, ptr %19, align 8, !dbg !4653
  store i64 1, ptr %0, align 8, !dbg !4653
  br label %bb18, !dbg !4640

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4654
  %20 = load i64, ptr %_20, align 8, !dbg !4655, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h785e035ab0cdafccE"(ptr align 8 %addr, i64 %20, i64 131071) #8, !dbg !4655
  br label %bb16, !dbg !4655

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4656
  br label %bb18, !dbg !4657
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17hb054a43fbd8a3bf4E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4659 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4665, metadata !DIExpression()), !dbg !4675
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4671, metadata !DIExpression()), !dbg !4676
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !4676
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4661, metadata !DIExpression()), !dbg !4677
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !4676
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4662, metadata !DIExpression()), !dbg !4678
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4669, metadata !DIExpression()), !dbg !4679
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c39cd3f814950b0E"(i64 %count) #8, !dbg !4680
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4680
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4680
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf220b760d1f54addE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4680
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4680
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4680
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h26ab605915c400bbE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4680
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4680
  %_6 = load i64, ptr %_3, align 8, !dbg !4680, !range !1860, !noundef !25
  %4 = icmp eq i64 %_6, 0, !dbg !4680
  br i1 %4, label %bb4, label %bb6, !dbg !4680

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4680
  %offset = load i64, ptr %5, align 8, !dbg !4680, !noundef !25
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4680
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4663, metadata !DIExpression()), !dbg !4681
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4667, metadata !DIExpression()), !dbg !4682
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4683
  br i1 %_8, label %bb7, label %bb8, !dbg !4683

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2413046ac9812486E"() #8, !dbg !4684
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4684
  br label %bb18, !dbg !4684

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4685
  %8 = load i64, ptr %7, align 8, !dbg !4685, !range !1860, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4685
  %10 = load i64, ptr %9, align 8, !dbg !4685
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4685
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4685
  ret { i64, i64 } %12, !dbg !4685

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17ha4e610a918437561E"(i64 %start2, i64 %offset) #8, !dbg !4686
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4686
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4686
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h26ab605915c400bbE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4686
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4686
  %_13 = load i64, ptr %_10, align 8, !dbg !4686, !range !1860, !noundef !25
  %15 = icmp eq i64 %_13, 0, !dbg !4686
  br i1 %15, label %bb11, label %bb12, !dbg !4686

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4687
  br label %bb18, !dbg !4688

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4686
  %val = load i64, ptr %16, align 8, !dbg !4686, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4686
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4673, metadata !DIExpression()), !dbg !4690
  store i64 %val, ptr %addr, align 8, !dbg !4690
  store i64 47, ptr %_17, align 8, !dbg !4691
  %17 = load i64, ptr %_17, align 8, !dbg !4692, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4c6915129424b6daE"(ptr align 8 %addr, i64 %17) #8, !dbg !4692
  switch i64 %_15, label %bb16 [
    i64 131070, label %bb14
    i64 131069, label %bb15
  ], !dbg !4693

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2413046ac9812486E"() #8, !dbg !4694
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4694
  br label %bb18, !dbg !4694

bb5:                                              ; No predecessors!
  unreachable, !dbg !4680

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4695, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %_22) #8, !dbg !4696
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4697
  store i64 %_21, ptr %19, align 8, !dbg !4697
  store i64 1, ptr %0, align 8, !dbg !4697
  br label %bb18, !dbg !4685

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4698
  %20 = load i64, ptr %_20, align 8, !dbg !4699, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h785e035ab0cdafccE"(ptr align 8 %addr, i64 %20, i64 0) #8, !dbg !4699
  br label %bb16, !dbg !4699

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4700
  br label %bb18, !dbg !4701
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h8eb5d50bb5486349E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4703 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4712, metadata !DIExpression()), !dbg !4714
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4713, metadata !DIExpression()), !dbg !4715
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h74de86bd9f48ba25E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_51f6f672d92676f883a0556ba9651a0b, i64 16) #8, !dbg !4716
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4351, metadata !DIExpression()), !dbg !4717
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4359, metadata !DIExpression()), !dbg !4719
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !4721
  store ptr %self, ptr %0, align 8, !dbg !4722
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4722
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %1, align 8, !dbg !4722
  %2 = load ptr, ptr %0, align 8, !dbg !4723, !nonnull !25, !align !4372, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4723
  %4 = load ptr, ptr %3, align 8, !dbg !4723, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4723
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4723
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4724
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4724
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4725
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4725
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4725
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4725
  store ptr %_15.0, ptr %10, align 8, !dbg !4725
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4725
  store ptr %_15.1, ptr %11, align 8, !dbg !4725
  store i8 3, ptr %_21, align 1, !dbg !4725
  store i64 2, ptr %_22, align 8, !dbg !4725
  store i64 2, ptr %_23, align 8, !dbg !4725
  %12 = load i8, ptr %_21, align 1, !dbg !4725, !range !2973, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4725
  %14 = load i64, ptr %13, align 8, !dbg !4725, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4725
  %16 = load i64, ptr %15, align 8, !dbg !4725
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4725
  %18 = load i64, ptr %17, align 8, !dbg !4725, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4725
  %20 = load i64, ptr %19, align 8, !dbg !4725
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !4726
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !4728
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !4729
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !4730
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !4731
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !4732
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4733
  store i64 0, ptr %23, align 8, !dbg !4733
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4733
  store i32 32, ptr %24, align 8, !dbg !4733
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4733
  store i8 %12, ptr %25, align 8, !dbg !4733
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4733
  store i32 4, ptr %26, align 4, !dbg !4733
  store i64 %14, ptr %_20, align 8, !dbg !4733
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4733
  store i64 %16, ptr %27, align 8, !dbg !4733
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4733
  store i64 %18, ptr %28, align 8, !dbg !4733
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4733
  store i64 %20, ptr %29, align 8, !dbg !4733
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4725
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4725
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4725
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17he5abb4327812aad4E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4716
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h884b88493751dc7dE(ptr align 8 %_4) #8, !dbg !4716
  ret i1 %31, !dbg !4734
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17h51017f165fe68b94E(i64 %addr) unnamed_addr #0 !dbg !4735 {
start:
  %0 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4740, metadata !DIExpression()), !dbg !4743
; call x86_64::addr::PhysAddr::try_new
  %1 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h246a7dfa6a672c9cE(i64 %addr) #8, !dbg !4744
  store { i64, i64 } %1, ptr %_2, align 8, !dbg !4744
  %_3 = load i64, ptr %_2, align 8, !dbg !4744, !range !1860, !noundef !25
  %2 = icmp eq i64 %_3, 0, !dbg !4745
  br i1 %2, label %bb4, label %bb2, !dbg !4745

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4746
  %4 = load i64, ptr %3, align 8, !dbg !4746, !noundef !25
  store i64 %4, ptr %0, align 8, !dbg !4746
  call void @llvm.dbg.declare(metadata ptr %0, metadata !4741, metadata !DIExpression()), !dbg !4747
  ret i64 %4, !dbg !4748

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_4c32dd8753956934854651344030b372, i64 67, ptr align 8 @alloc_6b3cbf07f263ead70067ad39fb864d53) #9, !dbg !4749
  unreachable, !dbg !4749

bb3:                                              ; No predecessors!
  unreachable, !dbg !4744
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h2db0c6a9fe26982cE(i64 %addr) unnamed_addr #0 !dbg !4750 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4753, metadata !DIExpression()), !dbg !4754
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4755
  store i64 %_2, ptr %0, align 8, !dbg !4756
  %1 = load i64, ptr %0, align 8, !dbg !4757, !noundef !25
  ret i64 %1, !dbg !4757
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h246a7dfa6a672c9cE(i64 %addr) unnamed_addr #0 !dbg !4758 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4778, metadata !DIExpression()), !dbg !4781
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h2db0c6a9fe26982cE(i64 %addr) #8, !dbg !4782
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4782
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4779, metadata !DIExpression()), !dbg !4783
  %_3 = icmp eq i64 %p, %addr, !dbg !4784
  br i1 %_3, label %bb2, label %bb3, !dbg !4784

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4785
  %1 = load i64, ptr %_6, align 8, !dbg !4786, !noundef !25
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4786
  store i64 %1, ptr %2, align 8, !dbg !4786
  store i64 1, ptr %0, align 8, !dbg !4786
  br label %bb4, !dbg !4787

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4788
  store i64 %p, ptr %3, align 8, !dbg !4788
  store i64 0, ptr %0, align 8, !dbg !4788
  br label %bb4, !dbg !4787

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4789
  %5 = load i64, ptr %4, align 8, !dbg !4789, !range !1860, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4789
  %7 = load i64, ptr %6, align 8, !dbg !4789, !noundef !25
  %8 = insertvalue { i64, i64 } poison, i64 %5, 0, !dbg !4789
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4789
  ret { i64, i64 } %9, !dbg !4789
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E(i64 %self) unnamed_addr #0 !dbg !4790 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4795, metadata !DIExpression()), !dbg !4796
  ret i64 %self, !dbg !4797
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4798 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4803, metadata !DIExpression()), !dbg !4805
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4804, metadata !DIExpression()), !dbg !4806
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h12c40e0323c1ea79E"(i64 %align) #8, !dbg !4807
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h5ace755f32f47e86E(i64 %self, i64 %_5) #8, !dbg !4808
  store i64 %_3, ptr %0, align 8, !dbg !4809
  %1 = load i64, ptr %0, align 8, !dbg !4810, !noundef !25
  ret i64 %1, !dbg !4810
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1ea69abc93838277E(i64 %0, i64 %align) unnamed_addr #0 !dbg !4811 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4816, metadata !DIExpression()), !dbg !4818
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4817, metadata !DIExpression()), !dbg !4819
  %_5 = load i64, ptr %self, align 8, !dbg !4820, !noundef !25
; call x86_64::addr::PhysAddr::align_down
  %1 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E(i64 %_5, i64 %align) #8, !dbg !4820
  store i64 %1, ptr %_4, align 8, !dbg !4820
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %2 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9cb5285a7f56c358E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !4820
  ret i1 %2, !dbg !4821
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h88049d8dabadafd9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4822 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4827, metadata !DIExpression()), !dbg !4829
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4828, metadata !DIExpression()), !dbg !4830
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h74de86bd9f48ba25E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_0b79a4417984a643d0aaf7a6d6a8e288, i64 8) #8, !dbg !4831
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4351, metadata !DIExpression()), !dbg !4832
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4359, metadata !DIExpression()), !dbg !4834
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !4836
  store ptr %self, ptr %0, align 8, !dbg !4837
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4837
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %1, align 8, !dbg !4837
  %2 = load ptr, ptr %0, align 8, !dbg !4838, !nonnull !25, !align !4372, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4838
  %4 = load ptr, ptr %3, align 8, !dbg !4838, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4838
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4838
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4839
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4839
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4840
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4840
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4840
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4840
  store ptr %_15.0, ptr %10, align 8, !dbg !4840
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4840
  store ptr %_15.1, ptr %11, align 8, !dbg !4840
  store i8 3, ptr %_21, align 1, !dbg !4840
  store i64 2, ptr %_22, align 8, !dbg !4840
  store i64 2, ptr %_23, align 8, !dbg !4840
  %12 = load i8, ptr %_21, align 1, !dbg !4840, !range !2973, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4840
  %14 = load i64, ptr %13, align 8, !dbg !4840, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4840
  %16 = load i64, ptr %15, align 8, !dbg !4840
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4840
  %18 = load i64, ptr %17, align 8, !dbg !4840, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4840
  %20 = load i64, ptr %19, align 8, !dbg !4840
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !4841
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !4843
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !4844
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !4845
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !4846
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !4847
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4848
  store i64 0, ptr %23, align 8, !dbg !4848
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4848
  store i32 32, ptr %24, align 8, !dbg !4848
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4848
  store i8 %12, ptr %25, align 8, !dbg !4848
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4848
  store i32 4, ptr %26, align 4, !dbg !4848
  store i64 %14, ptr %_20, align 8, !dbg !4848
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4848
  store i64 %16, ptr %27, align 8, !dbg !4848
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4848
  store i64 %18, ptr %28, align 8, !dbg !4848
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4848
  store i64 %20, ptr %29, align 8, !dbg !4848
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4840
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4840
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4840
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17he5abb4327812aad4E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4831
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h884b88493751dc7dE(ptr align 8 %_4) #8, !dbg !4831
  ret i1 %31, !dbg !4849
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h5ace755f32f47e86E(i64 %addr, i64 %align) unnamed_addr #0 !dbg !4850 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4854, metadata !DIExpression()), !dbg !4856
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4855, metadata !DIExpression()), !dbg !4857
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4858, metadata !DIExpression()), !dbg !4863
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4865, metadata !DIExpression()), !dbg !4870
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !4872
  store i64 %1, ptr %0, align 8, !dbg !4872
  %_2.i.i = load i64, ptr %0, align 8, !dbg !4872, !noundef !25
  %2 = trunc i64 %_2.i.i to i32, !dbg !4872
  %3 = icmp eq i32 %2, 1, !dbg !4873
  %_3 = xor i1 %3, true, !dbg !4874
  br i1 %_3, label %bb2, label %bb3, !dbg !4874

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !4875
  %_8.1 = icmp ult i64 %align, 1, !dbg !4875
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !4875
  br i1 %4, label %panic, label %bb4, !dbg !4875

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_1dd227ab452b26fb141a985f487cd916, i64 30, ptr align 8 @alloc_08b13c9e01ea58d326fde16f43de4d77) #9, !dbg !4874
  unreachable, !dbg !4874

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !4876
  %5 = and i64 %addr, %_6, !dbg !4877
  ret i64 %5, !dbg !4878

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_dcf4a231b15b9b7c33e0581769121491) #9, !dbg !4875
  unreachable, !dbg !4875
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h3ff55a01ce079423E"(i16 %sel) unnamed_addr #1 !dbg !4879 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !4890, metadata !DIExpression()), !dbg !4891
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4892, metadata !DIExpression()), !dbg !4898
  %0 = zext i16 %sel to i64, !dbg !4900
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !4901, !srcloc !4902
  ret void, !dbg !4903
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h19d439e155b29999E"() unnamed_addr #1 !dbg !4904 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !4909, !srcloc !4910
  ret void, !dbg !4911
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h02564252d995bc62E(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !4912 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !4933, metadata !DIExpression()), !dbg !4934
  %_2 = icmp uge i16 %pcid, 4096, !dbg !4935
  br i1 %_2, label %bb1, label %bb2, !dbg !4935

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !4936
  %1 = load i16, ptr %_4, align 2, !dbg !4937, !noundef !25
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !4937
  store i16 %1, ptr %2, align 8, !dbg !4937
  store ptr null, ptr %0, align 8, !dbg !4937
  br label %bb3, !dbg !4938

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !4939
  store ptr @alloc_7254953a5374c7a7a7fc525c828c4afa, ptr %3, align 8, !dbg !4939
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !4939
  store i64 22, ptr %4, align 8, !dbg !4939
  br label %bb3, !dbg !4938

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !4940
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h37ee5cbb766e503dE(ptr align 2 %self) unnamed_addr #1 !dbg !4941 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4946, metadata !DIExpression()), !dbg !4947
  %0 = load i16, ptr %self, align 2, !dbg !4948, !noundef !25
  ret i16 %0, !dbg !4949
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17hbd020d83b11ccbc5E(i8 %n) unnamed_addr #1 !dbg !4950 {
start:
  %n.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !4969, metadata !DIExpression()), !dbg !4970
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !4971

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !4972
  br label %bb6, !dbg !4972

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !4973
  %1 = load i8, ptr %_2, align 1, !dbg !4974, !range !2973, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !4974
  br label %bb6, !dbg !4975

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !4976
  %2 = load i8, ptr %_3, align 1, !dbg !4977, !range !2973, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !4977
  br label %bb6, !dbg !4978

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !4979
  %3 = load i8, ptr %_4, align 1, !dbg !4980, !range !2973, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !4980
  br label %bb6, !dbg !4981

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !4982
  %4 = load i8, ptr %_5, align 1, !dbg !4983, !range !2973, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !4983
  br label %bb6, !dbg !4984

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !4985, !range !2969, !noundef !25
  ret i8 %5, !dbg !4985
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h8baa7ed21f815ac5E(i8 %0) unnamed_addr #1 !dbg !4986 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4991, metadata !DIExpression()), !dbg !4992
  %2 = load i8, ptr %self, align 1, !dbg !4993, !range !2973, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !4993
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !4994

bb2:                                              ; preds = %start
  unreachable, !dbg !4993

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !4995
  br label %bb6, !dbg !4995

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !4996
  br label %bb6, !dbg !4996

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !4997
  br label %bb6, !dbg !4997

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !4998
  br label %bb6, !dbg !4998

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !4999, !noundef !25
  ret i8 %3, !dbg !4999
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17hda4c451dfa608482E(i8 %0) unnamed_addr #1 !dbg !5000 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5008, metadata !DIExpression()), !dbg !5009
  %2 = load i8, ptr %n, align 1, !dbg !5010, !range !2973, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5010
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5011

bb2:                                              ; preds = %start
  unreachable, !dbg !5010

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5012
  br label %bb6, !dbg !5012

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5013
  br label %bb6, !dbg !5013

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5014
  br label %bb6, !dbg !5014

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5015
  br label %bb6, !dbg !5015

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5016, !noundef !25
  ret i64 %3, !dbg !5016
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h6ee00d5c314825caE(i8 %0) unnamed_addr #1 !dbg !5017 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5025, metadata !DIExpression()), !dbg !5026
  %2 = load i8, ptr %n, align 1, !dbg !5027, !range !2973, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5027
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5028

bb2:                                              ; preds = %start
  unreachable, !dbg !5027

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5029
  br label %bb6, !dbg !5029

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5030
  br label %bb6, !dbg !5030

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5031
  br label %bb6, !dbg !5031

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5032
  br label %bb6, !dbg !5032

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5033, !noundef !25
  ret i64 %3, !dbg !5033
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17hb7fac403dedf8480E(i8 %0) unnamed_addr #1 !dbg !5034 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5037, metadata !DIExpression()), !dbg !5038
  %2 = load i8, ptr %n, align 1, !dbg !5039, !range !2973, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5039
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5040

bb2:                                              ; preds = %start
  unreachable, !dbg !5039

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5041
  br label %bb6, !dbg !5041

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5042
  br label %bb6, !dbg !5042

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5043
  br label %bb6, !dbg !5043

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5044
  br label %bb6, !dbg !5044

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5045, !noundef !25
  ret i64 %3, !dbg !5045
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h4d847344212ce086E(i64 %bits) unnamed_addr #1 !dbg !5046 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5051, metadata !DIExpression()), !dbg !5052
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5053

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5054
  br label %bb6, !dbg !5054

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5055
  %1 = load i8, ptr %_2, align 1, !dbg !5056, !range !2973, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5056
  br label %bb6, !dbg !5057

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5058
  %2 = load i8, ptr %_3, align 1, !dbg !5059, !range !2973, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5059
  br label %bb6, !dbg !5060

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5061
  %3 = load i8, ptr %_4, align 1, !dbg !5062, !range !2973, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5062
  br label %bb6, !dbg !5063

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5064
  %4 = load i8, ptr %_5, align 1, !dbg !5065, !range !2973, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5065
  br label %bb6, !dbg !5066

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5067, !range !2969, !noundef !25
  ret i8 %5, !dbg !5067
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h4fdc4bbc6345948eE(i8 %n) unnamed_addr #1 !dbg !5068 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5073, metadata !DIExpression()), !dbg !5076
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h8baa7ed21f815ac5E(i8 %n) #8, !dbg !5077
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5078
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5078
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5078
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5078
  br i1 %2, label %panic, label %bb2, !dbg !5078

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5079
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5079
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5079
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5079
  br i1 %4, label %panic1, label %bb3, !dbg !5079

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_13d948e797d3694374429c3a938ca8f7) #9, !dbg !5078
  unreachable, !dbg !5078

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5079
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5079
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5074, metadata !DIExpression()), !dbg !5080
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5081
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5081
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5081
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5081
  br i1 %6, label %panic2, label %bb4, !dbg !5081

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_0fe610ff7590c82191b1e5648c46cdd1) #9, !dbg !5079
  unreachable, !dbg !5079

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5082
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5082
  store i64 %_9.0, ptr %7, align 8, !dbg !5082
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5083
  %9 = load i64, ptr %8, align 8, !dbg !5083, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5083
  %11 = load i64, ptr %10, align 8, !dbg !5083, !noundef !25
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5083
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5083
  ret { i64, i64 } %13, !dbg !5083

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d034d979382ae7927c9a0cc74333cbc5) #9, !dbg !5081
  unreachable, !dbg !5081
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17hcdaf868cb31e21deE(i64 %size) unnamed_addr #1 !dbg !5084 {
start:
  %size.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5089, metadata !DIExpression()), !dbg !5090
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5091

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5092
  br label %bb6, !dbg !5092

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5093
  %1 = load i8, ptr %_2, align 1, !dbg !5094, !range !2973, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5094
  br label %bb6, !dbg !5095

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5096
  %2 = load i8, ptr %_3, align 1, !dbg !5097, !range !2973, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5097
  br label %bb6, !dbg !5098

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5099
  %3 = load i8, ptr %_4, align 1, !dbg !5100, !range !2973, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5100
  br label %bb6, !dbg !5101

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5102
  %4 = load i8, ptr %_5, align 1, !dbg !5103, !range !2973, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5103
  br label %bb6, !dbg !5104

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5105, !range !2969, !noundef !25
  ret i8 %5, !dbg !5105
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h76cf805f4345d5c0E(i64 %bits) unnamed_addr #1 !dbg !5106 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5111, metadata !DIExpression()), !dbg !5112
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5113

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5114
  br label %bb6, !dbg !5114

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5115
  %1 = load i8, ptr %_2, align 1, !dbg !5116, !range !2973, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5116
  br label %bb6, !dbg !5117

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5118
  %2 = load i8, ptr %_3, align 1, !dbg !5119, !range !2973, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5119
  br label %bb6, !dbg !5120

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5121
  %3 = load i8, ptr %_4, align 1, !dbg !5122, !range !2973, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5122
  br label %bb6, !dbg !5123

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5124
  %4 = load i8, ptr %_5, align 1, !dbg !5125, !range !2973, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5125
  br label %bb6, !dbg !5126

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5127, !range !2969, !noundef !25
  ret i8 %5, !dbg !5127
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h7e5b0d53b724ed79E(i8 %n) unnamed_addr #1 !dbg !5128 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5131, metadata !DIExpression()), !dbg !5134
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h8baa7ed21f815ac5E(i8 %n) #8, !dbg !5135
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5136
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5136
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5136
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5136
  br i1 %2, label %panic, label %bb2, !dbg !5136

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5137
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5137
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5137
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5137
  br i1 %4, label %panic1, label %bb3, !dbg !5137

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ff0bc940585e76f908cabf47d2ac8531) #9, !dbg !5136
  unreachable, !dbg !5136

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5137
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5137
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5132, metadata !DIExpression()), !dbg !5138
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5139
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5139
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5139
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5139
  br i1 %6, label %panic2, label %bb4, !dbg !5139

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_be7a26ba1dc8a11180f0964335b9b8a3) #9, !dbg !5137
  unreachable, !dbg !5137

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5140
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5140
  store i64 %_9.0, ptr %7, align 8, !dbg !5140
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5141
  %9 = load i64, ptr %8, align 8, !dbg !5141, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5141
  %11 = load i64, ptr %10, align 8, !dbg !5141, !noundef !25
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5141
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5141
  ret { i64, i64 } %13, !dbg !5141

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_a8f5db7067e5f5644320e9995e2e2466) #9, !dbg !5139
  unreachable, !dbg !5139
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17hefe2f965a8b3de7cE"(i64 %0) unnamed_addr #1 !dbg !5142 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5150, metadata !DIExpression()), !dbg !5151
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7e7ca87b4f16439dE(ptr align 8 %dr7_flags) #8, !dbg !5152
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h10674f26e555a75fE(i64 %_2) #8, !dbg !5153
  ret i64 %1, !dbg !5154
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17hb08fbe1057b3bb9fE() unnamed_addr #1 !dbg !5155 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_11 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5164
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5160, metadata !DIExpression()), !dbg !5165
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h3124edf4f3d25cdfE() #8, !dbg !5166
  store i64 %0, ptr %_11, align 8, !dbg !5166
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7e7ca87b4f16439dE(ptr align 8 %_11) #8, !dbg !5166
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5166
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5162, metadata !DIExpression()), !dbg !5167
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5168
  ret i64 %1, !dbg !5169
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h10674f26e555a75fE(i64 %bits) unnamed_addr #0 !dbg !5170 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5175, metadata !DIExpression()), !dbg !5176
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17hb08fbe1057b3bb9fE() #8, !dbg !5177
  %_2 = and i64 %bits, %_3, !dbg !5178
  store i64 %_2, ptr %0, align 8, !dbg !5179
  %1 = load i64, ptr %0, align 8, !dbg !5180, !noundef !25
  ret i64 %1, !dbg !5180
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h9c0680f2fc991ae5E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5181 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5187, metadata !DIExpression()), !dbg !5191
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5188, metadata !DIExpression()), !dbg !5192
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h4fdc4bbc6345948eE(i8 %n) #8, !dbg !5193
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5193
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5193
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5194
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5194
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5189, metadata !DIExpression()), !dbg !5195
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h4d847344212ce086E(i64 %condition) #8, !dbg !5196, !range !2969
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h82dd71a8dc26168aE"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_b62770e8f7745eb66ffb9e68a475712f) #8, !dbg !5196, !range !2973
  ret i8 %1, !dbg !5197
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17h4fbb3ac04e09a63eE(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5198 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5204, metadata !DIExpression()), !dbg !5207
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5205, metadata !DIExpression()), !dbg !5208
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5206, metadata !DIExpression()), !dbg !5209
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h4fdc4bbc6345948eE(i8 %n) #8, !dbg !5210
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5210
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5210
  %_8 = load i8, ptr %condition, align 1, !dbg !5211, !range !2973, !noundef !25
  %_9 = icmp ule i8 %_8, 3, !dbg !5211
  call void @llvm.assume(i1 %_9), !dbg !5211
  %_7 = zext i8 %_8 to i64, !dbg !5211
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !5212
  ret void, !dbg !5213
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17hba4eba88071b1e0aE(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5214 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5219, metadata !DIExpression()), !dbg !5223
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5220, metadata !DIExpression()), !dbg !5224
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h7e5b0d53b724ed79E(i8 %n) #8, !dbg !5225
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5225
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5225
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5226
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5226
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5221, metadata !DIExpression()), !dbg !5227
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h76cf805f4345d5c0E(i64 %size) #8, !dbg !5228, !range !2969
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hb38bb363a0a8c9a9E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_53e61b04acf9ee54cc3439795aa00b55) #8, !dbg !5228, !range !2973
  ret i8 %1, !dbg !5229
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17h3111206589001ee2E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5230 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5235, metadata !DIExpression()), !dbg !5238
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5236, metadata !DIExpression()), !dbg !5239
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5237, metadata !DIExpression()), !dbg !5240
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h7e5b0d53b724ed79E(i8 %n) #8, !dbg !5241
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5241
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5241
  %_8 = load i8, ptr %size, align 1, !dbg !5242, !range !2973, !noundef !25
  %_9 = icmp ule i8 %_8, 3, !dbg !5242
  call void @llvm.assume(i1 %_9), !dbg !5242
  %_7 = zext i8 %_8 to i64, !dbg !5242
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !5243
  ret void, !dbg !5244
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17hf60a517281833b0cE(i16 %self) unnamed_addr #0 !dbg !5245 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5251, metadata !DIExpression()), !dbg !5252
  %0 = lshr i16 %self, 3, !dbg !5253
  ret i16 %0, !dbg !5254
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h19af876f410506f2E(i16 %0) unnamed_addr #0 !dbg !5255 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5260, metadata !DIExpression()), !dbg !5261
  store i64 0, ptr %_4, align 8, !dbg !5262
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5262
  store i64 2, ptr %1, align 8, !dbg !5262
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5263
  %3 = load i64, ptr %2, align 8, !dbg !5263, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5263
  %5 = load i64, ptr %4, align 8, !dbg !5263, !noundef !25
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h42ad9028cab4262eE"(ptr align 2 %self, i64 %3, i64 %5) #8, !dbg !5263
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hdc040d8e904a5148E(i16 %_2) #8, !dbg !5264, !range !2973
  ret i8 %6, !dbg !5265
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h75e91615fd10c386E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5266 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5272, metadata !DIExpression()), !dbg !5281
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5273, metadata !DIExpression()), !dbg !5282
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5274, metadata !DIExpression()), !dbg !5283
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_68b53946c4c55386499e149134f17041, i64 15) #8, !dbg !5284
  %_11 = load i16, ptr %self, align 2, !dbg !5285, !noundef !25
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17hf60a517281833b0cE(i16 %_11) #8, !dbg !5285
  store i16 %0, ptr %_10, align 2, !dbg !5285
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5286
  %_18 = load i16, ptr %self, align 2, !dbg !5287, !noundef !25
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h19af876f410506f2E(i16 %_18) #8, !dbg !5287, !range !2973
  store i8 %1, ptr %_17, align 1, !dbg !5287
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_e86631b0558238251612cc9fea7a4632, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5288
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %s) #8, !dbg !5289
  ret i1 %2, !dbg !5290
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h2712f88c47a1f569E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5291 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5307, metadata !DIExpression()), !dbg !5308
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2796, metadata !DIExpression()), !dbg !5309
  %_3 = ptrtoint ptr %self to i64, !dbg !5311
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %_3) #8, !dbg !5312
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5313
  %_10 = load i64, ptr %2, align 8, !dbg !5313, !noundef !25
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5313
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5313
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5313
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5313
  br i1 %4, label %panic, label %bb4, !dbg !5313

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5314
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5314
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5314
  br i1 %5, label %panic1, label %bb5, !dbg !5314

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_dd554e7f79648186da0f0bea6c2d968c) #9, !dbg !5313
  unreachable, !dbg !5313

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5314
  store i16 %_7, ptr %0, align 2, !dbg !5315
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5315
  store i64 %_2, ptr %6, align 2, !dbg !5315
  ret void, !dbg !5316

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_19026ea6d406f3723e38a7b6d4ee430b) #9, !dbg !5314
  unreachable, !dbg !5314
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h0728a6368d009b6fE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5317 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5352, metadata !DIExpression()), !dbg !5353
  %_3 = ptrtoint ptr %self to i64, !dbg !5354
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %_3) #8, !dbg !5355
  %_8.0 = sub i64 4096, 1, !dbg !5356
  %_8.1 = icmp ult i64 4096, 1, !dbg !5356
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5356
  br i1 %1, label %panic, label %bb3, !dbg !5356

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5356
  store i16 %_5, ptr %0, align 2, !dbg !5357
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5357
  store i64 %_2, ptr %2, align 2, !dbg !5357
  ret void, !dbg !5358

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_e47e48d51c5b2e21b8ffef7f2cf178ef) #9, !dbg !5356
  unreachable, !dbg !5356
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a8b535316c39fb5E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5359 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5365, metadata !DIExpression()), !dbg !5367
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5366, metadata !DIExpression()), !dbg !5368
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5369
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h7599c2d72649b85dE"(ptr align 4 %self) #8, !dbg !5370
  store i64 %1, ptr %_22, align 8, !dbg !5370
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5371, metadata !DIExpression()), !dbg !5377
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5379, metadata !DIExpression()), !dbg !5387
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5386, metadata !DIExpression()), !dbg !5389
  store ptr %_22, ptr %0, align 8, !dbg !5390
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5390
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %2, align 8, !dbg !5390
  %3 = load ptr, ptr %0, align 8, !dbg !5391, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5391
  %5 = load ptr, ptr %4, align 8, !dbg !5391, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5391
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5391
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5392
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5392
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5393
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5393
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5393
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5393
  store ptr %_20.0, ptr %11, align 8, !dbg !5393
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5393
  store ptr %_20.1, ptr %12, align 8, !dbg !5393
  store i8 3, ptr %_27, align 1, !dbg !5393
  store i64 2, ptr %_28, align 8, !dbg !5393
  store i64 2, ptr %_29, align 8, !dbg !5393
  %13 = load i8, ptr %_27, align 1, !dbg !5393, !range !2973, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5393
  %15 = load i64, ptr %14, align 8, !dbg !5393, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5393
  %17 = load i64, ptr %16, align 8, !dbg !5393
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5393
  %19 = load i64, ptr %18, align 8, !dbg !5393, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5393
  %21 = load i64, ptr %20, align 8, !dbg !5393
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5394
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5396
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5397
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5398
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5399
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5400
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5401
  store i64 0, ptr %24, align 8, !dbg !5401
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5401
  store i32 32, ptr %25, align 8, !dbg !5401
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5401
  store i8 %13, ptr %26, align 8, !dbg !5401
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5401
  store i32 4, ptr %27, align 4, !dbg !5401
  store i64 %15, ptr %_26, align 8, !dbg !5401
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5401
  store i64 %17, ptr %28, align 8, !dbg !5401
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5401
  store i64 %19, ptr %29, align 8, !dbg !5401
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5401
  store i64 %21, ptr %30, align 8, !dbg !5401
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5393
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5393
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5393
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5369
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5402
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5369
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5403
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5369
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %_4) #8, !dbg !5369
  ret i1 %32, !dbg !5404
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb47543428ae5edc3E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5405 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5410, metadata !DIExpression()), !dbg !5412
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5411, metadata !DIExpression()), !dbg !5413
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5414
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd4c6a4d3fc78e08cE"(ptr align 4 %self) #8, !dbg !5415
  store i64 %1, ptr %_22, align 8, !dbg !5415
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5371, metadata !DIExpression()), !dbg !5416
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5379, metadata !DIExpression()), !dbg !5418
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5386, metadata !DIExpression()), !dbg !5420
  store ptr %_22, ptr %0, align 8, !dbg !5421
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5421
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %2, align 8, !dbg !5421
  %3 = load ptr, ptr %0, align 8, !dbg !5422, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5422
  %5 = load ptr, ptr %4, align 8, !dbg !5422, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5422
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5422
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5423
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5423
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5424
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5424
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5424
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5424
  store ptr %_20.0, ptr %11, align 8, !dbg !5424
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5424
  store ptr %_20.1, ptr %12, align 8, !dbg !5424
  store i8 3, ptr %_27, align 1, !dbg !5424
  store i64 2, ptr %_28, align 8, !dbg !5424
  store i64 2, ptr %_29, align 8, !dbg !5424
  %13 = load i8, ptr %_27, align 1, !dbg !5424, !range !2973, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5424
  %15 = load i64, ptr %14, align 8, !dbg !5424, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5424
  %17 = load i64, ptr %16, align 8, !dbg !5424
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5424
  %19 = load i64, ptr %18, align 8, !dbg !5424, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5424
  %21 = load i64, ptr %20, align 8, !dbg !5424
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5425
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5427
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5428
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5429
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5430
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5431
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5432
  store i64 0, ptr %24, align 8, !dbg !5432
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5432
  store i32 32, ptr %25, align 8, !dbg !5432
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5432
  store i8 %13, ptr %26, align 8, !dbg !5432
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5432
  store i32 4, ptr %27, align 4, !dbg !5432
  store i64 %15, ptr %_26, align 8, !dbg !5432
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5432
  store i64 %17, ptr %28, align 8, !dbg !5432
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5432
  store i64 %19, ptr %29, align 8, !dbg !5432
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5432
  store i64 %21, ptr %30, align 8, !dbg !5432
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5424
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5424
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5424
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5414
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5433
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5414
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5434
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5414
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %_4) #8, !dbg !5414
  ret i1 %32, !dbg !5435
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hde365927a2c09b97E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5436 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5441, metadata !DIExpression()), !dbg !5443
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5442, metadata !DIExpression()), !dbg !5444
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5445
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc0d35cd8053737f9E"(ptr align 4 %self) #8, !dbg !5446
  store i64 %1, ptr %_22, align 8, !dbg !5446
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5371, metadata !DIExpression()), !dbg !5447
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5379, metadata !DIExpression()), !dbg !5449
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5386, metadata !DIExpression()), !dbg !5451
  store ptr %_22, ptr %0, align 8, !dbg !5452
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5452
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %2, align 8, !dbg !5452
  %3 = load ptr, ptr %0, align 8, !dbg !5453, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5453
  %5 = load ptr, ptr %4, align 8, !dbg !5453, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5453
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5453
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5454
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5454
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5455
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5455
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5455
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5455
  store ptr %_20.0, ptr %11, align 8, !dbg !5455
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5455
  store ptr %_20.1, ptr %12, align 8, !dbg !5455
  store i8 3, ptr %_27, align 1, !dbg !5455
  store i64 2, ptr %_28, align 8, !dbg !5455
  store i64 2, ptr %_29, align 8, !dbg !5455
  %13 = load i8, ptr %_27, align 1, !dbg !5455, !range !2973, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5455
  %15 = load i64, ptr %14, align 8, !dbg !5455, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5455
  %17 = load i64, ptr %16, align 8, !dbg !5455
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5455
  %19 = load i64, ptr %18, align 8, !dbg !5455, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5455
  %21 = load i64, ptr %20, align 8, !dbg !5455
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5456
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5458
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5459
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5460
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5461
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5462
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5463
  store i64 0, ptr %24, align 8, !dbg !5463
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5463
  store i32 32, ptr %25, align 8, !dbg !5463
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5463
  store i8 %13, ptr %26, align 8, !dbg !5463
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5463
  store i32 4, ptr %27, align 4, !dbg !5463
  store i64 %15, ptr %_26, align 8, !dbg !5463
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5463
  store i64 %17, ptr %28, align 8, !dbg !5463
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5463
  store i64 %19, ptr %29, align 8, !dbg !5463
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5463
  store i64 %21, ptr %30, align 8, !dbg !5463
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5455
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5455
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5455
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5445
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5464
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5445
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5465
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5445
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %_4) #8, !dbg !5445
  ret i1 %32, !dbg !5466
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4a855d1d4a3c800E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5467 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5472, metadata !DIExpression()), !dbg !5474
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5473, metadata !DIExpression()), !dbg !5475
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5476
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9ba76e14e923187bE"(ptr align 4 %self) #8, !dbg !5477
  store i64 %1, ptr %_22, align 8, !dbg !5477
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5371, metadata !DIExpression()), !dbg !5478
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5379, metadata !DIExpression()), !dbg !5480
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5386, metadata !DIExpression()), !dbg !5482
  store ptr %_22, ptr %0, align 8, !dbg !5483
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5483
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %2, align 8, !dbg !5483
  %3 = load ptr, ptr %0, align 8, !dbg !5484, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5484
  %5 = load ptr, ptr %4, align 8, !dbg !5484, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5484
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5484
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5485
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5485
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5486
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5486
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5486
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5486
  store ptr %_20.0, ptr %11, align 8, !dbg !5486
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5486
  store ptr %_20.1, ptr %12, align 8, !dbg !5486
  store i8 3, ptr %_27, align 1, !dbg !5486
  store i64 2, ptr %_28, align 8, !dbg !5486
  store i64 2, ptr %_29, align 8, !dbg !5486
  %13 = load i8, ptr %_27, align 1, !dbg !5486, !range !2973, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5486
  %15 = load i64, ptr %14, align 8, !dbg !5486, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5486
  %17 = load i64, ptr %16, align 8, !dbg !5486
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5486
  %19 = load i64, ptr %18, align 8, !dbg !5486, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5486
  %21 = load i64, ptr %20, align 8, !dbg !5486
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5487
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5489
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5490
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5491
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5492
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5493
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5494
  store i64 0, ptr %24, align 8, !dbg !5494
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5494
  store i32 32, ptr %25, align 8, !dbg !5494
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5494
  store i8 %13, ptr %26, align 8, !dbg !5494
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5494
  store i32 4, ptr %27, align 4, !dbg !5494
  store i64 %15, ptr %_26, align 8, !dbg !5494
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5494
  store i64 %17, ptr %28, align 8, !dbg !5494
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5494
  store i64 %19, ptr %29, align 8, !dbg !5494
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5494
  store i64 %21, ptr %30, align 8, !dbg !5494
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5486
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5486
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5486
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5476
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5495
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5476
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5496
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5476
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %_4) #8, !dbg !5476
  ret i1 %32, !dbg !5497
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8b4e85070ac881E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5498 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5502, metadata !DIExpression()), !dbg !5504
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5503, metadata !DIExpression()), !dbg !5505
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5506
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha5bdbcf48733afeeE"(ptr align 4 %self) #8, !dbg !5507
  store i64 %1, ptr %_22, align 8, !dbg !5507
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5371, metadata !DIExpression()), !dbg !5508
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5379, metadata !DIExpression()), !dbg !5510
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5386, metadata !DIExpression()), !dbg !5512
  store ptr %_22, ptr %0, align 8, !dbg !5513
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5513
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", ptr %2, align 8, !dbg !5513
  %3 = load ptr, ptr %0, align 8, !dbg !5514, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5514
  %5 = load ptr, ptr %4, align 8, !dbg !5514, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5514
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5514
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5515
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5515
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5516
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5516
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5516
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5516
  store ptr %_20.0, ptr %11, align 8, !dbg !5516
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5516
  store ptr %_20.1, ptr %12, align 8, !dbg !5516
  store i8 3, ptr %_27, align 1, !dbg !5516
  store i64 2, ptr %_28, align 8, !dbg !5516
  store i64 2, ptr %_29, align 8, !dbg !5516
  %13 = load i8, ptr %_27, align 1, !dbg !5516, !range !2973, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5516
  %15 = load i64, ptr %14, align 8, !dbg !5516, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5516
  %17 = load i64, ptr %16, align 8, !dbg !5516
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5516
  %19 = load i64, ptr %18, align 8, !dbg !5516, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5516
  %21 = load i64, ptr %20, align 8, !dbg !5516
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5517
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5519
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5520
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5521
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5522
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5523
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5524
  store i64 0, ptr %24, align 8, !dbg !5524
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5524
  store i32 32, ptr %25, align 8, !dbg !5524
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5524
  store i8 %13, ptr %26, align 8, !dbg !5524
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5524
  store i32 4, ptr %27, align 4, !dbg !5524
  store i64 %15, ptr %_26, align 8, !dbg !5524
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5524
  store i64 %17, ptr %28, align 8, !dbg !5524
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5524
  store i64 %19, ptr %29, align 8, !dbg !5524
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5524
  store i64 %21, ptr %30, align 8, !dbg !5524
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5516
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5516
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5516
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5506
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5525
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5506
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5526
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5506
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %_4) #8, !dbg !5506
  ret i1 %32, !dbg !5527
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h7599c2d72649b85dE"(ptr align 4 %self) unnamed_addr #0 !dbg !5528 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5533, metadata !DIExpression()), !dbg !5536
  %_5 = load i16, ptr %self, align 4, !dbg !5537, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5537
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5538
  %_8 = load i16, ptr %0, align 2, !dbg !5538, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5539
  %_6 = shl i64 %_7, 16, !dbg !5539
  %_3 = or i64 %_4, %_6, !dbg !5537
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5540
  %_13 = load i32, ptr %1, align 4, !dbg !5540, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5541
  %_11 = shl i64 %_12, 32, !dbg !5541
  %addr = or i64 %_3, %_11, !dbg !5537
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5537
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5534, metadata !DIExpression()), !dbg !5542
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %addr) #8, !dbg !5543
  ret i64 %2, !dbg !5544
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9ba76e14e923187bE"(ptr align 4 %self) unnamed_addr #0 !dbg !5545 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5550, metadata !DIExpression()), !dbg !5553
  %_5 = load i16, ptr %self, align 4, !dbg !5554, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5554
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5555
  %_8 = load i16, ptr %0, align 2, !dbg !5555, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5556
  %_6 = shl i64 %_7, 16, !dbg !5556
  %_3 = or i64 %_4, %_6, !dbg !5554
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5557
  %_13 = load i32, ptr %1, align 4, !dbg !5557, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5558
  %_11 = shl i64 %_12, 32, !dbg !5558
  %addr = or i64 %_3, %_11, !dbg !5554
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5554
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5551, metadata !DIExpression()), !dbg !5559
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %addr) #8, !dbg !5560
  ret i64 %2, !dbg !5561
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha5bdbcf48733afeeE"(ptr align 4 %self) unnamed_addr #0 !dbg !5562 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5567, metadata !DIExpression()), !dbg !5570
  %_5 = load i16, ptr %self, align 4, !dbg !5571, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5571
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5572
  %_8 = load i16, ptr %0, align 2, !dbg !5572, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5573
  %_6 = shl i64 %_7, 16, !dbg !5573
  %_3 = or i64 %_4, %_6, !dbg !5571
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5574
  %_13 = load i32, ptr %1, align 4, !dbg !5574, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5575
  %_11 = shl i64 %_12, 32, !dbg !5575
  %addr = or i64 %_3, %_11, !dbg !5571
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5571
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5568, metadata !DIExpression()), !dbg !5576
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %addr) #8, !dbg !5577
  ret i64 %2, !dbg !5578
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc0d35cd8053737f9E"(ptr align 4 %self) unnamed_addr #0 !dbg !5579 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5584, metadata !DIExpression()), !dbg !5587
  %_5 = load i16, ptr %self, align 4, !dbg !5588, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5588
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5589
  %_8 = load i16, ptr %0, align 2, !dbg !5589, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5590
  %_6 = shl i64 %_7, 16, !dbg !5590
  %_3 = or i64 %_4, %_6, !dbg !5588
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5591
  %_13 = load i32, ptr %1, align 4, !dbg !5591, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5592
  %_11 = shl i64 %_12, 32, !dbg !5592
  %addr = or i64 %_3, %_11, !dbg !5588
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5588
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5585, metadata !DIExpression()), !dbg !5593
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %addr) #8, !dbg !5594
  ret i64 %2, !dbg !5595
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd4c6a4d3fc78e08cE"(ptr align 4 %self) unnamed_addr #0 !dbg !5596 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5601, metadata !DIExpression()), !dbg !5604
  %_5 = load i16, ptr %self, align 4, !dbg !5605, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5605
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5606
  %_8 = load i16, ptr %0, align 2, !dbg !5606, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5607
  %_6 = shl i64 %_7, 16, !dbg !5607
  %_3 = or i64 %_4, %_6, !dbg !5605
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5608
  %_13 = load i32, ptr %1, align 4, !dbg !5608, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5609
  %_11 = shl i64 %_12, 32, !dbg !5609
  %addr = or i64 %_3, %_11, !dbg !5605
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5605
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5602, metadata !DIExpression()), !dbg !5610
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E(i64 %addr) #8, !dbg !5611
  ret i64 %2, !dbg !5612
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ccc92fc94bc4839E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5613 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5619, metadata !DIExpression()), !dbg !5621
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5620, metadata !DIExpression()), !dbg !5622
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h74de86bd9f48ba25E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_e4f31a51fd47bc2f17c44c45ea3d42a8, i64 12) #8, !dbg !5623
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5624, metadata !DIExpression()), !dbg !5630
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5632, metadata !DIExpression()), !dbg !5640
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h01b142c7181dd992E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5639, metadata !DIExpression()), !dbg !5642
  store ptr %self, ptr %0, align 8, !dbg !5643
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5643
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h01b142c7181dd992E", ptr %1, align 8, !dbg !5643
  %2 = load ptr, ptr %0, align 8, !dbg !5644, !nonnull !25, !align !4372, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5644
  %4 = load ptr, ptr %3, align 8, !dbg !5644, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !5644
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !5644
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !5645
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !5645
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !5646
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !5646
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5646
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !5646
  store ptr %_15.0, ptr %10, align 8, !dbg !5646
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !5646
  store ptr %_15.1, ptr %11, align 8, !dbg !5646
  store i8 3, ptr %_21, align 1, !dbg !5646
  store i64 2, ptr %_22, align 8, !dbg !5646
; call core::fmt::rt::Count::Is
  %12 = call { i64, i64 } @_ZN4core3fmt2rt5Count2Is17h7328cb66bb8d6f51E(i64 6) #8, !dbg !5646
  %_23.0 = extractvalue { i64, i64 } %12, 0, !dbg !5646
  %_23.1 = extractvalue { i64, i64 } %12, 1, !dbg !5646
  %13 = load i8, ptr %_21, align 1, !dbg !5646, !range !2973, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5646
  %15 = load i64, ptr %14, align 8, !dbg !5646, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5646
  %17 = load i64, ptr %16, align 8, !dbg !5646
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5647
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5649
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5650
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5651
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5652
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5653
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !5654
  store i64 0, ptr %20, align 8, !dbg !5654
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !5654
  store i32 32, ptr %21, align 8, !dbg !5654
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !5654
  store i8 %13, ptr %22, align 8, !dbg !5654
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !5654
  store i32 12, ptr %23, align 4, !dbg !5654
  store i64 %15, ptr %_20, align 8, !dbg !5654
  %24 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5654
  store i64 %17, ptr %24, align 8, !dbg !5654
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !5654
  store i64 %_23.0, ptr %25, align 8, !dbg !5654
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5654
  store i64 %_23.1, ptr %26, align 8, !dbg !5654
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !5646
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_20, i64 56, i1 false), !dbg !5646
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5646
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17he5abb4327812aad4E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5623
; call core::fmt::builders::DebugTuple::finish
  %28 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h884b88493751dc7dE(ptr align 8 %_4) #8, !dbg !5623
  ret i1 %28, !dbg !5655
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d511a39d17ce88cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5656 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5661, metadata !DIExpression()), !dbg !5665
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5662, metadata !DIExpression()), !dbg !5666
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5663, metadata !DIExpression()), !dbg !5667
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_e71a923bae6df041e4ac800a90cb99ae, i64 19) #8, !dbg !5668
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_0108bad256caff3a6d09567ec08a0c56, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5669
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5670
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_02bbc211fe818b05a25d8f6c720e2768, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5671
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5672
  %_21 = load i64, ptr %0, align 8, !dbg !5672, !noundef !25
  store i64 %_21, ptr %_20, align 8, !dbg !5673
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_2f98d55e1b5aebe56034024a66fad658, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5674
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5675
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_9cbc566b638aecc8681b4c3c80402332, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5676
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5677
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_de03fddf23205a05ee3f3983d6bd1aa4, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5678
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %s) #8, !dbg !5679
  ret i1 %1, !dbg !5680
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17he85adf9ff2b17b1aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5681 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_14 = alloca i8, align 1
  %_13 = alloca %"core::fmt::rt::Placeholder", align 8
  %_12 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5687, metadata !DIExpression()), !dbg !5689
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5688, metadata !DIExpression()), !dbg !5690
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4351, metadata !DIExpression()), !dbg !5691
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4359, metadata !DIExpression()), !dbg !5693
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !5695
  store ptr %self, ptr %0, align 8, !dbg !5696
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5696
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %1, align 8, !dbg !5696
  %2 = load ptr, ptr %0, align 8, !dbg !5697, !nonnull !25, !align !4372, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5697
  %4 = load ptr, ptr %3, align 8, !dbg !5697, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !5697
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !5697
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !5698
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !5698
  %_8.0 = extractvalue { ptr, ptr } %6, 0, !dbg !5699
  %_8.1 = extractvalue { ptr, ptr } %6, 1, !dbg !5699
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5699
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !5699
  store ptr %_8.0, ptr %10, align 8, !dbg !5699
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !5699
  store ptr %_8.1, ptr %11, align 8, !dbg !5699
  store i8 3, ptr %_14, align 1, !dbg !5699
  store i64 2, ptr %_15, align 8, !dbg !5699
  store i64 2, ptr %_16, align 8, !dbg !5699
  %12 = load i8, ptr %_14, align 1, !dbg !5699, !range !2973, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5699
  %14 = load i64, ptr %13, align 8, !dbg !5699, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5699
  %16 = load i64, ptr %15, align 8, !dbg !5699
  %17 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5699
  %18 = load i64, ptr %17, align 8, !dbg !5699, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5699
  %20 = load i64, ptr %19, align 8, !dbg !5699
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5700
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5702
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5703
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5704
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5705
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5706
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 2, !dbg !5707
  store i64 0, ptr %23, align 8, !dbg !5707
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 3, !dbg !5707
  store i32 32, ptr %24, align 8, !dbg !5707
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 5, !dbg !5707
  store i8 %12, ptr %25, align 8, !dbg !5707
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 4, !dbg !5707
  store i32 4, ptr %26, align 4, !dbg !5707
  store i64 %14, ptr %_13, align 8, !dbg !5707
  %27 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 1, !dbg !5707
  store i64 %16, ptr %27, align 8, !dbg !5707
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 1, !dbg !5707
  store i64 %18, ptr %28, align 8, !dbg !5707
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !5707
  store i64 %20, ptr %29, align 8, !dbg !5707
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_12, i64 0, i64 0, !dbg !5699
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_13, i64 56, i1 false), !dbg !5699
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5699
; call core::fmt::Formatter::write_fmt
  %31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_3) #8, !dbg !5699
  ret i1 %31, !dbg !5708
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h688466b47cfd636cE(i64 %value) unnamed_addr #1 !dbg !5709 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5730, metadata !DIExpression()), !dbg !5731
  %_2 = icmp ugt i64 %value, 65535, !dbg !5732
  br i1 %_2, label %bb1, label %bb2, !dbg !5732

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5733
  %1 = load i64, ptr %_4, align 8, !dbg !5734, !noundef !25
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5734
  store i64 %1, ptr %2, align 8, !dbg !5734
  store i64 1, ptr %0, align 8, !dbg !5734
  br label %bb3, !dbg !5735

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5736
  br label %bb3, !dbg !5735

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5737
  %4 = load i64, ptr %3, align 8, !dbg !5737, !range !1860, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5737
  %6 = load i64, ptr %5, align 8, !dbg !5737
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !5737
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5737
  ret { i64, i64 } %8, !dbg !5737
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17hf9bd39df4ef4243fE(i64 %value) unnamed_addr #1 !dbg !5738 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5743, metadata !DIExpression()), !dbg !5744
  %_3 = trunc i64 %value to i16, !dbg !5745
  %_2 = zext i16 %_3 to i64, !dbg !5745
  store i64 %_2, ptr %0, align 8, !dbg !5746
  %1 = load i64, ptr %0, align 8, !dbg !5747, !noundef !25
  ret i64 %1, !dbg !5747
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h274930918a44561eE(ptr align 8 %self) unnamed_addr #1 !dbg !5748 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5754, metadata !DIExpression()), !dbg !5755
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17ha462a6a83dbc2871E"(ptr align 8 %self, i64 0) #8, !dbg !5756
  ret i1 %0, !dbg !5757
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0aa2033abb8e9c19E(ptr align 8 %self) unnamed_addr #1 !dbg !5758 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5763, metadata !DIExpression()), !dbg !5764
  store i64 1, ptr %_4, align 8, !dbg !5765
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5765
  store i64 3, ptr %1, align 8, !dbg !5765
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5766
  %3 = load i64, ptr %2, align 8, !dbg !5766, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5766
  %5 = load i64, ptr %4, align 8, !dbg !5766, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E"(ptr align 8 %self, i64 %3, i64 %5) #8, !dbg !5766
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5767

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_a500d906b91607583596fa15e63c2ada, i64 40, ptr align 8 @alloc_e372999cc8dcf8407e31d1400e62547b) #9, !dbg !5768
  unreachable, !dbg !5768

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5769
  br label %bb7, !dbg !5769

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5770
  br label %bb7, !dbg !5770

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5771
  br label %bb7, !dbg !5771

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5772
  br label %bb7, !dbg !5772

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5773, !range !5774, !noundef !25
  ret i8 %6, !dbg !5773
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha0fddae38b86a9b6E(ptr align 8 %self) unnamed_addr #1 !dbg !5775 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5780, metadata !DIExpression()), !dbg !5781
  store i64 3, ptr %_3, align 8, !dbg !5782
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5782
  store i64 16, ptr %0, align 8, !dbg !5782
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5783
  %2 = load i64, ptr %1, align 8, !dbg !5783, !noundef !25
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5783
  %4 = load i64, ptr %3, align 8, !dbg !5783, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E"(ptr align 8 %self, i64 %2, i64 %4) #8, !dbg !5783
  ret i64 %5, !dbg !5784
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h25d194d85985a323E(ptr align 8 %self) unnamed_addr #1 !dbg !5785 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5788, metadata !DIExpression()), !dbg !5789
  %_2 = load i64, ptr %self, align 8, !dbg !5790, !noundef !25
  %0 = icmp eq i64 %_2, 0, !dbg !5790
  ret i1 %0, !dbg !5791
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h4fa51aa2d9153984E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5792 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5797, metadata !DIExpression()), !dbg !5801
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5798, metadata !DIExpression()), !dbg !5802
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5799, metadata !DIExpression()), !dbg !5803
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_a6367da77e994b4ff0ea0619c8436d5c, i64 14) #8, !dbg !5804
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h274930918a44561eE(ptr align 8 %self) #8, !dbg !5805
  %1 = zext i1 %0 to i8, !dbg !5805
  store i8 %1, ptr %_10, align 1, !dbg !5805
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_2fe3f31e15728c16b767e62bf0bf59e0, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5806
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0aa2033abb8e9c19E(ptr align 8 %self) #8, !dbg !5807, !range !5774
  store i8 %2, ptr %_16, align 1, !dbg !5807
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_dbb756e1649e203c973403d51947dc78, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5808
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha0fddae38b86a9b6E(ptr align 8 %self) #8, !dbg !5809
  store i64 %3, ptr %_22, align 8, !dbg !5809
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5810
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %s) #8, !dbg !5811
  ret i1 %4, !dbg !5812
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8dd5b1968effbb91E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5813 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5819, metadata !DIExpression()), !dbg !5820
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1ea69abc93838277E(i64 %address, i64 1073741824) #8, !dbg !5821
  %_2 = xor i1 %_3, true, !dbg !5822
  br i1 %_2, label %bb2, label %bb3, !dbg !5822

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h14870966d25b5a61E"(i64 %address) #8, !dbg !5823
  store i64 %2, ptr %1, align 8, !dbg !5823
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5823
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5824
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5824
  store i64 0, ptr %0, align 8, !dbg !5824
  br label %bb5, !dbg !5825

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5826
  br label %bb5, !dbg !5825

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5825
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h9115db8be2d4f200E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5827 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5832, metadata !DIExpression()), !dbg !5833
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1ea69abc93838277E(i64 %address, i64 2097152) #8, !dbg !5834
  %_2 = xor i1 %_3, true, !dbg !5835
  br i1 %_2, label %bb2, label %bb3, !dbg !5835

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8c21173349000112E"(i64 %address) #8, !dbg !5836
  store i64 %2, ptr %1, align 8, !dbg !5836
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5836
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5837
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5837
  store i64 0, ptr %0, align 8, !dbg !5837
  br label %bb5, !dbg !5838

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5839
  br label %bb5, !dbg !5838

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5838
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf318ef2a9f68c5c6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5840 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5845, metadata !DIExpression()), !dbg !5846
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1ea69abc93838277E(i64 %address, i64 4096) #8, !dbg !5847
  %_2 = xor i1 %_3, true, !dbg !5848
  br i1 %_2, label %bb2, label %bb3, !dbg !5848

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha0ee96c1fa6c5176E"(i64 %address) #8, !dbg !5849
  store i64 %2, ptr %1, align 8, !dbg !5849
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5849
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5850
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5850
  store i64 0, ptr %0, align 8, !dbg !5850
  br label %bb5, !dbg !5851

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5852
  br label %bb5, !dbg !5851

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5851
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h04921bb94cdf87e6E"(i64 %address) unnamed_addr #0 !dbg !5853 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5858, metadata !DIExpression()), !dbg !5859
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E(i64 %address, i64 2097152) #8, !dbg !5860
  store i64 %_2, ptr %0, align 8, !dbg !5861
  %1 = load i64, ptr %0, align 8, !dbg !5862
  ret i64 %1, !dbg !5862
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h23e7933a800ededdE"(i64 %address) unnamed_addr #0 !dbg !5863 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5868, metadata !DIExpression()), !dbg !5869
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E(i64 %address, i64 1073741824) #8, !dbg !5870
  store i64 %_2, ptr %0, align 8, !dbg !5871
  %1 = load i64, ptr %0, align 8, !dbg !5872
  ret i64 %1, !dbg !5872
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h861502cedc446b2bE"(i64 %address) unnamed_addr #0 !dbg !5873 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5878, metadata !DIExpression()), !dbg !5879
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E(i64 %address, i64 4096) #8, !dbg !5880
  store i64 %_2, ptr %0, align 8, !dbg !5881
  %1 = load i64, ptr %0, align 8, !dbg !5882
  ret i64 %1, !dbg !5882
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h266794b63481cbf9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5883 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5888, metadata !DIExpression()), !dbg !5890
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5889, metadata !DIExpression()), !dbg !5891
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5892, metadata !DIExpression()), !dbg !5901
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !5903, metadata !DIExpression()), !dbg !5913
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !5912, metadata !DIExpression()), !dbg !5915
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %0, align 8, !dbg !5916
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5916
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE", ptr %2, align 8, !dbg !5916
  %3 = load ptr, ptr %0, align 8, !dbg !5917, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5917
  %5 = load ptr, ptr %4, align 8, !dbg !5917, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5917
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5917
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5918
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5918
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5919
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5919
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5920
  %10 = load i64, ptr %_13, align 8, !dbg !5920
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h58442659ea622005E"(i64 %10) #8, !dbg !5920
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E(i64 %_12) #8, !dbg !5920
  store i64 %11, ptr %_11, align 8, !dbg !5920
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4351, metadata !DIExpression()), !dbg !5921
  store ptr %_11, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !4359, metadata !DIExpression()), !dbg !5923
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !5925
  store ptr %_11, ptr %1, align 8, !dbg !5926
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5926
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %12, align 8, !dbg !5926
  %13 = load ptr, ptr %1, align 8, !dbg !5927, !nonnull !25, !align !4372, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5927
  %15 = load ptr, ptr %14, align 8, !dbg !5927, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !5927
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !5927
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !5928
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !5928
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !5919
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !5919
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5919
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !5919
  store ptr %_8.0, ptr %21, align 8, !dbg !5919
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !5919
  store ptr %_8.1, ptr %22, align 8, !dbg !5919
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5919
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !5919
  store ptr %_9.0, ptr %24, align 8, !dbg !5919
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !5919
  store ptr %_9.1, ptr %25, align 8, !dbg !5919
  store i8 3, ptr %_18, align 1, !dbg !5919
  store i64 2, ptr %_19, align 8, !dbg !5919
  store i64 2, ptr %_20, align 8, !dbg !5919
  %26 = load i8, ptr %_18, align 1, !dbg !5919, !range !2973, !noundef !25
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5919
  %28 = load i64, ptr %27, align 8, !dbg !5919, !range !929, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5919
  %30 = load i64, ptr %29, align 8, !dbg !5919
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5919
  %32 = load i64, ptr %31, align 8, !dbg !5919, !range !929, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5919
  %34 = load i64, ptr %33, align 8, !dbg !5919
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4375, metadata !DIExpression()), !dbg !5929
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4381, metadata !DIExpression()), !dbg !5931
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4382, metadata !DIExpression()), !dbg !5932
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4383, metadata !DIExpression()), !dbg !5933
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4384, metadata !DIExpression()), !dbg !5934
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4385, metadata !DIExpression()), !dbg !5935
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !5936
  store i64 0, ptr %37, align 8, !dbg !5936
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !5936
  store i32 32, ptr %38, align 8, !dbg !5936
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !5936
  store i8 %26, ptr %39, align 8, !dbg !5936
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !5936
  store i32 0, ptr %40, align 4, !dbg !5936
  store i64 %28, ptr %_17, align 8, !dbg !5936
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !5936
  store i64 %30, ptr %41, align 8, !dbg !5936
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !5936
  store i64 %32, ptr %42, align 8, !dbg !5936
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !5936
  store i64 %34, ptr %43, align 8, !dbg !5936
  store i8 3, ptr %_22, align 1, !dbg !5919
  store i64 2, ptr %_23, align 8, !dbg !5919
  store i64 2, ptr %_24, align 8, !dbg !5919
  %44 = load i8, ptr %_22, align 1, !dbg !5919, !range !2973, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5919
  %46 = load i64, ptr %45, align 8, !dbg !5919, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5919
  %48 = load i64, ptr %47, align 8, !dbg !5919
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5919
  %50 = load i64, ptr %49, align 8, !dbg !5919, !range !929, !noundef !25
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5919
  %52 = load i64, ptr %51, align 8, !dbg !5919
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5937
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5939
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5940
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5941
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5942
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5943
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !5944
  store i64 1, ptr %55, align 8, !dbg !5944
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !5944
  store i32 32, ptr %56, align 8, !dbg !5944
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !5944
  store i8 %44, ptr %57, align 8, !dbg !5944
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !5944
  store i32 4, ptr %58, align 4, !dbg !5944
  store i64 %46, ptr %_21, align 8, !dbg !5944
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !5944
  store i64 %48, ptr %59, align 8, !dbg !5944
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !5944
  store i64 %50, ptr %60, align 8, !dbg !5944
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !5944
  store i64 %52, ptr %61, align 8, !dbg !5944
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !5919
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !5919
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !5919
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !5919
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5919
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_3) #8, !dbg !5945
  ret i1 %64, !dbg !5946
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2abb162ef6841ed3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5947 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5951, metadata !DIExpression()), !dbg !5953
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5952, metadata !DIExpression()), !dbg !5954
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5892, metadata !DIExpression()), !dbg !5955
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !5903, metadata !DIExpression()), !dbg !5957
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !5912, metadata !DIExpression()), !dbg !5959
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %0, align 8, !dbg !5960
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5960
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE", ptr %2, align 8, !dbg !5960
  %3 = load ptr, ptr %0, align 8, !dbg !5961, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5961
  %5 = load ptr, ptr %4, align 8, !dbg !5961, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5961
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5961
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5962
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5962
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5963
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5963
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5964
  %10 = load i64, ptr %_13, align 8, !dbg !5964
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h9e421ac7a78474c7E"(i64 %10) #8, !dbg !5964
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E(i64 %_12) #8, !dbg !5964
  store i64 %11, ptr %_11, align 8, !dbg !5964
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4351, metadata !DIExpression()), !dbg !5965
  store ptr %_11, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !4359, metadata !DIExpression()), !dbg !5967
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !5969
  store ptr %_11, ptr %1, align 8, !dbg !5970
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5970
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %12, align 8, !dbg !5970
  %13 = load ptr, ptr %1, align 8, !dbg !5971, !nonnull !25, !align !4372, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5971
  %15 = load ptr, ptr %14, align 8, !dbg !5971, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !5971
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !5971
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !5972
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !5972
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !5963
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !5963
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5963
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !5963
  store ptr %_8.0, ptr %21, align 8, !dbg !5963
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !5963
  store ptr %_8.1, ptr %22, align 8, !dbg !5963
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5963
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !5963
  store ptr %_9.0, ptr %24, align 8, !dbg !5963
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !5963
  store ptr %_9.1, ptr %25, align 8, !dbg !5963
  store i8 3, ptr %_18, align 1, !dbg !5963
  store i64 2, ptr %_19, align 8, !dbg !5963
  store i64 2, ptr %_20, align 8, !dbg !5963
  %26 = load i8, ptr %_18, align 1, !dbg !5963, !range !2973, !noundef !25
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5963
  %28 = load i64, ptr %27, align 8, !dbg !5963, !range !929, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5963
  %30 = load i64, ptr %29, align 8, !dbg !5963
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5963
  %32 = load i64, ptr %31, align 8, !dbg !5963, !range !929, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5963
  %34 = load i64, ptr %33, align 8, !dbg !5963
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4375, metadata !DIExpression()), !dbg !5973
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4381, metadata !DIExpression()), !dbg !5975
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4382, metadata !DIExpression()), !dbg !5976
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4383, metadata !DIExpression()), !dbg !5977
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4384, metadata !DIExpression()), !dbg !5978
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4385, metadata !DIExpression()), !dbg !5979
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !5980
  store i64 0, ptr %37, align 8, !dbg !5980
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !5980
  store i32 32, ptr %38, align 8, !dbg !5980
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !5980
  store i8 %26, ptr %39, align 8, !dbg !5980
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !5980
  store i32 0, ptr %40, align 4, !dbg !5980
  store i64 %28, ptr %_17, align 8, !dbg !5980
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !5980
  store i64 %30, ptr %41, align 8, !dbg !5980
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !5980
  store i64 %32, ptr %42, align 8, !dbg !5980
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !5980
  store i64 %34, ptr %43, align 8, !dbg !5980
  store i8 3, ptr %_22, align 1, !dbg !5963
  store i64 2, ptr %_23, align 8, !dbg !5963
  store i64 2, ptr %_24, align 8, !dbg !5963
  %44 = load i8, ptr %_22, align 1, !dbg !5963, !range !2973, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5963
  %46 = load i64, ptr %45, align 8, !dbg !5963, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5963
  %48 = load i64, ptr %47, align 8, !dbg !5963
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5963
  %50 = load i64, ptr %49, align 8, !dbg !5963, !range !929, !noundef !25
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5963
  %52 = load i64, ptr %51, align 8, !dbg !5963
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !5981
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !5983
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !5984
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !5985
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !5986
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !5987
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !5988
  store i64 1, ptr %55, align 8, !dbg !5988
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !5988
  store i32 32, ptr %56, align 8, !dbg !5988
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !5988
  store i8 %44, ptr %57, align 8, !dbg !5988
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !5988
  store i32 4, ptr %58, align 4, !dbg !5988
  store i64 %46, ptr %_21, align 8, !dbg !5988
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !5988
  store i64 %48, ptr %59, align 8, !dbg !5988
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !5988
  store i64 %50, ptr %60, align 8, !dbg !5988
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !5988
  store i64 %52, ptr %61, align 8, !dbg !5988
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !5963
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !5963
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !5963
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !5963
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5963
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_3) #8, !dbg !5989
  ret i1 %64, !dbg !5990
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbeaaa4d2f46e4348E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5991 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5995, metadata !DIExpression()), !dbg !5997
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5996, metadata !DIExpression()), !dbg !5998
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5892, metadata !DIExpression()), !dbg !5999
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !5903, metadata !DIExpression()), !dbg !6001
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !5912, metadata !DIExpression()), !dbg !6003
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %0, align 8, !dbg !6004
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6004
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE", ptr %2, align 8, !dbg !6004
  %3 = load ptr, ptr %0, align 8, !dbg !6005, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6005
  %5 = load ptr, ptr %4, align 8, !dbg !6005, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !6005
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !6005
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !6006
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !6006
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !6007
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !6007
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6008
  %10 = load i64, ptr %_13, align 8, !dbg !6008
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h6b62a26e44c33497E"(i64 %10) #8, !dbg !6008
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E(i64 %_12) #8, !dbg !6008
  store i64 %11, ptr %_11, align 8, !dbg !6008
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4351, metadata !DIExpression()), !dbg !6009
  store ptr %_11, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !4359, metadata !DIExpression()), !dbg !6011
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4366, metadata !DIExpression()), !dbg !6013
  store ptr %_11, ptr %1, align 8, !dbg !6014
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6014
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E", ptr %12, align 8, !dbg !6014
  %13 = load ptr, ptr %1, align 8, !dbg !6015, !nonnull !25, !align !4372, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6015
  %15 = load ptr, ptr %14, align 8, !dbg !6015, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !6015
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !6015
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !6016
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !6016
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !6007
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !6007
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !6007
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !6007
  store ptr %_8.0, ptr %21, align 8, !dbg !6007
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !6007
  store ptr %_8.1, ptr %22, align 8, !dbg !6007
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !6007
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !6007
  store ptr %_9.0, ptr %24, align 8, !dbg !6007
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !6007
  store ptr %_9.1, ptr %25, align 8, !dbg !6007
  store i8 3, ptr %_18, align 1, !dbg !6007
  store i64 2, ptr %_19, align 8, !dbg !6007
  store i64 2, ptr %_20, align 8, !dbg !6007
  %26 = load i8, ptr %_18, align 1, !dbg !6007, !range !2973, !noundef !25
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !6007
  %28 = load i64, ptr %27, align 8, !dbg !6007, !range !929, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !6007
  %30 = load i64, ptr %29, align 8, !dbg !6007
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !6007
  %32 = load i64, ptr %31, align 8, !dbg !6007, !range !929, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !6007
  %34 = load i64, ptr %33, align 8, !dbg !6007
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4375, metadata !DIExpression()), !dbg !6017
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4381, metadata !DIExpression()), !dbg !6019
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4382, metadata !DIExpression()), !dbg !6020
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4383, metadata !DIExpression()), !dbg !6021
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4384, metadata !DIExpression()), !dbg !6022
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4385, metadata !DIExpression()), !dbg !6023
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !6024
  store i64 0, ptr %37, align 8, !dbg !6024
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !6024
  store i32 32, ptr %38, align 8, !dbg !6024
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !6024
  store i8 %26, ptr %39, align 8, !dbg !6024
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !6024
  store i32 0, ptr %40, align 4, !dbg !6024
  store i64 %28, ptr %_17, align 8, !dbg !6024
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6024
  store i64 %30, ptr %41, align 8, !dbg !6024
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !6024
  store i64 %32, ptr %42, align 8, !dbg !6024
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !6024
  store i64 %34, ptr %43, align 8, !dbg !6024
  store i8 3, ptr %_22, align 1, !dbg !6007
  store i64 2, ptr %_23, align 8, !dbg !6007
  store i64 2, ptr %_24, align 8, !dbg !6007
  %44 = load i8, ptr %_22, align 1, !dbg !6007, !range !2973, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !6007
  %46 = load i64, ptr %45, align 8, !dbg !6007, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !6007
  %48 = load i64, ptr %47, align 8, !dbg !6007
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !6007
  %50 = load i64, ptr %49, align 8, !dbg !6007, !range !929, !noundef !25
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !6007
  %52 = load i64, ptr %51, align 8, !dbg !6007
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4375, metadata !DIExpression()), !dbg !6025
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4381, metadata !DIExpression()), !dbg !6027
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4382, metadata !DIExpression()), !dbg !6028
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4383, metadata !DIExpression()), !dbg !6029
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4384, metadata !DIExpression()), !dbg !6030
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4385, metadata !DIExpression()), !dbg !6031
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !6032
  store i64 1, ptr %55, align 8, !dbg !6032
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !6032
  store i32 32, ptr %56, align 8, !dbg !6032
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !6032
  store i8 %44, ptr %57, align 8, !dbg !6032
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !6032
  store i32 4, ptr %58, align 4, !dbg !6032
  store i64 %46, ptr %_21, align 8, !dbg !6032
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6032
  store i64 %48, ptr %59, align 8, !dbg !6032
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !6032
  store i64 %50, ptr %60, align 8, !dbg !6032
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !6032
  store i64 %52, ptr %61, align 8, !dbg !6032
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !6007
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !6007
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !6007
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !6007
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !6007
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_3) #8, !dbg !6033
  ret i1 %64, !dbg !6034
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hddf9eaab75c705c7E"(ptr align 8 %self) unnamed_addr #1 !dbg !6035 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6042, metadata !DIExpression()), !dbg !6043
  %0 = load ptr, ptr %self, align 8, !dbg !6044, !nonnull !25, !align !3663, !noundef !25
  ret ptr %0, !dbg !6045
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h5b42c2b4beac5bb9E"(ptr align 8 %self) unnamed_addr #1 !dbg !6046 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6051, metadata !DIExpression()), !dbg !6052
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !6053
  ret ptr %0, !dbg !6054
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hd40e05b3f602bde0E(ptr align 8 %self) unnamed_addr #1 !dbg !6055 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6065, metadata !DIExpression()), !dbg !6066
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hddf9eaab75c705c7E"(ptr align 8 %self) #8, !dbg !6067
  ret ptr %_2, !dbg !6068
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h48202376cdd21a90E(ptr align 8 %self) unnamed_addr #1 !dbg !6069 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6075, metadata !DIExpression()), !dbg !6076
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h5b42c2b4beac5bb9E"(ptr align 8 %self) #8, !dbg !6077
  %0 = load i64, ptr %_2, align 8, !dbg !6077, !noundef !25
  ret i64 %0, !dbg !6078
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h590d679906894c02E"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6079 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6084, metadata !DIExpression()), !dbg !6088
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6085, metadata !DIExpression()), !dbg !6089
  %_4 = load i64, ptr %self, align 8, !dbg !6090, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6091
  %3 = load i64, ptr %1, align 8, !dbg !6091
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h9e421ac7a78474c7E"(i64 %3) #8, !dbg !6091
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E(i64 %_6) #8, !dbg !6091
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hd9682f0cf481abceE"(i64 %_4, i64 %_5) #8, !dbg !6090
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6090
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6086, metadata !DIExpression()), !dbg !6092
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %virt) #8, !dbg !6093
  ret ptr %4, !dbg !6094
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h10eb90b78a094e0bE(ptr align 8 %self) unnamed_addr #1 !dbg !6095 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6106, metadata !DIExpression()), !dbg !6107
  %0 = load ptr, ptr %self, align 8, !dbg !6108, !nonnull !25, !align !3663, !noundef !25
  ret ptr %0, !dbg !6109
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h9932357c71ff2807E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6110 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_43 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_42 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_35 = alloca ptr, align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_31 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_30 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_29 = alloca { i64, i64 }, align 8
  %_25 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6114, metadata !DIExpression()), !dbg !6137
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6115, metadata !DIExpression()), !dbg !6138
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6123, metadata !DIExpression()), !dbg !6139
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6127, metadata !DIExpression()), !dbg !6140
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6129, metadata !DIExpression()), !dbg !6141
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6131, metadata !DIExpression()), !dbg !6142
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6135, metadata !DIExpression()), !dbg !6143
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6144
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6116, metadata !DIExpression()), !dbg !6145
  %_44 = load ptr, ptr %self, align 8, !dbg !6146, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6147
  %8 = load i64, ptr %6, align 8, !dbg !6147
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E"(i64 %8) #8, !dbg !6147
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_44, i16 %_7, ptr align 8 @alloc_a95a0b457629b417ac8fd8f8d1908034) #8, !dbg !6146
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6148
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6119, metadata !DIExpression()), !dbg !6149
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6150
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h567dfe998c48f717E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6150
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6150
  %9 = load i64, ptr %_8, align 8, !dbg !6150, !range !3748, !noundef !25
  %10 = icmp eq i64 %9, 3, !dbg !6150
  %_11 = select i1 %10, i64 0, i64 1, !dbg !6150
  %11 = icmp eq i64 %_11, 0, !dbg !6150
  br i1 %11, label %bb6, label %bb8, !dbg !6150

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6150
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6150
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6151
  %_16 = load i16, ptr %13, align 8, !dbg !6151, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6152
  %14 = load i64, ptr %5, align 8, !dbg !6152
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdd448688505c20e2E(i64 %14, i16 %_16) #8, !dbg !6152
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6153
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6125, metadata !DIExpression()), !dbg !6154
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6155
  %15 = load i64, ptr %4, align 8, !dbg !6155
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E"(i64 %15) #8, !dbg !6155
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_18 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_15, i16 %_19, ptr align 8 @alloc_9a6189aa2753cf588fe3471d39d7ee62) #8, !dbg !6156
  store ptr %_18, ptr %p3_entry, align 8, !dbg !6157
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6158, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_21) #8, !dbg !6158
  store i64 %16, ptr %flags, align 8, !dbg !6158
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %flags, i64 1) #8, !dbg !6159
  %_22 = xor i1 %_23, true, !dbg !6160
  br i1 %_22, label %bb14, label %bb15, !dbg !6160

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6161
  %residual.0 = load i64, ptr %17, align 8, !dbg !6161, !range !929, !noundef !25
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6161
  %residual.1 = load i64, ptr %18, align 8, !dbg !6161
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6161
  store i64 %residual.0, ptr %19, align 8, !dbg !6161
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6161
  store i64 %residual.1, ptr %20, align 8, !dbg !6161
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6121, metadata !DIExpression()), !dbg !6162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9acdef872e19e212E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_f9486180d201020833fe27c8c979c972) #8, !dbg !6163
  br label %bb27, !dbg !6163

bb27:                                             ; preds = %bb23, %bb24, %bb17, %bb14, %bb8
  ret void, !dbg !6164

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_27 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %flags, i64 128) #8, !dbg !6165
  %_26 = xor i1 %_27, true, !dbg !6166
  br i1 %_26, label %bb17, label %bb18, !dbg !6166

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_25, align 8, !dbg !6167
  %21 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6168
  %22 = load i64, ptr %21, align 8, !dbg !6168, !range !929, !noundef !25
  %23 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6168
  %24 = load i64, ptr %23, align 8, !dbg !6168
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6168
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6168
  store i64 %22, ptr %26, align 8, !dbg !6168
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6168
  store i64 %24, ptr %27, align 8, !dbg !6168
  store i64 1, ptr %0, align 8, !dbg !6168
  br label %bb27, !dbg !6169

bb18:                                             ; preds = %bb15
  %_34 = load ptr, ptr %p3_entry, align 8, !dbg !6171, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_33 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_34) #8, !dbg !6171
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8dd5b1968effbb91E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_32, i64 %_33) #8, !dbg !6172
  store ptr %p3_entry, ptr %_35, align 8, !dbg !6173
  %28 = load ptr, ptr %_35, align 8, !dbg !6172, !nonnull !25, !align !1083, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1133f67d64d7b851E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_31, ptr %_32, ptr align 8 %28) #8, !dbg !6172
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf9d7184f3c36c36dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_30, ptr %_31) #8, !dbg !6172
  %29 = load i64, ptr %_30, align 8, !dbg !6172, !range !3748, !noundef !25
  %30 = icmp eq i64 %29, 3, !dbg !6172
  %_37 = select i1 %30, i64 0, i64 1, !dbg !6172
  %31 = icmp eq i64 %_37, 0, !dbg !6172
  br i1 %31, label %bb23, label %bb24, !dbg !6172

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_29, align 8, !dbg !6174
  %32 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !6175
  %33 = load i64, ptr %32, align 8, !dbg !6175, !range !929, !noundef !25
  %34 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !6175
  %35 = load i64, ptr %34, align 8, !dbg !6175
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6175
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6175
  store i64 %33, ptr %37, align 8, !dbg !6175
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6175
  store i64 %35, ptr %38, align 8, !dbg !6175
  store i64 1, ptr %0, align 8, !dbg !6175
  br label %bb27, !dbg !6169

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_30, i32 0, i32 1, !dbg !6172
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6172
  %_41 = load ptr, ptr %p3_entry, align 8, !dbg !6176, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h2578009f8653997dE(ptr align 8 %_41) #8, !dbg !6176
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6177
  %40 = load i64, ptr %3, align 8, !dbg !6177
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %41 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hf3a8e0a89d4e7291E"(i64 %40) #8, !dbg !6177
  store i64 %41, ptr %2, align 8, !dbg !6177
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_43, ptr align 8 %2, i64 8, i1 false), !dbg !6177
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %frame, i64 8, i1 false), !dbg !6178
  %42 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_42, i32 0, i32 1, !dbg !6178
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %42, ptr align 8 %_43, i64 8, i1 false), !dbg !6178
  %43 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6179
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_42, i64 16, i1 false), !dbg !6179
  store i64 0, ptr %0, align 8, !dbg !6179
  br label %bb27, !dbg !6164

bb24:                                             ; preds = %bb18
  %44 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6180
  %residual.01 = load i64, ptr %44, align 8, !dbg !6180, !range !929, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6180
  %residual.12 = load i64, ptr %45, align 8, !dbg !6180
  %46 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6180
  store i64 %residual.01, ptr %46, align 8, !dbg !6180
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6180
  store i64 %residual.12, ptr %47, align 8, !dbg !6180
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6133, metadata !DIExpression()), !dbg !6181
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9acdef872e19e212E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_e687f8d1399596590849290cb1ca609e) #8, !dbg !6182
  br label %bb27, !dbg !6182

bb7:                                              ; No predecessors!
  unreachable, !dbg !6150
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb5cfc2bc53b1b0f8E"(i1 zeroext %0) unnamed_addr #0 !dbg !6183 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6188, metadata !DIExpression()), !dbg !6189
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6187, metadata !DIExpression()), !dbg !6190
  %3 = load i8, ptr %err, align 1, !dbg !6191, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6191
  %_3 = zext i1 %4 to i64, !dbg !6191
  %5 = icmp eq i64 %_3, 0, !dbg !6192
  br i1 %5, label %bb3, label %bb1, !dbg !6192

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6193
  br label %bb4, !dbg !6193

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6194
  br label %bb4, !dbg !6194

bb2:                                              ; No predecessors!
  unreachable, !dbg !6191

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6195
  %7 = load i64, ptr %6, align 8, !dbg !6195, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6195
  %9 = load i64, ptr %8, align 8, !dbg !6195
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6195
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6195
  ret { i64, i64 } %11, !dbg !6195
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7a4b012908c1d097E"(ptr align 8 %0) unnamed_addr #0 !dbg !6196 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6200, metadata !DIExpression(DW_OP_deref)), !dbg !6202
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6201, metadata !DIExpression()), !dbg !6203
  %_5 = load ptr, ptr %_1, align 8, !dbg !6204, !nonnull !25, !align !1083, !noundef !25
  %_6 = load ptr, ptr %_5, align 8, !dbg !6204, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_6) #8, !dbg !6204
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6205
  store i64 %_3, ptr %2, align 8, !dbg !6205
  store i64 2, ptr %1, align 8, !dbg !6205
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6206
  %4 = load i64, ptr %3, align 8, !dbg !6206, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6206
  %6 = load i64, ptr %5, align 8, !dbg !6206
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6206
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6206
  ret { i64, i64 } %8, !dbg !6206
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h9665dc9bfa9e4794E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6207 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6227, metadata !DIExpression()), !dbg !6234
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6228, metadata !DIExpression()), !dbg !6235
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6229, metadata !DIExpression()), !dbg !6236
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6237
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6230, metadata !DIExpression()), !dbg !6238
  %_26 = load ptr, ptr %self, align 8, !dbg !6239, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6240
  %9 = load i64, ptr %7, align 8, !dbg !6240
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E"(i64 %9) #8, !dbg !6240
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc_624920e76d8e77f63974df8962c5c2fd) #8, !dbg !6239
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_7) #8, !dbg !6239
  br i1 %_5, label %bb4, label %bb5, !dbg !6239

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6241
  %_13 = load i16, ptr %10, align 8, !dbg !6241, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6242
  %11 = load i64, ptr %6, align 8, !dbg !6242
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdd448688505c20e2E(i64 %11, i16 %_13) #8, !dbg !6242
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6243
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6232, metadata !DIExpression()), !dbg !6244
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6245
  %12 = load i64, ptr %5, align 8, !dbg !6245
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E"(i64 %12) #8, !dbg !6245
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_0fa731dfaef3d7160024590042e153b6) #8, !dbg !6246
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_16) #8, !dbg !6246
  br i1 %_14, label %bb10, label %bb11, !dbg !6246

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6247
  %13 = load i8, ptr %_10, align 1, !dbg !6248, !range !1562, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !6248
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6248
  %16 = zext i1 %14 to i8, !dbg !6248
  store i8 %16, ptr %15, align 1, !dbg !6248
  store i8 1, ptr %0, align 8, !dbg !6248
  br label %bb17, !dbg !6249

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6251

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6252
  %17 = load i64, ptr %4, align 8, !dbg !6252
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E"(i64 %17) #8, !dbg !6252
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc_3cfb63368972b7688adac51ffad6ea71) #8, !dbg !6253
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h193c0a3f1d5c5714E"(i64 %flags, i64 128) #8, !dbg !6254
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_22, i64 %_24) #8, !dbg !6253
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6255
  %18 = load i64, ptr %3, align 8, !dbg !6255
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %19 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hf3a8e0a89d4e7291E"(i64 %18) #8, !dbg !6255
  store i64 %19, ptr %2, align 8, !dbg !6255
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6255
  %20 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6256
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %20, ptr align 8 %_25, i64 8, i1 false), !dbg !6256
  store i8 0, ptr %0, align 8, !dbg !6256
  br label %bb17, !dbg !6251

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6257
  %21 = load i8, ptr %_19, align 1, !dbg !6258, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !6258
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6258
  %24 = zext i1 %22 to i8, !dbg !6258
  store i8 %24, ptr %23, align 1, !dbg !6258
  store i8 1, ptr %0, align 8, !dbg !6258
  br label %bb17, !dbg !6249
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h9c11395b53e78333E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6259 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6281, metadata !DIExpression()), !dbg !6288
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6282, metadata !DIExpression()), !dbg !6289
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6283, metadata !DIExpression()), !dbg !6290
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6291
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6284, metadata !DIExpression()), !dbg !6292
  %_13 = load ptr, ptr %self, align 8, !dbg !6293, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6294
  %4 = load i64, ptr %1, align 8, !dbg !6294
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E"(i64 %4) #8, !dbg !6294
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_0c6e74810f23b59e34001235df6da1d7) #8, !dbg !6293
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6295
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6286, metadata !DIExpression()), !dbg !6296
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !6297
  br i1 %_8, label %bb4, label %bb5, !dbg !6297

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_6, i64 %flags) #8, !dbg !6298
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() #8, !dbg !6299
  store i8 2, ptr %2, align 1, !dbg !6300
  br label %bb8, !dbg !6301

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6302
  %5 = load i8, ptr %_10, align 1, !dbg !6303, !range !1562, !noundef !25
  %6 = trunc i8 %5 to i1, !dbg !6303
  %7 = zext i1 %6 to i8, !dbg !6303
  store i8 %7, ptr %2, align 1, !dbg !6303
  br label %bb8, !dbg !6301

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6301, !range !5774, !noundef !25
  ret i8 %8, !dbg !6301
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h5b0c712791eae278E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6304 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6306, metadata !DIExpression()), !dbg !6309
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6307, metadata !DIExpression()), !dbg !6310
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6308, metadata !DIExpression()), !dbg !6311
  store i8 1, ptr %_4, align 1, !dbg !6312
  %3 = load i8, ptr %_4, align 1, !dbg !6313, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6313
  %5 = zext i1 %4 to i8, !dbg !6313
  store i8 %5, ptr %1, align 1, !dbg !6313
  %6 = load i8, ptr %1, align 1, !dbg !6314, !range !5774, !noundef !25
  ret i8 %6, !dbg !6314
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17hc8ddac82b6257915E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6315 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6317, metadata !DIExpression()), !dbg !6320
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6318, metadata !DIExpression()), !dbg !6321
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6319, metadata !DIExpression()), !dbg !6322
  store i8 1, ptr %_4, align 1, !dbg !6323
  %3 = load i8, ptr %_4, align 1, !dbg !6324, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6324
  %5 = zext i1 %4 to i8, !dbg !6324
  store i8 %5, ptr %1, align 1, !dbg !6324
  %6 = load i8, ptr %1, align 1, !dbg !6325, !range !5774, !noundef !25
  ret i8 %6, !dbg !6325
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17he3556ec72f839184E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6326 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca ptr, align 8
  %_19 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_18 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6331, metadata !DIExpression()), !dbg !6340
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6332, metadata !DIExpression()), !dbg !6341
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6338, metadata !DIExpression()), !dbg !6342
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6343
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6333, metadata !DIExpression()), !dbg !6344
  %_24 = load ptr, ptr %self, align 8, !dbg !6345, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6346
  %6 = load i64, ptr %4, align 8, !dbg !6346
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E"(i64 %6) #8, !dbg !6346
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_24, i16 %_8, ptr align 8 @alloc_f96c32de213dd37d4af7c80bf5305335) #8, !dbg !6345
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !6345
  br i1 %_4, label %bb4, label %bb5, !dbg !6345

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6347
  %_12 = load i16, ptr %7, align 8, !dbg !6347, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6348
  %8 = load i64, ptr %3, align 8, !dbg !6348
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdd448688505c20e2E(i64 %8, i16 %_12) #8, !dbg !6348
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6349
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6335, metadata !DIExpression()), !dbg !6350
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6351
  %9 = load i64, ptr %2, align 8, !dbg !6351
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E"(i64 %9) #8, !dbg !6351
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_a012a2d5568931ba7759dec8b79e6300) #8, !dbg !6352
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6353
  %_17 = load ptr, ptr %p3_entry, align 8, !dbg !6354, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_17) #8, !dbg !6354
  br i1 %_16, label %bb10, label %bb11, !dbg !6354

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6355
  %10 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6356
  %11 = load i64, ptr %10, align 8, !dbg !6356, !range !929, !noundef !25
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6356
  %13 = load i64, ptr %12, align 8, !dbg !6356
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6356
  store i64 %11, ptr %14, align 8, !dbg !6356
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6356
  store i64 %13, ptr %15, align 8, !dbg !6356
  br label %bb14, !dbg !6357

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6359

bb11:                                             ; preds = %bb5
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6360, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_20 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_21) #8, !dbg !6360
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8dd5b1968effbb91E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_19, i64 %_20) #8, !dbg !6361
  store ptr %p3_entry, ptr %_22, align 8, !dbg !6362
  %16 = load ptr, ptr %_22, align 8, !dbg !6361, !nonnull !25, !align !1083, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb3061954090d6c3eE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_19, ptr align 8 %16) #8, !dbg !6361
  br label %bb14, !dbg !6361

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_18, align 8, !dbg !6363
  %17 = getelementptr inbounds { i64, i64 }, ptr %_18, i32 0, i32 0, !dbg !6364
  %18 = load i64, ptr %17, align 8, !dbg !6364, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_18, i32 0, i32 1, !dbg !6364
  %20 = load i64, ptr %19, align 8, !dbg !6364
  %21 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6364
  store i64 %18, ptr %21, align 8, !dbg !6364
  %22 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6364
  store i64 %20, ptr %22, align 8, !dbg !6364
  br label %bb14, !dbg !6357
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3ca09a559cf05c26E"(ptr align 8 %0) unnamed_addr #0 !dbg !6365 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6369, metadata !DIExpression(DW_OP_deref)), !dbg !6371
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6370, metadata !DIExpression()), !dbg !6372
  %_4 = load ptr, ptr %_1, align 8, !dbg !6373, !nonnull !25, !align !1083, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !6373, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_5) #8, !dbg !6373
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6374
  store i64 %_3, ptr %2, align 8, !dbg !6374
  store i64 2, ptr %1, align 8, !dbg !6374
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6375
  %4 = load i64, ptr %3, align 8, !dbg !6375, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6375
  %6 = load i64, ptr %5, align 8, !dbg !6375
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6375
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6375
  ret { i64, i64 } %8, !dbg !6375
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h6d8021c726bfa124E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6376 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_56 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_48 = alloca ptr, align 8
  %_45 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_44 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_43 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_42 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6380, metadata !DIExpression()), !dbg !6410
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6381, metadata !DIExpression()), !dbg !6411
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6388, metadata !DIExpression()), !dbg !6412
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6396, metadata !DIExpression()), !dbg !6413
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6400, metadata !DIExpression()), !dbg !6414
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6402, metadata !DIExpression()), !dbg !6415
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6404, metadata !DIExpression()), !dbg !6416
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6408, metadata !DIExpression()), !dbg !6417
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6418
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6382, metadata !DIExpression()), !dbg !6419
  %_57 = load ptr, ptr %self, align 8, !dbg !6420, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6421
  %10 = load i64, ptr %8, align 8, !dbg !6421
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %10) #8, !dbg !6421
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_57, i16 %_7, ptr align 8 @alloc_e49d7f54d596c71961c7d084000f6b96) #8, !dbg !6420
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6422
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6384, metadata !DIExpression()), !dbg !6423
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6424
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb8d1042f11bca69cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6424
  %11 = load i64, ptr %_8, align 8, !dbg !6424, !range !3748, !noundef !25
  %12 = icmp eq i64 %11, 3, !dbg !6424
  %_11 = select i1 %12, i64 0, i64 1, !dbg !6424
  %13 = icmp eq i64 %_11, 0, !dbg !6424
  br i1 %13, label %bb6, label %bb8, !dbg !6424

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6424
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6424
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6425
  %_16 = load i16, ptr %15, align 8, !dbg !6425, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6426
  %16 = load i64, ptr %7, align 8, !dbg !6426
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h433d2c60ad634851E(i64 %16, i16 %_16) #8, !dbg !6426
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6427
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6390, metadata !DIExpression()), !dbg !6428
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6429
  %17 = load i64, ptr %6, align 8, !dbg !6429
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E"(i64 %17) #8, !dbg !6429
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_cceb61b1de929d354e2be5200b3c24e5) #8, !dbg !6430
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6431
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6392, metadata !DIExpression()), !dbg !6432
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6433
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17heb0e2a5824a691d3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6433
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6433
  %18 = load i64, ptr %_21, align 8, !dbg !6433, !range !3748, !noundef !25
  %19 = icmp eq i64 %18, 3, !dbg !6433
  %_24 = select i1 %19, i64 0, i64 1, !dbg !6433
  %20 = icmp eq i64 %_24, 0, !dbg !6433
  br i1 %20, label %bb15, label %bb16, !dbg !6433

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6434
  %residual.0 = load i64, ptr %21, align 8, !dbg !6434, !range !929, !noundef !25
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6434
  %residual.1 = load i64, ptr %22, align 8, !dbg !6434
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6434
  store i64 %residual.0, ptr %23, align 8, !dbg !6434
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6434
  store i64 %residual.1, ptr %24, align 8, !dbg !6434
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6386, metadata !DIExpression()), !dbg !6435
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd87ac80b590dd383E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_4661768543da789cc4a50e3b8e5eab6f) #8, !dbg !6436
  br label %bb35, !dbg !6436

bb35:                                             ; preds = %bb31, %bb32, %bb25, %bb22, %bb16, %bb8
  ret void, !dbg !6437

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6433
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6433
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6438
  %_29 = load i16, ptr %26, align 8, !dbg !6438, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6439
  %27 = load i64, ptr %5, align 8, !dbg !6439
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h6addf113bc1d7e1cE(i64 %27, i16 %_29) #8, !dbg !6439
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6440
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6398, metadata !DIExpression()), !dbg !6441
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6442
  %28 = load i64, ptr %4, align 8, !dbg !6442
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE"(i64 %28) #8, !dbg !6442
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_28, i16 %_32, ptr align 8 @alloc_25524b0dfb2b035253b2ca52ffb32881) #8, !dbg !6443
  store ptr %_31, ptr %p2_entry, align 8, !dbg !6444
  %_34 = load ptr, ptr %p2_entry, align 8, !dbg !6445, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_34) #8, !dbg !6445
  store i64 %29, ptr %flags, align 8, !dbg !6445
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %flags, i64 1) #8, !dbg !6446
  %_35 = xor i1 %_36, true, !dbg !6447
  br i1 %_35, label %bb22, label %bb23, !dbg !6447

bb16:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6448
  %residual.02 = load i64, ptr %30, align 8, !dbg !6448, !range !929, !noundef !25
  %31 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6448
  %residual.13 = load i64, ptr %31, align 8, !dbg !6448
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6448
  store i64 %residual.02, ptr %32, align 8, !dbg !6448
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6448
  store i64 %residual.13, ptr %33, align 8, !dbg !6448
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6394, metadata !DIExpression()), !dbg !6449
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd87ac80b590dd383E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_dc791151ff68a4fc763c6c07843994e6) #8, !dbg !6450
  br label %bb35, !dbg !6450

bb23:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_40 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %flags, i64 128) #8, !dbg !6451
  %_39 = xor i1 %_40, true, !dbg !6452
  br i1 %_39, label %bb25, label %bb26, !dbg !6452

bb22:                                             ; preds = %bb15
  store i64 1, ptr %_38, align 8, !dbg !6453
  %34 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !6454
  %35 = load i64, ptr %34, align 8, !dbg !6454, !range !929, !noundef !25
  %36 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !6454
  %37 = load i64, ptr %36, align 8, !dbg !6454
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6454
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6454
  store i64 %35, ptr %39, align 8, !dbg !6454
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6454
  store i64 %37, ptr %40, align 8, !dbg !6454
  store i64 1, ptr %0, align 8, !dbg !6454
  br label %bb35, !dbg !6455

bb26:                                             ; preds = %bb23
  %_47 = load ptr, ptr %p2_entry, align 8, !dbg !6457, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_46 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_47) #8, !dbg !6457
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h9115db8be2d4f200E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_45, i64 %_46) #8, !dbg !6458
  store ptr %p2_entry, ptr %_48, align 8, !dbg !6459
  %41 = load ptr, ptr %_48, align 8, !dbg !6458, !nonnull !25, !align !1083, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8851c87d4af7a1c3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_44, ptr %_45, ptr align 8 %41) #8, !dbg !6458
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h1d7fb60b497dfd04E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_43, ptr %_44) #8, !dbg !6458
  %42 = load i64, ptr %_43, align 8, !dbg !6458, !range !3748, !noundef !25
  %43 = icmp eq i64 %42, 3, !dbg !6458
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6458
  %44 = icmp eq i64 %_50, 0, !dbg !6458
  br i1 %44, label %bb31, label %bb32, !dbg !6458

bb25:                                             ; preds = %bb23
  store i64 0, ptr %_42, align 8, !dbg !6460
  %45 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 0, !dbg !6461
  %46 = load i64, ptr %45, align 8, !dbg !6461, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 1, !dbg !6461
  %48 = load i64, ptr %47, align 8, !dbg !6461
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6461
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6461
  store i64 %46, ptr %50, align 8, !dbg !6461
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6461
  store i64 %48, ptr %51, align 8, !dbg !6461
  store i64 1, ptr %0, align 8, !dbg !6461
  br label %bb35, !dbg !6455

bb31:                                             ; preds = %bb26
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_43, i32 0, i32 1, !dbg !6458
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6458
  %_54 = load ptr, ptr %p2_entry, align 8, !dbg !6462, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h2578009f8653997dE(ptr align 8 %_54) #8, !dbg !6462
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6463
  %53 = load i64, ptr %3, align 8, !dbg !6463
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %54 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b390340c03752c6E"(i64 %53) #8, !dbg !6463
  store i64 %54, ptr %2, align 8, !dbg !6463
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %2, i64 8, i1 false), !dbg !6463
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %frame, i64 8, i1 false), !dbg !6464
  %55 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_55, i32 0, i32 1, !dbg !6464
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %55, ptr align 8 %_56, i64 8, i1 false), !dbg !6464
  %56 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6465
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_55, i64 16, i1 false), !dbg !6465
  store i64 0, ptr %0, align 8, !dbg !6465
  br label %bb35, !dbg !6437

bb32:                                             ; preds = %bb26
  %57 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 0, !dbg !6466
  %residual.05 = load i64, ptr %57, align 8, !dbg !6466, !range !929, !noundef !25
  %58 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 1, !dbg !6466
  %residual.16 = load i64, ptr %58, align 8, !dbg !6466
  %59 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6466
  store i64 %residual.05, ptr %59, align 8, !dbg !6466
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6466
  store i64 %residual.16, ptr %60, align 8, !dbg !6466
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6406, metadata !DIExpression()), !dbg !6467
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd87ac80b590dd383E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_cd732a78ef33ed91abc10c53bd468d57) #8, !dbg !6468
  br label %bb35, !dbg !6468

bb7:                                              ; No predecessors!
  unreachable, !dbg !6424
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hef2edae10e61c460E"(i1 zeroext %0) unnamed_addr #0 !dbg !6469 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6474, metadata !DIExpression()), !dbg !6475
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6473, metadata !DIExpression()), !dbg !6476
  %3 = load i8, ptr %err, align 1, !dbg !6477, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6477
  %_3 = zext i1 %4 to i64, !dbg !6477
  %5 = icmp eq i64 %_3, 0, !dbg !6478
  br i1 %5, label %bb3, label %bb1, !dbg !6478

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6479
  br label %bb4, !dbg !6479

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6480
  br label %bb4, !dbg !6480

bb2:                                              ; No predecessors!
  unreachable, !dbg !6477

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6481
  %7 = load i64, ptr %6, align 8, !dbg !6481, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6481
  %9 = load i64, ptr %8, align 8, !dbg !6481
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6481
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6481
  ret { i64, i64 } %11, !dbg !6481
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h78ca722f58441f64E"(i1 zeroext %0) unnamed_addr #0 !dbg !6482 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6487, metadata !DIExpression()), !dbg !6488
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6486, metadata !DIExpression()), !dbg !6489
  %3 = load i8, ptr %err, align 1, !dbg !6490, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6490
  %_3 = zext i1 %4 to i64, !dbg !6490
  %5 = icmp eq i64 %_3, 0, !dbg !6491
  br i1 %5, label %bb3, label %bb1, !dbg !6491

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6492
  br label %bb4, !dbg !6492

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6493
  br label %bb4, !dbg !6493

bb2:                                              ; No predecessors!
  unreachable, !dbg !6490

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6494
  %7 = load i64, ptr %6, align 8, !dbg !6494, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6494
  %9 = load i64, ptr %8, align 8, !dbg !6494
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6494
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6494
  ret { i64, i64 } %11, !dbg !6494
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hde81e36cda8102feE"(ptr align 8 %0) unnamed_addr #0 !dbg !6495 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6499, metadata !DIExpression(DW_OP_deref)), !dbg !6501
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6500, metadata !DIExpression()), !dbg !6502
  %_5 = load ptr, ptr %_1, align 8, !dbg !6503, !nonnull !25, !align !1083, !noundef !25
  %_6 = load ptr, ptr %_5, align 8, !dbg !6503, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_6) #8, !dbg !6503
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6504
  store i64 %_3, ptr %2, align 8, !dbg !6504
  store i64 2, ptr %1, align 8, !dbg !6504
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6505
  %4 = load i64, ptr %3, align 8, !dbg !6505, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6505
  %6 = load i64, ptr %5, align 8, !dbg !6505
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6505
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6505
  ret { i64, i64 } %8, !dbg !6505
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h513d4a2e39223950E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6506 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6525, metadata !DIExpression()), !dbg !6534
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6526, metadata !DIExpression()), !dbg !6535
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6527, metadata !DIExpression()), !dbg !6536
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6537
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6528, metadata !DIExpression()), !dbg !6538
  %_35 = load ptr, ptr %self, align 8, !dbg !6539, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6540
  %11 = load i64, ptr %9, align 8, !dbg !6540
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %11) #8, !dbg !6540
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc_8e19c7ddee1c871107f69dec7426ca28) #8, !dbg !6539
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_7) #8, !dbg !6539
  br i1 %_5, label %bb4, label %bb5, !dbg !6539

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6541
  %_13 = load i16, ptr %12, align 8, !dbg !6541, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6542
  %13 = load i64, ptr %8, align 8, !dbg !6542
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h433d2c60ad634851E(i64 %13, i16 %_13) #8, !dbg !6542
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6543
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6530, metadata !DIExpression()), !dbg !6544
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6545
  %14 = load i64, ptr %7, align 8, !dbg !6545
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E"(i64 %14) #8, !dbg !6545
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_b657a4c4ff5efe93cec2fba755fee7c1) #8, !dbg !6546
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_16) #8, !dbg !6546
  br i1 %_14, label %bb10, label %bb11, !dbg !6546

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6547
  %15 = load i8, ptr %_10, align 1, !dbg !6548, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !6548
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6548
  %18 = zext i1 %16 to i8, !dbg !6548
  store i8 %18, ptr %17, align 1, !dbg !6548
  store i8 1, ptr %0, align 8, !dbg !6548
  br label %bb23, !dbg !6549

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6551

bb11:                                             ; preds = %bb5
  %19 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6552
  %_22 = load i16, ptr %19, align 8, !dbg !6552, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6553
  %20 = load i64, ptr %6, align 8, !dbg !6553
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h6addf113bc1d7e1cE(i64 %20, i16 %_22) #8, !dbg !6553
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6554
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6532, metadata !DIExpression()), !dbg !6555
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6556
  %21 = load i64, ptr %5, align 8, !dbg !6556
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE"(i64 %21) #8, !dbg !6556
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_4340c41f255aac2350e63ddfd307faf3) #8, !dbg !6557
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_25) #8, !dbg !6557
  br i1 %_23, label %bb16, label %bb17, !dbg !6557

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6558
  %22 = load i8, ptr %_19, align 1, !dbg !6559, !range !1562, !noundef !25
  %23 = trunc i8 %22 to i1, !dbg !6559
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6559
  %25 = zext i1 %23 to i8, !dbg !6559
  store i8 %25, ptr %24, align 1, !dbg !6559
  store i8 1, ptr %0, align 8, !dbg !6559
  br label %bb23, !dbg !6560

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6562
  %26 = load i64, ptr %4, align 8, !dbg !6562
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE"(i64 %26) #8, !dbg !6562
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc_9a4d86002eabb22cf4f7e6b375735891) #8, !dbg !6563
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h193c0a3f1d5c5714E"(i64 %flags, i64 128) #8, !dbg !6564
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_31, i64 %_33) #8, !dbg !6563
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6565
  %27 = load i64, ptr %3, align 8, !dbg !6565
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b390340c03752c6E"(i64 %27) #8, !dbg !6565
  store i64 %28, ptr %2, align 8, !dbg !6565
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6565
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6566
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_34, i64 8, i1 false), !dbg !6566
  store i8 0, ptr %0, align 8, !dbg !6566
  br label %bb23, !dbg !6551

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6567
  %30 = load i8, ptr %_28, align 1, !dbg !6568, !range !1562, !noundef !25
  %31 = trunc i8 %30 to i1, !dbg !6568
  %32 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6568
  %33 = zext i1 %31 to i8, !dbg !6568
  store i8 %33, ptr %32, align 1, !dbg !6568
  store i8 1, ptr %0, align 8, !dbg !6568
  br label %bb23, !dbg !6560
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h3309d33cea5b7322E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6569 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6573, metadata !DIExpression()), !dbg !6580
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6574, metadata !DIExpression()), !dbg !6581
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6575, metadata !DIExpression()), !dbg !6582
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6583
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6576, metadata !DIExpression()), !dbg !6584
  %_13 = load ptr, ptr %self, align 8, !dbg !6585, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6586
  %4 = load i64, ptr %1, align 8, !dbg !6586
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %4) #8, !dbg !6586
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_94216e6a87fa8579761092081f231f87) #8, !dbg !6585
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6587
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6578, metadata !DIExpression()), !dbg !6588
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !6589
  br i1 %_8, label %bb4, label %bb5, !dbg !6589

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_6, i64 %flags) #8, !dbg !6590
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() #8, !dbg !6591
  store i8 2, ptr %2, align 1, !dbg !6592
  br label %bb8, !dbg !6593

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6594
  %5 = load i8, ptr %_10, align 1, !dbg !6595, !range !1562, !noundef !25
  %6 = trunc i8 %5 to i1, !dbg !6595
  %7 = zext i1 %6 to i8, !dbg !6595
  store i8 %7, ptr %2, align 1, !dbg !6595
  br label %bb8, !dbg !6593

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6593, !range !5774, !noundef !25
  ret i8 %8, !dbg !6593
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h4d5d7e406aaead43E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6596 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6598, metadata !DIExpression()), !dbg !6607
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6599, metadata !DIExpression()), !dbg !6608
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6600, metadata !DIExpression()), !dbg !6609
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6610
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6601, metadata !DIExpression()), !dbg !6611
  %_22 = load ptr, ptr %self, align 8, !dbg !6612, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6613
  %6 = load i64, ptr %3, align 8, !dbg !6613
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %6) #8, !dbg !6613
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_b2bf25620c79aaf77c930b672db4afde) #8, !dbg !6612
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_7) #8, !dbg !6612
  br i1 %_5, label %bb4, label %bb5, !dbg !6612

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6614
  %_13 = load i16, ptr %7, align 8, !dbg !6614, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6615
  %8 = load i64, ptr %2, align 8, !dbg !6615
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h433d2c60ad634851E(i64 %8, i16 %_13) #8, !dbg !6615
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6616
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6603, metadata !DIExpression()), !dbg !6617
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6618
  %9 = load i64, ptr %1, align 8, !dbg !6618
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E"(i64 %9) #8, !dbg !6618
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_afe0fc63a63662a583b80b14f6ebf31a) #8, !dbg !6619
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6620
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6605, metadata !DIExpression()), !dbg !6621
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_15) #8, !dbg !6622
  br i1 %_17, label %bb10, label %bb11, !dbg !6622

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6623
  %10 = load i8, ptr %_10, align 1, !dbg !6624, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !6624
  %12 = zext i1 %11 to i8, !dbg !6624
  store i8 %12, ptr %4, align 1, !dbg !6624
  br label %bb14, !dbg !6625

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6627, !range !5774, !noundef !25
  ret i8 %13, !dbg !6627

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_15, i64 %flags) #8, !dbg !6628
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() #8, !dbg !6629
  store i8 2, ptr %4, align 1, !dbg !6630
  br label %bb14, !dbg !6627

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6631
  %14 = load i8, ptr %_19, align 1, !dbg !6632, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !6632
  %16 = zext i1 %15 to i8, !dbg !6632
  store i8 %16, ptr %4, align 1, !dbg !6632
  br label %bb14, !dbg !6625
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h23ecc1f847f5aadaE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6633 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6635, metadata !DIExpression()), !dbg !6638
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6636, metadata !DIExpression()), !dbg !6639
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6637, metadata !DIExpression()), !dbg !6640
  store i8 1, ptr %_4, align 1, !dbg !6641
  %3 = load i8, ptr %_4, align 1, !dbg !6642, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6642
  %5 = zext i1 %4 to i8, !dbg !6642
  store i8 %5, ptr %1, align 1, !dbg !6642
  %6 = load i8, ptr %1, align 1, !dbg !6643, !range !5774, !noundef !25
  ret i8 %6, !dbg !6643
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17he4f05ed71cf3fb17E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6644 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_30 = alloca ptr, align 8
  %_27 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_26 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6648, metadata !DIExpression()), !dbg !6660
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6649, metadata !DIExpression()), !dbg !6661
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6658, metadata !DIExpression()), !dbg !6662
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6663
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6650, metadata !DIExpression()), !dbg !6664
  %_32 = load ptr, ptr %self, align 8, !dbg !6665, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6666
  %8 = load i64, ptr %6, align 8, !dbg !6666
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %8) #8, !dbg !6666
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_32, i16 %_8, ptr align 8 @alloc_05063ac544da63e4a10ea91a23a48449) #8, !dbg !6665
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !6665
  br i1 %_4, label %bb4, label %bb5, !dbg !6665

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6667
  %_12 = load i16, ptr %9, align 8, !dbg !6667, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6668
  %10 = load i64, ptr %5, align 8, !dbg !6668
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h433d2c60ad634851E(i64 %10, i16 %_12) #8, !dbg !6668
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6669
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6652, metadata !DIExpression()), !dbg !6670
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6671
  %11 = load i64, ptr %4, align 8, !dbg !6671
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E"(i64 %11) #8, !dbg !6671
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_1e78a03426b39f1d05f856c7cf10b4f6) #8, !dbg !6672
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6673
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6654, metadata !DIExpression()), !dbg !6674
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_14) #8, !dbg !6675
  br i1 %_16, label %bb10, label %bb11, !dbg !6675

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6676
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6677
  %13 = load i64, ptr %12, align 8, !dbg !6677, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6677
  %15 = load i64, ptr %14, align 8, !dbg !6677
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6677
  store i64 %13, ptr %16, align 8, !dbg !6677
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6677
  store i64 %15, ptr %17, align 8, !dbg !6677
  br label %bb20, !dbg !6678

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6680

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6681
  %_20 = load i16, ptr %18, align 8, !dbg !6681, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6682
  %19 = load i64, ptr %3, align 8, !dbg !6682
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h6addf113bc1d7e1cE(i64 %19, i16 %_20) #8, !dbg !6682
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6683
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6656, metadata !DIExpression()), !dbg !6684
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6685
  %20 = load i64, ptr %2, align 8, !dbg !6685
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE"(i64 %20) #8, !dbg !6685
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_7ddd4296b0cca063206382ee2adee55b) #8, !dbg !6686
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6687
  %_25 = load ptr, ptr %p2_entry, align 8, !dbg !6688, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_25) #8, !dbg !6688
  br i1 %_24, label %bb16, label %bb17, !dbg !6688

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6689
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6690
  %22 = load i64, ptr %21, align 8, !dbg !6690, !range !929, !noundef !25
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6690
  %24 = load i64, ptr %23, align 8, !dbg !6690
  %25 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6690
  store i64 %22, ptr %25, align 8, !dbg !6690
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6690
  store i64 %24, ptr %26, align 8, !dbg !6690
  br label %bb20, !dbg !6691

bb17:                                             ; preds = %bb11
  %_29 = load ptr, ptr %p2_entry, align 8, !dbg !6693, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_28 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_29) #8, !dbg !6693
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h9115db8be2d4f200E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_27, i64 %_28) #8, !dbg !6694
  store ptr %p2_entry, ptr %_30, align 8, !dbg !6695
  %27 = load ptr, ptr %_30, align 8, !dbg !6694, !nonnull !25, !align !1083, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab4d4fc0d1d59391E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_27, ptr align 8 %27) #8, !dbg !6694
  br label %bb20, !dbg !6694

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_26, align 8, !dbg !6696
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 0, !dbg !6697
  %29 = load i64, ptr %28, align 8, !dbg !6697, !range !929, !noundef !25
  %30 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !6697
  %31 = load i64, ptr %30, align 8, !dbg !6697
  %32 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6697
  store i64 %29, ptr %32, align 8, !dbg !6697
  %33 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6697
  store i64 %31, ptr %33, align 8, !dbg !6697
  br label %bb20, !dbg !6691
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h7830f447270cc4ffE"(ptr align 8 %0) unnamed_addr #0 !dbg !6698 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6702, metadata !DIExpression(DW_OP_deref)), !dbg !6704
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6703, metadata !DIExpression()), !dbg !6705
  %_4 = load ptr, ptr %_1, align 8, !dbg !6706, !nonnull !25, !align !1083, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !6706, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_5) #8, !dbg !6706
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6707
  store i64 %_3, ptr %2, align 8, !dbg !6707
  store i64 2, ptr %1, align 8, !dbg !6707
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6708
  %4 = load i64, ptr %3, align 8, !dbg !6708, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6708
  %6 = load i64, ptr %5, align 8, !dbg !6708
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6708
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6708
  ret { i64, i64 } %8, !dbg !6708
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17ha3aeceab91aad791E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6709 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_48 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_46 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_36 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_34 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6713, metadata !DIExpression()), !dbg !6749
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6714, metadata !DIExpression()), !dbg !6750
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6721, metadata !DIExpression()), !dbg !6751
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6729, metadata !DIExpression()), !dbg !6752
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6737, metadata !DIExpression()), !dbg !6753
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6743, metadata !DIExpression()), !dbg !6754
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6747, metadata !DIExpression()), !dbg !6755
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6756
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6715, metadata !DIExpression()), !dbg !6757
  %_56 = load ptr, ptr %self, align 8, !dbg !6758, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6759
  %12 = load i64, ptr %10, align 8, !dbg !6759
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %12) #8, !dbg !6759
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_d9313b2ffffcd4fc73f17c8ae390507d) #8, !dbg !6758
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6760
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6717, metadata !DIExpression()), !dbg !6761
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6762
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c3a16aae7c38ec3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6762
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6762
  %13 = load i64, ptr %_8, align 8, !dbg !6762, !range !3748, !noundef !25
  %14 = icmp eq i64 %13, 3, !dbg !6762
  %_11 = select i1 %14, i64 0, i64 1, !dbg !6762
  %15 = icmp eq i64 %_11, 0, !dbg !6762
  br i1 %15, label %bb6, label %bb8, !dbg !6762

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6762
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6762
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6763
  %_16 = load i16, ptr %17, align 8, !dbg !6763, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6764
  %18 = load i64, ptr %9, align 8, !dbg !6764
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %18, i16 %_16) #8, !dbg !6764
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6765
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6723, metadata !DIExpression()), !dbg !6766
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6767
  %19 = load i64, ptr %8, align 8, !dbg !6767
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %19) #8, !dbg !6767
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_e16e50f882c154e653680e69a6f45ac6) #8, !dbg !6768
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6769
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6725, metadata !DIExpression()), !dbg !6770
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6771
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfafec5b87987ed32E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6771
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6771
  %20 = load i64, ptr %_21, align 8, !dbg !6771, !range !3748, !noundef !25
  %21 = icmp eq i64 %20, 3, !dbg !6771
  %_24 = select i1 %21, i64 0, i64 1, !dbg !6771
  %22 = icmp eq i64 %_24, 0, !dbg !6771
  br i1 %22, label %bb15, label %bb16, !dbg !6771

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6772
  %residual.0 = load i64, ptr %23, align 8, !dbg !6772, !range !929, !noundef !25
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6772
  %residual.1 = load i64, ptr %24, align 8, !dbg !6772
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6772
  store i64 %residual.0, ptr %25, align 8, !dbg !6772
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6772
  store i64 %residual.1, ptr %26, align 8, !dbg !6772
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6719, metadata !DIExpression()), !dbg !6773
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h66c2e6f590846240E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_3e881621e5965f0bbfb6b77f1bffa15c) #8, !dbg !6774
  br label %bb35, !dbg !6774

bb35:                                             ; preds = %bb31, %bb32, %bb24, %bb16, %bb8
  ret void, !dbg !6775

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6771
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6771
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6776
  %_29 = load i16, ptr %28, align 8, !dbg !6776, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6777
  %29 = load i64, ptr %7, align 8, !dbg !6777
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE(i64 %29, i16 %_29) #8, !dbg !6777
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6778
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6731, metadata !DIExpression()), !dbg !6779
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6780
  %30 = load i64, ptr %6, align 8, !dbg !6780
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E"(i64 %30) #8, !dbg !6780
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_28, i16 %_33, ptr align 8 @alloc_b3d7a6a870c080dc69e1211d679611af) #8, !dbg !6781
  store ptr %_31, ptr %p2_entry.dbg.spill, align 8, !dbg !6782
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6733, metadata !DIExpression()), !dbg !6783
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_36, ptr align 8 %_31) #8, !dbg !6784
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc0197318c7e91979E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_35, ptr %_36) #8, !dbg !6784
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_34, ptr %_35) #8, !dbg !6784
  %31 = load i64, ptr %_34, align 8, !dbg !6784, !range !3748, !noundef !25
  %32 = icmp eq i64 %31, 3, !dbg !6784
  %_37 = select i1 %32, i64 0, i64 1, !dbg !6784
  %33 = icmp eq i64 %_37, 0, !dbg !6784
  br i1 %33, label %bb23, label %bb24, !dbg !6784

bb16:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6785
  %residual.03 = load i64, ptr %34, align 8, !dbg !6785, !range !929, !noundef !25
  %35 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6785
  %residual.14 = load i64, ptr %35, align 8, !dbg !6785
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6785
  store i64 %residual.03, ptr %36, align 8, !dbg !6785
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6785
  store i64 %residual.14, ptr %37, align 8, !dbg !6785
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6727, metadata !DIExpression()), !dbg !6786
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h66c2e6f590846240E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_4a0622e8c74313de8bfb323fc5a25d4f) #8, !dbg !6787
  br label %bb35, !dbg !6787

bb23:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_34, i32 0, i32 1, !dbg !6784
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6784
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6788
  %_42 = load i16, ptr %39, align 8, !dbg !6788, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6789
  %40 = load i64, ptr %5, align 8, !dbg !6789
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_41 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9545e6f5fb2c4cc4E(i64 %40, i16 %_42) #8, !dbg !6789
  store ptr %_41, ptr %p1.dbg.spill, align 8, !dbg !6790
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6739, metadata !DIExpression()), !dbg !6791
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6792
  %41 = load i64, ptr %4, align 8, !dbg !6792
; call x86_64::structures::paging::page::Page::p1_index
  %_45 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE(i64 %41) #8, !dbg !6792
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_44 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_41, i16 %_45, ptr align 8 @alloc_2b21cdc598fa161ed73f5f1354396b78) #8, !dbg !6793
  store ptr %_44, ptr %p1_entry.dbg.spill, align 8, !dbg !6794
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6741, metadata !DIExpression()), !dbg !6795
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_48, ptr align 8 %_44) #8, !dbg !6796
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4ae18d3b7feaeacdE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_47, ptr %_48) #8, !dbg !6796
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_46, ptr %_47) #8, !dbg !6796
  %42 = load i64, ptr %_46, align 8, !dbg !6796, !range !3748, !noundef !25
  %43 = icmp eq i64 %42, 3, !dbg !6796
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6796
  %44 = icmp eq i64 %_50, 0, !dbg !6796
  br i1 %44, label %bb31, label %bb32, !dbg !6796

bb24:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !6797
  %residual.06 = load i64, ptr %45, align 8, !dbg !6797, !range !929, !noundef !25
  %46 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !6797
  %residual.17 = load i64, ptr %46, align 8, !dbg !6797
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6797
  store i64 %residual.06, ptr %47, align 8, !dbg !6797
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6797
  store i64 %residual.17, ptr %48, align 8, !dbg !6797
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6735, metadata !DIExpression()), !dbg !6798
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h66c2e6f590846240E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_e507f10f0ccb9a77ee68db163ad2a418) #8, !dbg !6799
  br label %bb35, !dbg !6799

bb31:                                             ; preds = %bb23
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_46, i32 0, i32 1, !dbg !6796
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6796
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h2578009f8653997dE(ptr align 8 %_44) #8, !dbg !6800
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6801
  %50 = load i64, ptr %3, align 8, !dbg !6801
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hd1fee4b901b31575E"(i64 %50) #8, !dbg !6801
  store i64 %51, ptr %2, align 8, !dbg !6801
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6801
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6802
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_54, i32 0, i32 1, !dbg !6802
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_55, i64 8, i1 false), !dbg !6802
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6803
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_54, i64 16, i1 false), !dbg !6803
  store i64 0, ptr %0, align 8, !dbg !6803
  br label %bb35, !dbg !6775

bb32:                                             ; preds = %bb23
  %54 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 0, !dbg !6804
  %residual.09 = load i64, ptr %54, align 8, !dbg !6804, !range !929, !noundef !25
  %55 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 1, !dbg !6804
  %residual.110 = load i64, ptr %55, align 8, !dbg !6804
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6804
  store i64 %residual.09, ptr %56, align 8, !dbg !6804
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6804
  store i64 %residual.110, ptr %57, align 8, !dbg !6804
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6745, metadata !DIExpression()), !dbg !6805
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h66c2e6f590846240E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_88a00d696d08d55bd1b7ea18548e6dc7) #8, !dbg !6806
  br label %bb35, !dbg !6806

bb7:                                              ; No predecessors!
  unreachable, !dbg !6762
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h0565de35d7041750E"(i1 zeroext %0) unnamed_addr #0 !dbg !6807 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6812, metadata !DIExpression()), !dbg !6813
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6811, metadata !DIExpression()), !dbg !6814
  %3 = load i8, ptr %err, align 1, !dbg !6815, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6815
  %_3 = zext i1 %4 to i64, !dbg !6815
  %5 = icmp eq i64 %_3, 0, !dbg !6816
  br i1 %5, label %bb3, label %bb1, !dbg !6816

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6817
  br label %bb4, !dbg !6817

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6818
  br label %bb4, !dbg !6818

bb2:                                              ; No predecessors!
  unreachable, !dbg !6815

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6819
  %7 = load i64, ptr %6, align 8, !dbg !6819, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6819
  %9 = load i64, ptr %8, align 8, !dbg !6819
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6819
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6819
  ret { i64, i64 } %11, !dbg !6819
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h1d082320e210f3c9E"(i1 zeroext %0) unnamed_addr #0 !dbg !6820 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6825, metadata !DIExpression()), !dbg !6826
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6824, metadata !DIExpression()), !dbg !6827
  %3 = load i8, ptr %err, align 1, !dbg !6828, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6828
  %_3 = zext i1 %4 to i64, !dbg !6828
  %5 = icmp eq i64 %_3, 0, !dbg !6829
  br i1 %5, label %bb3, label %bb1, !dbg !6829

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6830
  br label %bb4, !dbg !6830

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6831
  br label %bb4, !dbg !6831

bb2:                                              ; No predecessors!
  unreachable, !dbg !6828

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6832
  %7 = load i64, ptr %6, align 8, !dbg !6832, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6832
  %9 = load i64, ptr %8, align 8, !dbg !6832
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6832
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6832
  ret { i64, i64 } %11, !dbg !6832
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h2ebf31ac54335f06E"(i1 zeroext %0) unnamed_addr #0 !dbg !6833 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6838, metadata !DIExpression()), !dbg !6839
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6837, metadata !DIExpression()), !dbg !6840
  %3 = load i8, ptr %err, align 1, !dbg !6841, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6841
  %_3 = zext i1 %4 to i64, !dbg !6841
  %5 = icmp eq i64 %_3, 0, !dbg !6842
  br i1 %5, label %bb3, label %bb1, !dbg !6842

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6843
  br label %bb4, !dbg !6843

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6844
  br label %bb4, !dbg !6844

bb2:                                              ; No predecessors!
  unreachable, !dbg !6841

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6845
  %7 = load i64, ptr %6, align 8, !dbg !6845, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6845
  %9 = load i64, ptr %8, align 8, !dbg !6845
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6845
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6845
  ret { i64, i64 } %11, !dbg !6845
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h859ddb7f26175015E"(i1 zeroext %0) unnamed_addr #0 !dbg !6846 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6851, metadata !DIExpression()), !dbg !6852
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6850, metadata !DIExpression()), !dbg !6853
  %3 = load i8, ptr %err, align 1, !dbg !6854, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6854
  %_3 = zext i1 %4 to i64, !dbg !6854
  %5 = icmp eq i64 %_3, 0, !dbg !6855
  br i1 %5, label %bb3, label %bb1, !dbg !6855

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6856
  br label %bb4, !dbg !6856

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6857
  br label %bb4, !dbg !6857

bb2:                                              ; No predecessors!
  unreachable, !dbg !6854

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6858
  %7 = load i64, ptr %6, align 8, !dbg !6858, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6858
  %9 = load i64, ptr %8, align 8, !dbg !6858
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6858
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6858
  ret { i64, i64 } %11, !dbg !6858
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17hfe4e81b718ed44d3E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6859 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_37 = alloca i8, align 1
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6878, metadata !DIExpression()), !dbg !6889
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6879, metadata !DIExpression()), !dbg !6890
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6880, metadata !DIExpression()), !dbg !6891
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6892
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6881, metadata !DIExpression()), !dbg !6893
  %_43 = load ptr, ptr %self, align 8, !dbg !6894, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6895
  %13 = load i64, ptr %11, align 8, !dbg !6895
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %13) #8, !dbg !6895
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc_32243c10459a9b9325d7e418fe9e9451) #8, !dbg !6894
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_7) #8, !dbg !6894
  br i1 %_5, label %bb4, label %bb5, !dbg !6894

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6896
  %_13 = load i16, ptr %14, align 8, !dbg !6896, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6897
  %15 = load i64, ptr %10, align 8, !dbg !6897
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %15, i16 %_13) #8, !dbg !6897
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6898
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6883, metadata !DIExpression()), !dbg !6899
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6900
  %16 = load i64, ptr %9, align 8, !dbg !6900
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %16) #8, !dbg !6900
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_fd35f70f3dac313b5537a0c60b38dc2a) #8, !dbg !6901
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_16) #8, !dbg !6901
  br i1 %_14, label %bb10, label %bb11, !dbg !6901

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6902
  %17 = load i8, ptr %_10, align 1, !dbg !6903, !range !1562, !noundef !25
  %18 = trunc i8 %17 to i1, !dbg !6903
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6903
  %20 = zext i1 %18 to i8, !dbg !6903
  store i8 %20, ptr %19, align 1, !dbg !6903
  store i8 1, ptr %0, align 8, !dbg !6903
  br label %bb28, !dbg !6904

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6906

bb11:                                             ; preds = %bb5
  %21 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6907
  %_22 = load i16, ptr %21, align 8, !dbg !6907, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6908
  %22 = load i64, ptr %8, align 8, !dbg !6908
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE(i64 %22, i16 %_22) #8, !dbg !6908
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6909
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6885, metadata !DIExpression()), !dbg !6910
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6911
  %23 = load i64, ptr %7, align 8, !dbg !6911
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E"(i64 %23) #8, !dbg !6911
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_32343ff7cb6f0452cbb142ce175f9440) #8, !dbg !6912
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_25) #8, !dbg !6912
  br i1 %_23, label %bb16, label %bb17, !dbg !6912

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6913
  %24 = load i8, ptr %_19, align 1, !dbg !6914, !range !1562, !noundef !25
  %25 = trunc i8 %24 to i1, !dbg !6914
  %26 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6914
  %27 = zext i1 %25 to i8, !dbg !6914
  store i8 %27, ptr %26, align 1, !dbg !6914
  store i8 1, ptr %0, align 8, !dbg !6914
  br label %bb28, !dbg !6915

bb17:                                             ; preds = %bb11
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6917
  %_31 = load i16, ptr %28, align 8, !dbg !6917, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6918
  %29 = load i64, ptr %6, align 8, !dbg !6918
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9545e6f5fb2c4cc4E(i64 %29, i16 %_31) #8, !dbg !6918
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6919
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6887, metadata !DIExpression()), !dbg !6920
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6921
  %30 = load i64, ptr %5, align 8, !dbg !6921
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE(i64 %30) #8, !dbg !6921
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc_bd4a02a435fafe76386072a956fea121) #8, !dbg !6922
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_34) #8, !dbg !6922
  br i1 %_32, label %bb22, label %bb23, !dbg !6922

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6923
  %31 = load i8, ptr %_28, align 1, !dbg !6924, !range !1562, !noundef !25
  %32 = trunc i8 %31 to i1, !dbg !6924
  %33 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6924
  %34 = zext i1 %32 to i8, !dbg !6924
  store i8 %34, ptr %33, align 1, !dbg !6924
  store i8 1, ptr %0, align 8, !dbg !6924
  br label %bb28, !dbg !6925

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6927
  %35 = load i64, ptr %4, align 8, !dbg !6927
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE(i64 %35) #8, !dbg !6927
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40) #8, !dbg !6928
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_40, i64 %flags) #8, !dbg !6928
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6929
  %36 = load i64, ptr %3, align 8, !dbg !6929
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %37 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hd1fee4b901b31575E"(i64 %36) #8, !dbg !6929
  store i64 %37, ptr %2, align 8, !dbg !6929
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6929
  %38 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6930
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %38, ptr align 8 %_42, i64 8, i1 false), !dbg !6930
  store i8 0, ptr %0, align 8, !dbg !6930
  br label %bb28, !dbg !6906

bb22:                                             ; preds = %bb17
  store i8 0, ptr %_37, align 1, !dbg !6931
  %39 = load i8, ptr %_37, align 1, !dbg !6932, !range !1562, !noundef !25
  %40 = trunc i8 %39 to i1, !dbg !6932
  %41 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6932
  %42 = zext i1 %40 to i8, !dbg !6932
  store i8 %42, ptr %41, align 1, !dbg !6932
  store i8 1, ptr %0, align 8, !dbg !6932
  br label %bb28, !dbg !6925
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h9cf2a3c8d0916e45E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6933 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6937, metadata !DIExpression()), !dbg !6944
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6938, metadata !DIExpression()), !dbg !6945
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6939, metadata !DIExpression()), !dbg !6946
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6947
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6940, metadata !DIExpression()), !dbg !6948
  %_13 = load ptr, ptr %self, align 8, !dbg !6949, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6950
  %4 = load i64, ptr %1, align 8, !dbg !6950
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %4) #8, !dbg !6950
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_2dd32a027b2d765ba8c1071a94cf5c65) #8, !dbg !6949
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6951
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6942, metadata !DIExpression()), !dbg !6952
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !6953
  br i1 %_8, label %bb4, label %bb5, !dbg !6953

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_6, i64 %flags) #8, !dbg !6954
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() #8, !dbg !6955
  store i8 2, ptr %2, align 1, !dbg !6956
  br label %bb8, !dbg !6957

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6958
  %5 = load i8, ptr %_10, align 1, !dbg !6959, !range !1562, !noundef !25
  %6 = trunc i8 %5 to i1, !dbg !6959
  %7 = zext i1 %6 to i8, !dbg !6959
  store i8 %7, ptr %2, align 1, !dbg !6959
  br label %bb8, !dbg !6957

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6957, !range !5774, !noundef !25
  ret i8 %8, !dbg !6957
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17haf0f68821cd7eb08E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6960 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6962, metadata !DIExpression()), !dbg !6971
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6963, metadata !DIExpression()), !dbg !6972
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6964, metadata !DIExpression()), !dbg !6973
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6974
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6965, metadata !DIExpression()), !dbg !6975
  %_22 = load ptr, ptr %self, align 8, !dbg !6976, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6977
  %6 = load i64, ptr %3, align 8, !dbg !6977
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %6) #8, !dbg !6977
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_70b7457eef065696772809dc8627c201) #8, !dbg !6976
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_7) #8, !dbg !6976
  br i1 %_5, label %bb4, label %bb5, !dbg !6976

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6978
  %_13 = load i16, ptr %7, align 8, !dbg !6978, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6979
  %8 = load i64, ptr %2, align 8, !dbg !6979
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %8, i16 %_13) #8, !dbg !6979
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6980
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6967, metadata !DIExpression()), !dbg !6981
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6982
  %9 = load i64, ptr %1, align 8, !dbg !6982
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %9) #8, !dbg !6982
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_b8c2770e6920350a995e6226693d2797) #8, !dbg !6983
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6984
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6969, metadata !DIExpression()), !dbg !6985
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_15) #8, !dbg !6986
  br i1 %_17, label %bb10, label %bb11, !dbg !6986

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6987
  %10 = load i8, ptr %_10, align 1, !dbg !6988, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !6988
  %12 = zext i1 %11 to i8, !dbg !6988
  store i8 %12, ptr %4, align 1, !dbg !6988
  br label %bb14, !dbg !6989

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6991, !range !5774, !noundef !25
  ret i8 %13, !dbg !6991

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_15, i64 %flags) #8, !dbg !6992
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() #8, !dbg !6993
  store i8 2, ptr %4, align 1, !dbg !6994
  br label %bb14, !dbg !6991

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6995
  %14 = load i8, ptr %_19, align 1, !dbg !6996, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !6996
  %16 = zext i1 %15 to i8, !dbg !6996
  store i8 %16, ptr %4, align 1, !dbg !6996
  br label %bb14, !dbg !6989
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h2d65493136cd9528E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6997 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6999, metadata !DIExpression()), !dbg !7010
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7000, metadata !DIExpression()), !dbg !7011
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7001, metadata !DIExpression()), !dbg !7012
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7013
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7002, metadata !DIExpression()), !dbg !7014
  %_31 = load ptr, ptr %self, align 8, !dbg !7015, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7016
  %8 = load i64, ptr %5, align 8, !dbg !7016
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %8) #8, !dbg !7016
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_31, i16 %_9, ptr align 8 @alloc_776034be02dff32e0e9e0ce3a158360b) #8, !dbg !7015
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_7) #8, !dbg !7015
  br i1 %_5, label %bb4, label %bb5, !dbg !7015

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7017
  %_13 = load i16, ptr %9, align 8, !dbg !7017, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7018
  %10 = load i64, ptr %4, align 8, !dbg !7018
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %10, i16 %_13) #8, !dbg !7018
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !7019
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7004, metadata !DIExpression()), !dbg !7020
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7021
  %11 = load i64, ptr %3, align 8, !dbg !7021
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %11) #8, !dbg !7021
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_2b6f60439f0df9b04fb5dc8699720cb3) #8, !dbg !7022
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_16) #8, !dbg !7022
  br i1 %_14, label %bb10, label %bb11, !dbg !7022

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7023
  %12 = load i8, ptr %_10, align 1, !dbg !7024, !range !1562, !noundef !25
  %13 = trunc i8 %12 to i1, !dbg !7024
  %14 = zext i1 %13 to i8, !dbg !7024
  store i8 %14, ptr %6, align 1, !dbg !7024
  br label %bb20, !dbg !7025

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %15 = load i8, ptr %6, align 1, !dbg !7027, !range !5774, !noundef !25
  ret i8 %15, !dbg !7027

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7028
  %_22 = load i16, ptr %16, align 8, !dbg !7028, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7029
  %17 = load i64, ptr %2, align 8, !dbg !7029
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE(i64 %17, i16 %_22) #8, !dbg !7029
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !7030
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7006, metadata !DIExpression()), !dbg !7031
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7032
  %18 = load i64, ptr %1, align 8, !dbg !7032
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_25 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E"(i64 %18) #8, !dbg !7032
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_24 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %_21, i16 %_25, ptr align 8 @alloc_7ed56fb6be1c30407296140d4be4e11c) #8, !dbg !7033
  store ptr %_24, ptr %p2_entry.dbg.spill, align 8, !dbg !7034
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7008, metadata !DIExpression()), !dbg !7035
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_26 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_24) #8, !dbg !7036
  br i1 %_26, label %bb16, label %bb17, !dbg !7036

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7037
  %19 = load i8, ptr %_19, align 1, !dbg !7038, !range !1562, !noundef !25
  %20 = trunc i8 %19 to i1, !dbg !7038
  %21 = zext i1 %20 to i8, !dbg !7038
  store i8 %21, ptr %6, align 1, !dbg !7038
  br label %bb20, !dbg !7039

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %_24, i64 %flags) #8, !dbg !7041
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() #8, !dbg !7042
  store i8 2, ptr %6, align 1, !dbg !7043
  br label %bb20, !dbg !7027

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !7044
  %22 = load i8, ptr %_28, align 1, !dbg !7045, !range !1562, !noundef !25
  %23 = trunc i8 %22 to i1, !dbg !7045
  %24 = zext i1 %23 to i8, !dbg !7045
  store i8 %24, ptr %6, align 1, !dbg !7045
  br label %bb20, !dbg !7039
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h6e6c4a2465bcc95fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7046 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_38 = alloca ptr, align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_34 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7050, metadata !DIExpression()), !dbg !7066
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7051, metadata !DIExpression()), !dbg !7067
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7064, metadata !DIExpression()), !dbg !7068
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7069
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7052, metadata !DIExpression()), !dbg !7070
  %_40 = load ptr, ptr %self, align 8, !dbg !7071, !nonnull !25, !align !3663, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7072
  %10 = load i64, ptr %8, align 8, !dbg !7072
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %10) #8, !dbg !7072
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_40, i16 %_8, ptr align 8 @alloc_336c3aafbdaf40076c012509ce3bb908) #8, !dbg !7071
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !7071
  br i1 %_4, label %bb4, label %bb5, !dbg !7071

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7073
  %_12 = load i16, ptr %11, align 8, !dbg !7073, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7074
  %12 = load i64, ptr %7, align 8, !dbg !7074
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %12, i16 %_12) #8, !dbg !7074
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7075
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7054, metadata !DIExpression()), !dbg !7076
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7077
  %13 = load i64, ptr %6, align 8, !dbg !7077
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %13) #8, !dbg !7077
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_3e0f59a5e7e7affb24d3914df566861e) #8, !dbg !7078
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7079
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7056, metadata !DIExpression()), !dbg !7080
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_14) #8, !dbg !7081
  br i1 %_16, label %bb10, label %bb11, !dbg !7081

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7082
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7083
  %15 = load i64, ptr %14, align 8, !dbg !7083, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7083
  %17 = load i64, ptr %16, align 8, !dbg !7083
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7083
  store i64 %15, ptr %18, align 8, !dbg !7083
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7083
  store i64 %17, ptr %19, align 8, !dbg !7083
  br label %bb26, !dbg !7084

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7086

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7087
  %_20 = load i16, ptr %20, align 8, !dbg !7087, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7088
  %21 = load i64, ptr %5, align 8, !dbg !7088
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE(i64 %21, i16 %_20) #8, !dbg !7088
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7089
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7058, metadata !DIExpression()), !dbg !7090
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7091
  %22 = load i64, ptr %4, align 8, !dbg !7091
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E"(i64 %22) #8, !dbg !7091
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_0bc66bbda974f4d70fdb35c285cabacc) #8, !dbg !7092
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7093
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7060, metadata !DIExpression()), !dbg !7094
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_22) #8, !dbg !7095
  br i1 %_24, label %bb16, label %bb17, !dbg !7095

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7096
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7097
  %24 = load i64, ptr %23, align 8, !dbg !7097, !range !929, !noundef !25
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7097
  %26 = load i64, ptr %25, align 8, !dbg !7097
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7097
  store i64 %24, ptr %27, align 8, !dbg !7097
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7097
  store i64 %26, ptr %28, align 8, !dbg !7097
  br label %bb26, !dbg !7098

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7100
  %_28 = load i16, ptr %29, align 8, !dbg !7100, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7101
  %30 = load i64, ptr %3, align 8, !dbg !7101
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9545e6f5fb2c4cc4E(i64 %30, i16 %_28) #8, !dbg !7101
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7102
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7062, metadata !DIExpression()), !dbg !7103
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7104
  %31 = load i64, ptr %2, align 8, !dbg !7104
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE(i64 %31) #8, !dbg !7104
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc_d970ea7651e239fffa929a725f65e56a) #8, !dbg !7105
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7106
  %_33 = load ptr, ptr %p1_entry, align 8, !dbg !7107, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_33) #8, !dbg !7107
  br i1 %_32, label %bb22, label %bb23, !dbg !7107

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7108
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7109
  %33 = load i64, ptr %32, align 8, !dbg !7109, !range !929, !noundef !25
  %34 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7109
  %35 = load i64, ptr %34, align 8, !dbg !7109
  %36 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7109
  store i64 %33, ptr %36, align 8, !dbg !7109
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7109
  store i64 %35, ptr %37, align 8, !dbg !7109
  br label %bb26, !dbg !7110

bb23:                                             ; preds = %bb17
  %_37 = load ptr, ptr %p1_entry, align 8, !dbg !7112, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_36 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_37) #8, !dbg !7112
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf318ef2a9f68c5c6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_35, i64 %_36) #8, !dbg !7113
  store ptr %p1_entry, ptr %_38, align 8, !dbg !7114
  %38 = load ptr, ptr %_38, align 8, !dbg !7113, !nonnull !25, !align !1083, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6afdc309b50758fbE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_35, ptr align 8 %38) #8, !dbg !7113
  br label %bb26, !dbg !7113

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_34, align 8, !dbg !7115
  %39 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !7116
  %40 = load i64, ptr %39, align 8, !dbg !7116, !range !929, !noundef !25
  %41 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !7116
  %42 = load i64, ptr %41, align 8, !dbg !7116
  %43 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7116
  store i64 %40, ptr %43, align 8, !dbg !7116
  %44 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7116
  store i64 %42, ptr %44, align 8, !dbg !7116
  br label %bb26, !dbg !7110
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h88148b9dec7a274fE"(ptr align 8 %0) unnamed_addr #0 !dbg !7117 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7121, metadata !DIExpression(DW_OP_deref)), !dbg !7123
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7122, metadata !DIExpression()), !dbg !7124
  %_4 = load ptr, ptr %_1, align 8, !dbg !7125, !nonnull !25, !align !1083, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !7125, !nonnull !25, !align !1083, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_5) #8, !dbg !7125
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7126
  store i64 %_3, ptr %2, align 8, !dbg !7126
  store i64 2, ptr %1, align 8, !dbg !7126
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7127
  %4 = load i64, ptr %3, align 8, !dbg !7127, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7127
  %6 = load i64, ptr %5, align 8, !dbg !7127
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !7127
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7127
  ret { i64, i64 } %8, !dbg !7127
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h0ac13a879f1a0391E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7128 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7150, metadata !DIExpression()), !dbg !7194
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7151, metadata !DIExpression()), !dbg !7195
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7152, metadata !DIExpression()), !dbg !7196
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7164, metadata !DIExpression()), !dbg !7197
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7176, metadata !DIExpression()), !dbg !7198
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7186, metadata !DIExpression()), !dbg !7199
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7188, metadata !DIExpression()), !dbg !7200
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h40968717881e6478E"(i64 %addr) #8, !dbg !7201
  store i64 %4, ptr %3, align 8, !dbg !7201
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7201
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7202
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7154, metadata !DIExpression()), !dbg !7203
  %_81 = load ptr, ptr %self, align 8, !dbg !7204, !nonnull !25, !align !3663, !noundef !25
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE(i64 %addr) #8, !dbg !7205
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc_6c6eb9e7c7312ea44202867f8fb72046) #8, !dbg !7204
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7206
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7156, metadata !DIExpression()), !dbg !7207
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_6) #8, !dbg !7208
  br i1 %_9, label %bb5, label %bb7, !dbg !7208

bb7:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_6) #8, !dbg !7209
  store i64 %5, ptr %_12, align 8, !dbg !7209
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %_12, i64 128) #8, !dbg !7209
  br i1 %_10, label %bb10, label %bb11, !dbg !7209

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7210
  br label %bb62, !dbg !7211

bb62:                                             ; preds = %bb57, %bb56, %bb48, %bb36, %bb32, %bb20, %bb16, %bb5
  ret void, !dbg !7213

bb11:                                             ; preds = %bb7
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7214
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7215
  %_17 = load i16, ptr %6, align 8, !dbg !7215, !noundef !25
  %7 = load i64, ptr %_16, align 8, !dbg !7216
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %7, i16 %_17) #8, !dbg !7216
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7217
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7158, metadata !DIExpression()), !dbg !7218
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE(i64 %addr) #8, !dbg !7219
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_14fa683fb883b9547f78c2d1380aafc1) #8, !dbg !7220
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7221
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7160, metadata !DIExpression()), !dbg !7222
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_19) #8, !dbg !7223
  br i1 %_21, label %bb16, label %bb17, !dbg !7223

bb10:                                             ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_ddc88da32b2765c7908fb63b2dcf7726, i64 35, ptr align 8 @alloc_c2d13148eed7844dbcf0e57fd1f8caaf) #9, !dbg !7224
  unreachable, !dbg !7224

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_19) #8, !dbg !7225
  store i64 %8, ptr %_24, align 8, !dbg !7225
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %_24, i64 128) #8, !dbg !7225
  br i1 %_22, label %bb20, label %bb27, !dbg !7225

bb16:                                             ; preds = %bb11
  store i64 3, ptr %0, align 8, !dbg !7226
  br label %bb62, !dbg !7227

bb27:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7229
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7230
  %_39 = load i16, ptr %9, align 8, !dbg !7230, !noundef !25
  %10 = load i64, ptr %_38, align 8, !dbg !7231
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE(i64 %10, i16 %_39) #8, !dbg !7231
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7232
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7170, metadata !DIExpression()), !dbg !7233
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE(i64 %addr) #8, !dbg !7234
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc_74f79559ac794d7ddbe9f6789bd0ee06) #8, !dbg !7235
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7236
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7172, metadata !DIExpression()), !dbg !7237
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_41) #8, !dbg !7238
  br i1 %_43, label %bb32, label %bb33, !dbg !7238

bb20:                                             ; preds = %bb17
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE(i64 %addr) #8, !dbg !7239
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc_3bc6ce6d73639fb10dc0fff7e4f5036a) #8, !dbg !7240
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7241
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7162, metadata !DIExpression()), !dbg !7242
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_26) #8, !dbg !7243
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h23e7933a800ededdE"(i64 %_29) #8, !dbg !7244
  store i64 %11, ptr %2, align 8, !dbg !7244
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7244
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E(i64 %addr) #8, !dbg !7245
  %offset = and i64 %_31, 1073741823, !dbg !7245
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7245
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7166, metadata !DIExpression()), !dbg !7246
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_26) #8, !dbg !7247
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7247
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7168, metadata !DIExpression()), !dbg !7248
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7249
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7250
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7250
  store i64 2, ptr %_33, align 8, !dbg !7250
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7251
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7251
  store i64 %offset, ptr %13, align 8, !dbg !7251
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7251
  store i64 %flags, ptr %14, align 8, !dbg !7251
  br label %bb62, !dbg !7227

bb33:                                             ; preds = %bb27
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_41) #8, !dbg !7252
  store i64 %15, ptr %_46, align 8, !dbg !7252
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %_46, i64 128) #8, !dbg !7252
  br i1 %_44, label %bb36, label %bb43, !dbg !7252

bb32:                                             ; preds = %bb27
  store i64 3, ptr %0, align 8, !dbg !7253
  br label %bb62, !dbg !7254

bb43:                                             ; preds = %bb33
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7256
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7257
  %_61 = load i16, ptr %16, align 8, !dbg !7257, !noundef !25
  %17 = load i64, ptr %_60, align 8, !dbg !7258
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9545e6f5fb2c4cc4E(i64 %17, i16 %_61) #8, !dbg !7258
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7259
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7182, metadata !DIExpression()), !dbg !7260
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17hd0ec189937a49d96E(i64 %addr) #8, !dbg !7261
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc_cb57162efb264f51503bfcc4762e6dd5) #8, !dbg !7262
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7263
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7184, metadata !DIExpression()), !dbg !7264
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %_63) #8, !dbg !7265
  br i1 %_65, label %bb48, label %bb49, !dbg !7265

bb36:                                             ; preds = %bb33
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE(i64 %addr) #8, !dbg !7266
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc_95da37d02c5de4915c7b700b83493d72) #8, !dbg !7267
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7268
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7174, metadata !DIExpression()), !dbg !7269
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_48) #8, !dbg !7270
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h04921bb94cdf87e6E"(i64 %_51) #8, !dbg !7271
  store i64 %18, ptr %1, align 8, !dbg !7271
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7271
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E(i64 %addr) #8, !dbg !7272
  %offset4 = and i64 %_53, 2097151, !dbg !7272
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7272
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7178, metadata !DIExpression()), !dbg !7273
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_48) #8, !dbg !7274
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7274
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7180, metadata !DIExpression()), !dbg !7275
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7276
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7277
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7277
  store i64 1, ptr %_55, align 8, !dbg !7277
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7278
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7278
  store i64 %offset4, ptr %20, align 8, !dbg !7278
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7278
  store i64 %flags6, ptr %21, align 8, !dbg !7278
  br label %bb62, !dbg !7254

bb49:                                             ; preds = %bb43
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_63) #8, !dbg !7279
  store i64 %22, ptr %_68, align 8, !dbg !7279
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %_68, i64 128) #8, !dbg !7279
  br i1 %_66, label %bb52, label %bb53, !dbg !7279

bb48:                                             ; preds = %bb43
  store i64 3, ptr %0, align 8, !dbg !7280
  br label %bb62, !dbg !7281

bb53:                                             ; preds = %bb49
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_63) #8, !dbg !7283
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf318ef2a9f68c5c6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7284
  %_72 = load i64, ptr %_70, align 8, !dbg !7284, !range !1860, !noundef !25
  %23 = icmp eq i64 %_72, 0, !dbg !7285
  br i1 %23, label %bb57, label %bb56, !dbg !7285

bb52:                                             ; preds = %bb49
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @alloc_aa3962a8c3b27ab7223cf1f939656dd1, i64 35, ptr align 8 @alloc_e7306704ecde77a3b68666ca399c777d) #9, !dbg !7286
  unreachable, !dbg !7286

bb57:                                             ; preds = %bb53
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7287
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7287
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h1ab50971adf59a49E(i64 %addr) #8, !dbg !7288
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hc7ad36767829b949E"(i16 %_76) #8, !dbg !7289
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7289
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7190, metadata !DIExpression()), !dbg !7290
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %_63) #8, !dbg !7291
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7291
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7192, metadata !DIExpression()), !dbg !7292
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7293
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7293
  store i64 0, ptr %_78, align 8, !dbg !7293
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7294
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7294
  store i64 %offset8, ptr %26, align 8, !dbg !7294
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7294
  store i64 %flags10, ptr %27, align 8, !dbg !7294
  br label %bb62, !dbg !7213

bb56:                                             ; preds = %bb53
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %_63) #8, !dbg !7295
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7296
  store i64 %_74, ptr %28, align 8, !dbg !7296
  store i64 4, ptr %0, align 8, !dbg !7296
  br label %bb62, !dbg !7281

bb6:                                              ; No predecessors!
  unreachable, !dbg !7297
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h1692e9b4a656c3ecE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7298 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7304, metadata !DIExpression()), !dbg !7306
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7305, metadata !DIExpression()), !dbg !7307
  %1 = load i8, ptr %self, align 1, !dbg !7308, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !7308
  %_3 = zext i1 %2 to i64, !dbg !7308
  %3 = icmp eq i64 %_3, 0, !dbg !7309
  br i1 %3, label %bb3, label %bb1, !dbg !7309

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_b94af50a7a28aa2c31ad841ef89794a1, i64 1) #8, !dbg !7310
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_4) #8, !dbg !7310
  %5 = zext i1 %4 to i8, !dbg !7310
  store i8 %5, ptr %0, align 1, !dbg !7310
  br label %bb6, !dbg !7310

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE(ptr sret(%"core::fmt::Arguments<'_>") %_6, ptr align 8 @alloc_07a2bee958e26c1662e05027929cc0c4, i64 1) #8, !dbg !7311
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_6) #8, !dbg !7311
  %7 = zext i1 %6 to i8, !dbg !7311
  store i8 %7, ptr %0, align 1, !dbg !7311
  br label %bb6, !dbg !7311

bb2:                                              ; No predecessors!
  unreachable, !dbg !7308

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7312, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !7312
  ret i1 %9, !dbg !7312
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h433d2c60ad634851E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7313 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7317, metadata !DIExpression()), !dbg !7319
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7318, metadata !DIExpression()), !dbg !7320
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7321
  %4 = load i64, ptr %2, align 8, !dbg !7321
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h3d86b32c18934792E(i64 %4, i16 %recursive_index) #8, !dbg !7321
  store i64 %5, ptr %1, align 8, !dbg !7321
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7321
  %6 = load i64, ptr %_4, align 8, !dbg !7321
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %6) #8, !dbg !7321
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %_3) #8, !dbg !7321
  ret ptr %7, !dbg !7322
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7323 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7327, metadata !DIExpression()), !dbg !7329
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7328, metadata !DIExpression()), !dbg !7330
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7331
  %4 = load i64, ptr %2, align 8, !dbg !7331
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h25b038d4b89ca6eaE(i64 %4, i16 %recursive_index) #8, !dbg !7331
  store i64 %5, ptr %1, align 8, !dbg !7331
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7331
  %6 = load i64, ptr %_4, align 8, !dbg !7331
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %6) #8, !dbg !7331
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %_3) #8, !dbg !7331
  ret ptr %7, !dbg !7332
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdd448688505c20e2E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7333 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7337, metadata !DIExpression()), !dbg !7339
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7338, metadata !DIExpression()), !dbg !7340
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7341
  %4 = load i64, ptr %2, align 8, !dbg !7341
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17he5cc973ab751ee53E(i64 %4, i16 %recursive_index) #8, !dbg !7341
  store i64 %5, ptr %1, align 8, !dbg !7341
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7341
  %6 = load i64, ptr %_4, align 8, !dbg !7341
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %6) #8, !dbg !7341
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %_3) #8, !dbg !7341
  ret ptr %7, !dbg !7342
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h25b038d4b89ca6eaE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7343 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7347, metadata !DIExpression()), !dbg !7349
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7348, metadata !DIExpression()), !dbg !7350
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7351
  %5 = load i64, ptr %2, align 8, !dbg !7351
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %5) #8, !dbg !7351
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7352
  store i64 %6, ptr %1, align 8, !dbg !7352
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7352
  %7 = load i64, ptr %3, align 8, !dbg !7353
  ret i64 %7, !dbg !7353
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h3d86b32c18934792E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7354 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7358, metadata !DIExpression()), !dbg !7360
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7359, metadata !DIExpression()), !dbg !7361
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7362
  %5 = load i64, ptr %2, align 8, !dbg !7362
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %5) #8, !dbg !7362
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7363
  store i64 %6, ptr %1, align 8, !dbg !7363
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7363
  %7 = load i64, ptr %3, align 8, !dbg !7364
  ret i64 %7, !dbg !7364
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17he5cc973ab751ee53E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7365 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7369, metadata !DIExpression()), !dbg !7371
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7370, metadata !DIExpression()), !dbg !7372
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7373
  %5 = load i64, ptr %2, align 8, !dbg !7373
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E"(i64 %5) #8, !dbg !7373
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7374
  store i64 %6, ptr %1, align 8, !dbg !7374
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7374
  %7 = load i64, ptr %3, align 8, !dbg !7375
  ret i64 %7, !dbg !7375
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7376 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7378, metadata !DIExpression()), !dbg !7380
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7379, metadata !DIExpression()), !dbg !7381
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7382
  %4 = load i64, ptr %2, align 8, !dbg !7382
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hb24174c5807431e7E(i64 %4, i16 %recursive_index) #8, !dbg !7382
  store i64 %5, ptr %1, align 8, !dbg !7382
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7382
  %6 = load i64, ptr %_4, align 8, !dbg !7382
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %6) #8, !dbg !7382
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %_3) #8, !dbg !7382
  ret ptr %7, !dbg !7383
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h6addf113bc1d7e1cE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7384 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7386, metadata !DIExpression()), !dbg !7388
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7387, metadata !DIExpression()), !dbg !7389
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7390
  %4 = load i64, ptr %2, align 8, !dbg !7390
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h600aa94c708c30cbE(i64 %4, i16 %recursive_index) #8, !dbg !7390
  store i64 %5, ptr %1, align 8, !dbg !7390
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7390
  %6 = load i64, ptr %_4, align 8, !dbg !7390
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %6) #8, !dbg !7390
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %_3) #8, !dbg !7390
  ret ptr %7, !dbg !7391
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h600aa94c708c30cbE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7392 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7394, metadata !DIExpression()), !dbg !7396
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7395, metadata !DIExpression()), !dbg !7397
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7398
  %6 = load i64, ptr %3, align 8, !dbg !7398
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %6) #8, !dbg !7398
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7399
  %7 = load i64, ptr %2, align 8, !dbg !7399
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E"(i64 %7) #8, !dbg !7399
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7400
  store i64 %8, ptr %1, align 8, !dbg !7400
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7400
  %9 = load i64, ptr %4, align 8, !dbg !7401
  ret i64 %9, !dbg !7401
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hb24174c5807431e7E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7402 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7404, metadata !DIExpression()), !dbg !7406
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7405, metadata !DIExpression()), !dbg !7407
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7408
  %6 = load i64, ptr %3, align 8, !dbg !7408
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %6) #8, !dbg !7408
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7409
  %7 = load i64, ptr %2, align 8, !dbg !7409
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %7) #8, !dbg !7409
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7410
  store i64 %8, ptr %1, align 8, !dbg !7410
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7410
  %9 = load i64, ptr %4, align 8, !dbg !7411
  ret i64 %9, !dbg !7411
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9545e6f5fb2c4cc4E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7412 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7414, metadata !DIExpression()), !dbg !7416
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7415, metadata !DIExpression()), !dbg !7417
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7418
  %4 = load i64, ptr %2, align 8, !dbg !7418
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h78b36149603a5ceeE(i64 %4, i16 %recursive_index) #8, !dbg !7418
  store i64 %5, ptr %1, align 8, !dbg !7418
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7418
  %6 = load i64, ptr %_4, align 8, !dbg !7418
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %6) #8, !dbg !7418
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E(i64 %_3) #8, !dbg !7418
  ret ptr %7, !dbg !7419
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h78b36149603a5ceeE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7420 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7422, metadata !DIExpression()), !dbg !7424
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7423, metadata !DIExpression()), !dbg !7425
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7426
  %7 = load i64, ptr %4, align 8, !dbg !7426
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %7) #8, !dbg !7426
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7427
  %8 = load i64, ptr %3, align 8, !dbg !7427
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %8) #8, !dbg !7427
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7428
  %9 = load i64, ptr %2, align 8, !dbg !7428
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E"(i64 %9) #8, !dbg !7428
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7429
  store i64 %10, ptr %1, align 8, !dbg !7429
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7429
  %11 = load i64, ptr %5, align 8, !dbg !7430
  ret i64 %11, !dbg !7430
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h90474ad072b09a36E(ptr align 8 %self) unnamed_addr #1 !dbg !7431 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7437, metadata !DIExpression()), !dbg !7444
  %_2 = load i64, ptr %self, align 8, !dbg !7445, !range !929, !noundef !25
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7446

bb2:                                              ; preds = %start
  unreachable, !dbg !7445

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7447
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7447
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7438, metadata !DIExpression()), !dbg !7448
  %1 = load i64, ptr %frame3, align 8, !dbg !7449, !noundef !25
  store i64 %1, ptr %0, align 8, !dbg !7449
  br label %bb5, !dbg !7450

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7451
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7451
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7440, metadata !DIExpression()), !dbg !7452
  %2 = load i64, ptr %frame1, align 8, !dbg !7453, !noundef !25
  store i64 %2, ptr %0, align 8, !dbg !7453
  br label %bb5, !dbg !7454

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7455
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7455
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7442, metadata !DIExpression()), !dbg !7456
  %3 = load i64, ptr %frame, align 8, !dbg !7457, !noundef !25
  store i64 %3, ptr %0, align 8, !dbg !7457
  br label %bb5, !dbg !7458

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7459, !noundef !25
  ret i64 %4, !dbg !7459
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hec113468df913ae4E(ptr align 8 %self) unnamed_addr #1 !dbg !7460 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7465, metadata !DIExpression()), !dbg !7466
  %_2 = load i64, ptr %self, align 8, !dbg !7467, !range !929, !noundef !25
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7468

bb2:                                              ; preds = %start
  unreachable, !dbg !7467

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7469
  br label %bb5, !dbg !7469

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7470
  br label %bb5, !dbg !7470

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7471
  br label %bb5, !dbg !7471

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7472, !noundef !25
  ret i64 %1, !dbg !7472
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b390340c03752c6E"(i64 %0) unnamed_addr #0 !dbg !7473 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7478, metadata !DIExpression()), !dbg !7479
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7480
  %3 = load i64, ptr %1, align 8, !dbg !7481
  ret i64 %3, !dbg !7481
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hd1fee4b901b31575E"(i64 %0) unnamed_addr #0 !dbg !7482 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7487, metadata !DIExpression()), !dbg !7488
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7489
  %3 = load i64, ptr %1, align 8, !dbg !7490
  ret i64 %3, !dbg !7490
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hf3a8e0a89d4e7291E"(i64 %0) unnamed_addr #0 !dbg !7491 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7496, metadata !DIExpression()), !dbg !7497
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7498
  %3 = load i64, ptr %1, align 8, !dbg !7499
  ret i64 %3, !dbg !7499
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E() unnamed_addr #0 !dbg !7500 {
start:
  ret void, !dbg !7502
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h40968717881e6478E"(i64 %address) unnamed_addr #0 !dbg !7503 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7509, metadata !DIExpression()), !dbg !7510
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17hcc9d8f9792bc8b72E(i64 %address, i64 4096) #8, !dbg !7511
  store i64 %_2, ptr %0, align 8, !dbg !7512
  %1 = load i64, ptr %0, align 8, !dbg !7513
  ret i64 %1, !dbg !7513
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7514 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7519, metadata !DIExpression()), !dbg !7525
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7520, metadata !DIExpression()), !dbg !7526
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7521, metadata !DIExpression()), !dbg !7527
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7522, metadata !DIExpression()), !dbg !7528
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7523, metadata !DIExpression()), !dbg !7529
  store i64 0, ptr %addr, align 8, !dbg !7530
  store i64 39, ptr %_8, align 8, !dbg !7531
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7531
  store i64 48, ptr %2, align 8, !dbg !7531
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hea09d32e8bb1f00bE"(i16 %p4_index) #8, !dbg !7532
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7533
  %4 = load i64, ptr %3, align 8, !dbg !7533, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7533
  %6 = load i64, ptr %5, align 8, !dbg !7533, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9) #8, !dbg !7533
  store i64 30, ptr %_12, align 8, !dbg !7534
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7534
  store i64 39, ptr %7, align 8, !dbg !7534
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hea09d32e8bb1f00bE"(i16 %p3_index) #8, !dbg !7535
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7536
  %9 = load i64, ptr %8, align 8, !dbg !7536, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7536
  %11 = load i64, ptr %10, align 8, !dbg !7536, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13) #8, !dbg !7536
  store i64 21, ptr %_16, align 8, !dbg !7537
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7537
  store i64 30, ptr %12, align 8, !dbg !7537
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hea09d32e8bb1f00bE"(i16 %p2_index) #8, !dbg !7538
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7539
  %14 = load i64, ptr %13, align 8, !dbg !7539, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7539
  %16 = load i64, ptr %15, align 8, !dbg !7539, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17) #8, !dbg !7539
  store i64 12, ptr %_20, align 8, !dbg !7540
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7540
  store i64 21, ptr %17, align 8, !dbg !7540
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hea09d32e8bb1f00bE"(i16 %p1_index) #8, !dbg !7541
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7542
  %19 = load i64, ptr %18, align 8, !dbg !7542, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7542
  %21 = load i64, ptr %20, align 8, !dbg !7542, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21) #8, !dbg !7542
  %_23 = load i64, ptr %addr, align 8, !dbg !7543, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E(i64 %_23) #8, !dbg !7544
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h40968717881e6478E"(i64 %_22) #8, !dbg !7545
  store i64 %22, ptr %0, align 8, !dbg !7545
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7545
  %23 = load i64, ptr %1, align 8, !dbg !7546
  ret i64 %23, !dbg !7546
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE(i64 %0) unnamed_addr #0 !dbg !7547 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7552, metadata !DIExpression()), !dbg !7553
  %_2 = load i64, ptr %self, align 8, !dbg !7554, !noundef !25
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17hd0ec189937a49d96E(i64 %_2) #8, !dbg !7554
  ret i16 %2, !dbg !7555
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h638465fdc937a6e5E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7556 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7562, metadata !DIExpression()), !dbg !7564
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7563, metadata !DIExpression()), !dbg !7565
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_9adaaeda530e60a914b4b1a812b64ee9, i64 1) #8, !dbg !7566
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8 %f, ptr %_3) #8, !dbg !7566
  ret i1 %0, !dbg !7567
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E(ptr align 8 %self) unnamed_addr #0 !dbg !7568 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7574, metadata !DIExpression()), !dbg !7575
  %_2 = load i64, ptr %self, align 8, !dbg !7576, !noundef !25
  %0 = icmp eq i64 %_2, 0, !dbg !7576
  ret i1 %0, !dbg !7577
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h2578009f8653997dE(ptr align 8 %self) unnamed_addr #0 !dbg !7578 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7583, metadata !DIExpression()), !dbg !7584
  store i64 0, ptr %self, align 8, !dbg !7585
  ret void, !dbg !7586
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %self) unnamed_addr #0 !dbg !7587 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7592, metadata !DIExpression()), !dbg !7593
  %_2 = load i64, ptr %self, align 8, !dbg !7594, !noundef !25
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h782567e72b26b3deE(i64 %_2) #8, !dbg !7595
  ret i64 %0, !dbg !7596
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %self) unnamed_addr #0 !dbg !7597 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7602, metadata !DIExpression()), !dbg !7603
  %_3 = load i64, ptr %self, align 8, !dbg !7604, !noundef !25
  %_2 = and i64 %_3, 4503599627366400, !dbg !7604
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17h51017f165fe68b94E(i64 %_2) #8, !dbg !7605
  ret i64 %0, !dbg !7606
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7607 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca i8, align 1
  %_9 = alloca i64, align 8
  %_6 = alloca i8, align 1
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7612, metadata !DIExpression()), !dbg !7613
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %self) #8, !dbg !7614
  store i64 %2, ptr %_5, align 8, !dbg !7614
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %_5, i64 1) #8, !dbg !7614
  %_2 = xor i1 %_3, true, !dbg !7615
  br i1 %_2, label %bb3, label %bb4, !dbg !7615

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %self) #8, !dbg !7616
  store i64 %3, ptr %_9, align 8, !dbg !7616
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %_9, i64 128) #8, !dbg !7616
  br i1 %_7, label %bb7, label %bb8, !dbg !7616

bb3:                                              ; preds = %start
  store i8 0, ptr %_6, align 1, !dbg !7617
  %4 = load i8, ptr %_6, align 1, !dbg !7618, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !7618
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7618
  %7 = zext i1 %5 to i8, !dbg !7618
  store i8 %7, ptr %6, align 1, !dbg !7618
  store i8 1, ptr %0, align 8, !dbg !7618
  br label %bb11, !dbg !7619

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7620

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %self) #8, !dbg !7621
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %8 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h861502cedc446b2bE"(i64 %_12) #8, !dbg !7622
  store i64 %8, ptr %1, align 8, !dbg !7622
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7622
  %9 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7623
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %_11, i64 8, i1 false), !dbg !7623
  store i8 0, ptr %0, align 8, !dbg !7623
  br label %bb11, !dbg !7624

bb7:                                              ; preds = %bb4
  store i8 1, ptr %_10, align 1, !dbg !7625
  %10 = load i8, ptr %_10, align 1, !dbg !7626, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !7626
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7626
  %13 = zext i1 %11 to i8, !dbg !7626
  store i8 %13, ptr %12, align 1, !dbg !7626
  store i8 1, ptr %0, align 8, !dbg !7626
  br label %bb11, !dbg !7624
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7632, metadata !DIExpression()), !dbg !7634
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7633, metadata !DIExpression()), !dbg !7635
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %self) #8, !dbg !7636
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E(i64 %_4) #8, !dbg !7636
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17he3334099e12453ddE(ptr align 8 %flags) #8, !dbg !7637
  %1 = or i64 %_3, %_6, !dbg !7638
  store i64 %1, ptr %self, align 8, !dbg !7638
  ret void, !dbg !7639
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h4f8a6e74a098cadeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7640 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7645, metadata !DIExpression()), !dbg !7649
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7646, metadata !DIExpression()), !dbg !7650
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7647, metadata !DIExpression()), !dbg !7651
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc_e637f9181b11d437b46a3b229f90ff2d, i64 14) #8, !dbg !7652
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E(ptr align 8 %self) #8, !dbg !7653
  store i64 %0, ptr %_10, align 8, !dbg !7653
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %f1, ptr align 1 @alloc_54a7bb754f73cc19a80f411dbaeede2b, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7654
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E(ptr align 8 %self) #8, !dbg !7655
  store i64 %1, ptr %_16, align 8, !dbg !7655
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8 %f1, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7656
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8 %f1) #8, !dbg !7657
  ret i1 %2, !dbg !7658
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h3d1aadb501203e0aE(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7659 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7663
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7663
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7664
  ret void, !dbg !7665
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7666 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7671, metadata !DIExpression()), !dbg !7673
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7672, metadata !DIExpression()), !dbg !7674
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8b386cc486eaaaa5E"(i16 %index) #8, !dbg !7675
  %_5 = icmp ult i64 %_3, 512, !dbg !7676
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7676
  br i1 %1, label %bb2, label %panic, !dbg !7676

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7677
  ret ptr %2, !dbg !7678

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h19f02e7819179f59E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7676
  unreachable, !dbg !7676
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7679 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7684, metadata !DIExpression()), !dbg !7686
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7685, metadata !DIExpression()), !dbg !7687
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8b386cc486eaaaa5E"(i16 %index) #8, !dbg !7688
  %_5 = icmp ult i64 %_3, 512, !dbg !7689
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7689
  br i1 %1, label %bb2, label %panic, !dbg !7689

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7690
  ret ptr %2, !dbg !7691

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h19f02e7819179f59E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7689
  unreachable, !dbg !7689
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hb5fcc9a4ab89c12eE"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7692 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h3d1aadb501203e0aE(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7694
  ret void, !dbg !7695
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h538243fc4fc91727E"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7696 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7701, metadata !DIExpression()), !dbg !7703
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7702, metadata !DIExpression()), !dbg !7704
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hd011a58d37b3f3fcE"(ptr align 8 %self, ptr align 8 @alloc_323efa96658456ae93519ffa98d2fb0f) #8, !dbg !7705
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7705
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7705
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h046df36afc741411E"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7705
  ret i1 %1, !dbg !7706
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E(i16 %index) unnamed_addr #0 !dbg !7707 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7712, metadata !DIExpression()), !dbg !7713
  %_2 = urem i16 %index, 512, !dbg !7714
  store i16 %_2, ptr %0, align 2, !dbg !7715
  %1 = load i16, ptr %0, align 2, !dbg !7716, !noundef !25
  ret i16 %1, !dbg !7716
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hea09d32e8bb1f00bE"(i16 %index) unnamed_addr #0 !dbg !7717 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7722, metadata !DIExpression()), !dbg !7723
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4892, metadata !DIExpression()), !dbg !7724
  %0 = zext i16 %index to i64, !dbg !7726
  ret i64 %0, !dbg !7727
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8b386cc486eaaaa5E"(i16 %index) unnamed_addr #0 !dbg !7728 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7733, metadata !DIExpression()), !dbg !7734
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7735, metadata !DIExpression()), !dbg !7741
  %0 = zext i16 %index to i64, !dbg !7743
  ret i64 %0, !dbg !7744
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h6c023d7956c99e39E(i16 %offset) unnamed_addr #0 !dbg !7745 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7750, metadata !DIExpression()), !dbg !7751
  %_2 = urem i16 %offset, 4096, !dbg !7752
  store i16 %_2, ptr %0, align 2, !dbg !7753
  %1 = load i16, ptr %0, align 2, !dbg !7754, !noundef !25
  ret i16 %1, !dbg !7754
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hc7ad36767829b949E"(i16 %offset) unnamed_addr #0 !dbg !7755 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7760, metadata !DIExpression()), !dbg !7761
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4892, metadata !DIExpression()), !dbg !7762
  %0 = zext i16 %offset to i64, !dbg !7764
  ret i64 %0, !dbg !7765
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h579bf5ef3ebcf420E(i8 %0) unnamed_addr #1 !dbg !7766 {
start:
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7784, metadata !DIExpression()), !dbg !7785
  %2 = load i8, ptr %self, align 1, !dbg !7786, !range !7787, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !7786
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7788

bb2:                                              ; preds = %start
  unreachable, !dbg !7786

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7789
  br label %bb6, !dbg !7789

bb5:                                              ; preds = %start
  store i8 1, ptr %_5, align 1, !dbg !7790
  %3 = load i8, ptr %_5, align 1, !dbg !7791, !range !7787, !noundef !25
  store i8 %3, ptr %1, align 1, !dbg !7791
  br label %bb6, !dbg !7792

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !7793
  %4 = load i8, ptr %_4, align 1, !dbg !7794, !range !7787, !noundef !25
  store i8 %4, ptr %1, align 1, !dbg !7794
  br label %bb6, !dbg !7795

bb3:                                              ; preds = %start
  store i8 3, ptr %_3, align 1, !dbg !7796
  %5 = load i8, ptr %_3, align 1, !dbg !7797, !range !7787, !noundef !25
  store i8 %5, ptr %1, align 1, !dbg !7797
  br label %bb6, !dbg !7798

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %6 = load i8, ptr %1, align 1, !dbg !7799, !range !2969, !noundef !25
  ret i8 %6, !dbg !7799
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hb1b4a35a52ed71dbE(i8 %0) unnamed_addr #1 !dbg !7800 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7805, metadata !DIExpression()), !dbg !7806
  %1 = load i8, ptr %self, align 1, !dbg !7807, !range !7787, !noundef !25
  %_5 = zext i8 %1 to i64, !dbg !7807
  %_6 = trunc i64 %_5 to i8, !dbg !7807
  %_7 = icmp uge i8 %_6, 1, !dbg !7807
  %_8 = icmp ule i8 %_6, 4, !dbg !7807
  %_9 = and i1 %_7, %_8, !dbg !7807
  call void @llvm.assume(i1 %_9), !dbg !7807
  %_4 = trunc i64 %_5 to i8, !dbg !7807
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7807
  %_10.0 = extractvalue { i8, i1 } %2, 0, !dbg !7807
  %_10.1 = extractvalue { i8, i1 } %2, 1, !dbg !7807
  %3 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7807
  br i1 %3, label %panic, label %bb1, !dbg !7807

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7808
  %_11.0 = extractvalue { i8, i1 } %4, 0, !dbg !7808
  %_11.1 = extractvalue { i8, i1 } %4, 1, !dbg !7808
  %5 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7808
  br i1 %5, label %panic1, label %bb2, !dbg !7808

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_650203527b15c64a4f753ab85d5e73c4) #9, !dbg !7807
  unreachable, !dbg !7807

bb2:                                              ; preds = %bb1
  %_12 = icmp ult i8 %_11.0, 64, !dbg !7809
  %6 = call i1 @llvm.expect.i1(i1 %_12, i1 true), !dbg !7809
  br i1 %6, label %bb3, label %panic2, !dbg !7809

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_cf562a9d5b72243d076045b937719af5) #9, !dbg !7808
  unreachable, !dbg !7808

bb3:                                              ; preds = %bb2
  %7 = zext i8 %_11.0 to i64, !dbg !7809
  %8 = and i64 %7, 63, !dbg !7809
  %9 = shl i64 1, %8, !dbg !7809
  ret i64 %9, !dbg !7810

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_62dee01d13712bc34b376dfcbf090a7a) #9, !dbg !7809
  unreachable, !dbg !7809
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h2adf4bfcc09593bbE(i8 %0) unnamed_addr #1 !dbg !7811 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7814, metadata !DIExpression()), !dbg !7815
  %1 = load i8, ptr %self, align 1, !dbg !7816, !range !7787, !noundef !25
  %_6 = zext i8 %1 to i64, !dbg !7816
  %_7 = trunc i64 %_6 to i8, !dbg !7816
  %_8 = icmp uge i8 %_7, 1, !dbg !7816
  %_9 = icmp ule i8 %_7, 4, !dbg !7816
  %_10 = and i1 %_8, %_9, !dbg !7816
  call void @llvm.assume(i1 %_10), !dbg !7816
  %_5 = trunc i64 %_6 to i8, !dbg !7816
  %_11.0 = sub i8 %_5, 1, !dbg !7817
  %_11.1 = icmp ult i8 %_5, 1, !dbg !7817
  %2 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7817
  br i1 %2, label %panic, label %bb1, !dbg !7817

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_11.0, i8 9), !dbg !7818
  %_12.0 = extractvalue { i8, i1 } %3, 0, !dbg !7818
  %_12.1 = extractvalue { i8, i1 } %3, 1, !dbg !7818
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !7818
  br i1 %4, label %panic1, label %bb2, !dbg !7818

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4) #9, !dbg !7817
  unreachable, !dbg !7817

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_12.0, i8 12), !dbg !7819
  %_13.0 = extractvalue { i8, i1 } %5, 0, !dbg !7819
  %_13.1 = extractvalue { i8, i1 } %5, 1, !dbg !7819
  %6 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !7819
  br i1 %6, label %panic2, label %bb3, !dbg !7819

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ab4ab28bf2d8b2394bee482a63379ea3) #9, !dbg !7818
  unreachable, !dbg !7818

bb3:                                              ; preds = %bb2
  %_14 = icmp ult i8 %_13.0, 64, !dbg !7820
  %7 = call i1 @llvm.expect.i1(i1 %_14, i1 true), !dbg !7820
  br i1 %7, label %bb4, label %panic3, !dbg !7820

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_fa8ce10a02406d536f81a6d1a34f5dae) #9, !dbg !7819
  unreachable, !dbg !7819

bb4:                                              ; preds = %bb3
  %8 = zext i8 %_13.0 to i64, !dbg !7820
  %9 = and i64 %8, 63, !dbg !7820
  %10 = shl i64 1, %9, !dbg !7820
  ret i64 %10, !dbg !7821

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_ea811f8279ca741649d285690a060206) #9, !dbg !7820
  unreachable, !dbg !7820
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hdc040d8e904a5148E(i16 %value) unnamed_addr #0 !dbg !7822 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %1 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7827, metadata !DIExpression()), !dbg !7830
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7828, metadata !DIExpression()), !dbg !7831
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7832

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7833
  store ptr %i, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !7834, metadata !DIExpression()), !dbg !7838
  store ptr %i, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5632, metadata !DIExpression()), !dbg !7840
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h4073bb4df4923286E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5639, metadata !DIExpression()), !dbg !7842
  store ptr %i, ptr %0, align 8, !dbg !7843
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !7843
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h4073bb4df4923286E", ptr %2, align 8, !dbg !7843
  %3 = load ptr, ptr %0, align 8, !dbg !7844, !nonnull !25, !align !4372, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !7844
  %5 = load ptr, ptr %4, align 8, !dbg !7844, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !7844
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !7844
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !7845
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !7845
  %_9.0 = extractvalue { ptr, ptr } %7, 0, !dbg !7846
  %_9.1 = extractvalue { ptr, ptr } %7, 1, !dbg !7846
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7846
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !7846
  store ptr %_9.0, ptr %11, align 8, !dbg !7846
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !7846
  store ptr %_9.1, ptr %12, align 8, !dbg !7846
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h302db6e75606da46E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_a80c07b965f7afb785a543a0ed99a28d, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7846
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h2c59f66d276f88adE(ptr %_4, ptr align 8 @alloc_394c49cb3b968ab3294627bd400b6bcd) #9, !dbg !7846
  unreachable, !dbg !7846

bb2:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7847
  br label %bb8, !dbg !7847

bb3:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !7848
  br label %bb8, !dbg !7848

bb4:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !7849
  br label %bb8, !dbg !7849

bb5:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !7850
  br label %bb8, !dbg !7850

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %13 = load i8, ptr %1, align 1, !dbg !7851, !range !2973, !noundef !25
  ret i8 %13, !dbg !7851
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9cb5285a7f56c358E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7852 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7857, metadata !DIExpression()), !dbg !7859
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7858, metadata !DIExpression()), !dbg !7859
  %_3 = load i64, ptr %self, align 8, !dbg !7860, !noundef !25
  %_4 = load i64, ptr %other, align 8, !dbg !7860, !noundef !25
  %0 = icmp eq i64 %_3, %_4, !dbg !7860
  ret i1 %0, !dbg !7861
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h61852a943c2859e1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7862 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7873, metadata !DIExpression()), !dbg !7875
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7874, metadata !DIExpression()), !dbg !7875
  store ptr %self, ptr %_6, align 8, !dbg !7876
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_7dbf889c4646f27498b04e74a893bfc9, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7875
  ret i1 %0, !dbg !7877
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h8638b38cc34015fcE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7878 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7887, metadata !DIExpression()), !dbg !7889
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7888, metadata !DIExpression()), !dbg !7889
  store ptr %self, ptr %_6, align 8, !dbg !7890
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_80c09ca433ea81d6b3a0264c44de55ca, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7889
  ret i1 %0, !dbg !7891
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a5f54c578d0a84bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7892 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7901, metadata !DIExpression()), !dbg !7903
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7902, metadata !DIExpression()), !dbg !7903
  store ptr %self, ptr %_6, align 8, !dbg !7904
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_b457e14e532e5df6d1dd610fea8f93c5, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7903
  ret i1 %0, !dbg !7905
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h36678cd6d5a18900E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7906 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7917, metadata !DIExpression()), !dbg !7919
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7918, metadata !DIExpression()), !dbg !7919
  store ptr %self, ptr %_6, align 8, !dbg !7920
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_8414242f6e692d2a9968f50684dee321, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7919
  ret i1 %0, !dbg !7921
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17ha1ea004051b6c5f7E"() unnamed_addr #1 !dbg !7922 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7926, metadata !DIExpression()), !dbg !7928
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7929, !srcloc !7930
  store i16 %1, ptr %segment, align 2, !dbg !7929
  %_2 = load i16, ptr %segment, align 2, !dbg !7931, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7932
  %2 = load i16, ptr %0, align 2, !dbg !7933, !noundef !25
  ret i16 %2, !dbg !7933
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h27f1ba13e9937e3bE"(i16 %sel) unnamed_addr #1 !dbg !7934 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7937, metadata !DIExpression()), !dbg !7938
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7939, !srcloc !7940
  ret void, !dbg !7941
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h017c8175097f6f48E"() unnamed_addr #1 !dbg !7942 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7944, metadata !DIExpression()), !dbg !7946
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7947, !srcloc !7930
  store i16 %1, ptr %segment, align 2, !dbg !7947
  %_2 = load i16, ptr %segment, align 2, !dbg !7948, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7949
  %2 = load i16, ptr %0, align 2, !dbg !7950, !noundef !25
  ret i16 %2, !dbg !7950
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17hd003f39b39628755E"(i16 %sel) unnamed_addr #1 !dbg !7951 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7954, metadata !DIExpression()), !dbg !7955
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7956, !srcloc !7940
  ret void, !dbg !7957
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h6f6fb86e977f01a9E"() unnamed_addr #1 !dbg !7958 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7960, metadata !DIExpression()), !dbg !7962
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7963, !srcloc !7930
  store i16 %1, ptr %segment, align 2, !dbg !7963
  %_2 = load i16, ptr %segment, align 2, !dbg !7964, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7965
  %2 = load i16, ptr %0, align 2, !dbg !7966, !noundef !25
  ret i16 %2, !dbg !7966
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h8ceba3af9671232eE"(i16 %sel) unnamed_addr #1 !dbg !7967 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7970, metadata !DIExpression()), !dbg !7971
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7972, !srcloc !7940
  ret void, !dbg !7973
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hbd65e2fa480042e9E"() unnamed_addr #1 !dbg !7974 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7976, metadata !DIExpression()), !dbg !7978
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !7979, !srcloc !7930
  store i16 %1, ptr %segment, align 2, !dbg !7979
  %_2 = load i16, ptr %segment, align 2, !dbg !7980, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7981
  %2 = load i16, ptr %0, align 2, !dbg !7982, !noundef !25
  ret i16 %2, !dbg !7982
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hb95e2f699e0500f1E"(i16 %sel) unnamed_addr #1 !dbg !7983 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7986, metadata !DIExpression()), !dbg !7987
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7988, !srcloc !7940
  ret void, !dbg !7989
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17he698e0eeb73c8e4dE"() unnamed_addr #1 !dbg !7990 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7992, metadata !DIExpression()), !dbg !7994
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !7995, !srcloc !7930
  store i16 %1, ptr %segment, align 2, !dbg !7995
  %_2 = load i16, ptr %segment, align 2, !dbg !7996, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7997
  %2 = load i16, ptr %0, align 2, !dbg !7998, !noundef !25
  ret i16 %2, !dbg !7998
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hc9adc4ec34083fd7E"() unnamed_addr #1 !dbg !7999 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8004, metadata !DIExpression()), !dbg !8006
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !8007, !srcloc !8008
  store i64 %0, ptr %val, align 8, !dbg !8007
  %_2 = load i64, ptr %val, align 8, !dbg !8009, !noundef !25
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h18435c708e932117E(i64 %_2) #8, !dbg !8010
  ret i64 %1, !dbg !8011
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h77d39d62f19cc0a0E"(i64 %base) unnamed_addr #1 !dbg !8012 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8016, metadata !DIExpression()), !dbg !8017
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E(i64 %base) #8, !dbg !8018
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8019, !srcloc !8020
  ret void, !dbg !8021
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h5ec9ccefccc302f9E"(i16 %sel) unnamed_addr #1 !dbg !8022 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !8025, metadata !DIExpression()), !dbg !8026
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !8027, !srcloc !7940
  ret void, !dbg !8028
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17hea11ed5a41a5e515E"() unnamed_addr #1 !dbg !8029 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8031, metadata !DIExpression()), !dbg !8033
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !8034, !srcloc !7930
  store i16 %1, ptr %segment, align 2, !dbg !8034
  %_2 = load i16, ptr %segment, align 2, !dbg !8035, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !8036
  %2 = load i16, ptr %0, align 2, !dbg !8037, !noundef !25
  ret i16 %2, !dbg !8037
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h408db43ae49b7a3cE"() unnamed_addr #1 !dbg !8038 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8041, metadata !DIExpression()), !dbg !8043
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !8044, !srcloc !8008
  store i64 %0, ptr %val, align 8, !dbg !8044
  %_2 = load i64, ptr %val, align 8, !dbg !8045, !noundef !25
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h18435c708e932117E(i64 %_2) #8, !dbg !8046
  ret i64 %1, !dbg !8047
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h5cb1f621423656cbE"(i64 %base) unnamed_addr #1 !dbg !8048 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8050, metadata !DIExpression()), !dbg !8051
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E(i64 %base) #8, !dbg !8052
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8053, !srcloc !8020
  ret void, !dbg !8054
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17hb1f50cac8590758fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8055 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8079, metadata !DIExpression()), !dbg !8086
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8080, metadata !DIExpression()), !dbg !8086
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8083, metadata !DIExpression()), !dbg !8087
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8084, metadata !DIExpression()), !dbg !8088
  %1 = load i16, ptr %self, align 8, !dbg !8086, !range !8089, !noundef !25
  %_3 = zext i16 %1 to i64, !dbg !8086
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8086

bb2:                                              ; preds = %start
  unreachable, !dbg !8086

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8090
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8090
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8081, metadata !DIExpression()), !dbg !8091
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8092
  store ptr %2, ptr %__self_1, align 8, !dbg !8092
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h79b7fcf72ffd84f0E(ptr align 8 %f, ptr align 1 @alloc_e586c157db65a89a65447732bfda5e04, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8093
  %4 = zext i1 %3 to i8, !dbg !8093
  store i8 %4, ptr %0, align 1, !dbg !8093
  br label %bb6, !dbg !8093

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8094
  store ptr %5, ptr %__self_0, align 8, !dbg !8094
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_036f2d6762fc914bd663145cc8efae12, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8095
  %7 = zext i1 %6 to i8, !dbg !8095
  store i8 %7, ptr %0, align 1, !dbg !8095
  br label %bb6, !dbg !8095

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c35a81c35ed8801894f4dd4be694cdd4, i64 3) #8, !dbg !8086
  %9 = zext i1 %8 to i8, !dbg !8086
  store i8 %9, ptr %0, align 1, !dbg !8086
  br label %bb6, !dbg !8086

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4d5c031864f12060c5e19e58d795833f, i64 15) #8, !dbg !8086
  %11 = zext i1 %10 to i8, !dbg !8086
  store i8 %11, ptr %0, align 1, !dbg !8086
  br label %bb6, !dbg !8086

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8096, !range !1562, !noundef !25
  %13 = trunc i8 %12 to i1, !dbg !8096
  ret i1 %13, !dbg !8096
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3453fc2218a1768E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8097 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8107, metadata !DIExpression()), !dbg !8109
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8108, metadata !DIExpression()), !dbg !8109
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8110
  store ptr %0, ptr %_10, align 8, !dbg !8110
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hbd5899068aa8e699E(ptr align 8 %f, ptr align 1 @alloc_0d5cb03592b112afbbe1a94eb903b132, i64 17, ptr align 1 @alloc_dd8936737fe83d3ca2c12c3e57f06e7d, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc_5e7dcbf984fd5f356e631e4f53bf4c8f, i64 4, ptr align 1 %_10, ptr align 8 @vtable.4) #8, !dbg !8109
  ret i1 %1, !dbg !8111
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17he410caa3f21b25ccE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8112 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8117, metadata !DIExpression()), !dbg !8119
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8118, metadata !DIExpression()), !dbg !8119
  store ptr %self, ptr %_6, align 8, !dbg !8120
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_93bed4b718694894d6a4be8b6e3bc00c, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8119
  ret i1 %0, !dbg !8121
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h150ebf296ec7e436E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8122 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8131, metadata !DIExpression()), !dbg !8133
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8132, metadata !DIExpression()), !dbg !8133
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_64ab1085534fe63b16468acc37de6316, i64 3) #8, !dbg !8133
  ret i1 %0, !dbg !8134
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h0094fb42a280e770E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8135 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_147 = alloca i8, align 1
  %_142 = alloca i8, align 1
  %_138 = alloca i8, align 1
  %_134 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8149, metadata !DIExpression()), !dbg !8268
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8164, metadata !DIExpression()), !dbg !8269
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8166, metadata !DIExpression()), !dbg !8270
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8168, metadata !DIExpression()), !dbg !8271
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8170, metadata !DIExpression()), !dbg !8272
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8172, metadata !DIExpression()), !dbg !8273
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8174, metadata !DIExpression()), !dbg !8274
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8176, metadata !DIExpression()), !dbg !8275
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8178, metadata !DIExpression()), !dbg !8276
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8180, metadata !DIExpression()), !dbg !8277
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8182, metadata !DIExpression()), !dbg !8278
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8184, metadata !DIExpression()), !dbg !8279
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8186, metadata !DIExpression()), !dbg !8280
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8188, metadata !DIExpression()), !dbg !8281
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8190, metadata !DIExpression()), !dbg !8282
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8192, metadata !DIExpression()), !dbg !8283
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8194, metadata !DIExpression()), !dbg !8284
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8196, metadata !DIExpression()), !dbg !8285
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8198, metadata !DIExpression()), !dbg !8286
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8200, metadata !DIExpression()), !dbg !8287
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8202, metadata !DIExpression()), !dbg !8288
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8204, metadata !DIExpression()), !dbg !8289
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8206, metadata !DIExpression()), !dbg !8290
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8208, metadata !DIExpression()), !dbg !8291
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8210, metadata !DIExpression()), !dbg !8292
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8212, metadata !DIExpression()), !dbg !8293
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8214, metadata !DIExpression()), !dbg !8294
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8216, metadata !DIExpression()), !dbg !8295
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8218, metadata !DIExpression()), !dbg !8296
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8220, metadata !DIExpression()), !dbg !8297
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8222, metadata !DIExpression()), !dbg !8298
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8224, metadata !DIExpression()), !dbg !8299
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8226, metadata !DIExpression()), !dbg !8300
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8228, metadata !DIExpression()), !dbg !8301
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8230, metadata !DIExpression()), !dbg !8302
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8232, metadata !DIExpression()), !dbg !8303
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8234, metadata !DIExpression()), !dbg !8304
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8236, metadata !DIExpression()), !dbg !8305
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8238, metadata !DIExpression()), !dbg !8306
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8240, metadata !DIExpression()), !dbg !8307
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8242, metadata !DIExpression()), !dbg !8308
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8244, metadata !DIExpression()), !dbg !8309
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8246, metadata !DIExpression()), !dbg !8310
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8248, metadata !DIExpression()), !dbg !8311
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8252, metadata !DIExpression()), !dbg !8312
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8254, metadata !DIExpression()), !dbg !8313
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8256, metadata !DIExpression()), !dbg !8314
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8258, metadata !DIExpression()), !dbg !8315
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8260, metadata !DIExpression()), !dbg !8316
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8262, metadata !DIExpression()), !dbg !8317
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8264, metadata !DIExpression()), !dbg !8318
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8266, metadata !DIExpression()), !dbg !8319
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8319
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8145, metadata !DIExpression()), !dbg !8320
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8319
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8146, metadata !DIExpression()), !dbg !8321
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8147, metadata !DIExpression()), !dbg !8322
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8250, metadata !DIExpression()), !dbg !8323
  store i8 1, ptr %first, align 1, !dbg !8324
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h745357bb3b115938E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_4, label %bb2, label %bb12, !dbg !8325

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h9492687ed3879c7bE"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_15, label %bb14, label %bb23, !dbg !8325

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8326
  %_5 = xor i1 %_6, true, !dbg !8327
  br i1 %_5, label %bb3, label %bb8, !dbg !8327

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7e8830758d595aa86401bc31236e70d9, i64 21) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !8329
  %3 = zext i1 %2 to i8, !dbg !8329
  store i8 %3, ptr %_11, align 1, !dbg !8329
  %4 = load i8, ptr %_11, align 1, !dbg !8329, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8329
  %_14 = zext i1 %5 to i64, !dbg !8329
  %6 = icmp eq i64 %_14, 0, !dbg !8329
  br i1 %6, label %bb12, label %bb11, !dbg !8329

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !8330
  %8 = zext i1 %7 to i8, !dbg !8330
  store i8 %8, ptr %_7, align 1, !dbg !8330
  %9 = load i8, ptr %_7, align 1, !dbg !8330, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8330
  %_10 = zext i1 %10 to i64, !dbg !8330
  %11 = icmp eq i64 %_10, 0, !dbg !8330
  br i1 %11, label %bb8, label %bb7, !dbg !8330

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8331
  %13 = zext i1 %12 to i8, !dbg !8331
  store i8 %13, ptr %0, align 1, !dbg !8331
  br label %bb144, !dbg !8331

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8332, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8332
  ret i1 %15, !dbg !8332

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8333
  %17 = zext i1 %16 to i8, !dbg !8333
  store i8 %17, ptr %0, align 1, !dbg !8333
  br label %bb144, !dbg !8333

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h3471ef4e8b053e07E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_26, label %bb25, label %bb34, !dbg !8325

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !8326
  %_16 = xor i1 %_17, true, !dbg !8327
  br i1 %_16, label %bb15, label %bb19, !dbg !8327

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_1dcbb5ce5e627d83962a48ab5b2d30e8, i64 19) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !8329
  %20 = zext i1 %19 to i8, !dbg !8329
  store i8 %20, ptr %_22, align 1, !dbg !8329
  %21 = load i8, ptr %_22, align 1, !dbg !8329, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !8329
  %_25 = zext i1 %22 to i64, !dbg !8329
  %23 = icmp eq i64 %_25, 0, !dbg !8329
  br i1 %23, label %bb23, label %bb22, !dbg !8329

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !8330
  %25 = zext i1 %24 to i8, !dbg !8330
  store i8 %25, ptr %_18, align 1, !dbg !8330
  %26 = load i8, ptr %_18, align 1, !dbg !8330, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !8330
  %_21 = zext i1 %27 to i64, !dbg !8330
  %28 = icmp eq i64 %_21, 0, !dbg !8330
  br i1 %28, label %bb19, label %bb18, !dbg !8330

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8334
  %30 = zext i1 %29 to i8, !dbg !8334
  store i8 %30, ptr %0, align 1, !dbg !8334
  br label %bb144, !dbg !8334

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8335
  %32 = zext i1 %31 to i8, !dbg !8335
  store i8 %32, ptr %0, align 1, !dbg !8335
  br label %bb144, !dbg !8335

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hdbd17ecd054aaed8E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_37, label %bb36, label %bb45, !dbg !8325

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !8326
  %_27 = xor i1 %_28, true, !dbg !8327
  br i1 %_27, label %bb26, label %bb30, !dbg !8327

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_99d26c0b219874888717d899ebef9310, i64 19) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !8329
  %35 = zext i1 %34 to i8, !dbg !8329
  store i8 %35, ptr %_33, align 1, !dbg !8329
  %36 = load i8, ptr %_33, align 1, !dbg !8329, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !8329
  %_36 = zext i1 %37 to i64, !dbg !8329
  %38 = icmp eq i64 %_36, 0, !dbg !8329
  br i1 %38, label %bb34, label %bb33, !dbg !8329

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !8330
  %40 = zext i1 %39 to i8, !dbg !8330
  store i8 %40, ptr %_29, align 1, !dbg !8330
  %41 = load i8, ptr %_29, align 1, !dbg !8330, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !8330
  %_32 = zext i1 %42 to i64, !dbg !8330
  %43 = icmp eq i64 %_32, 0, !dbg !8330
  br i1 %43, label %bb30, label %bb29, !dbg !8330

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8336
  %45 = zext i1 %44 to i8, !dbg !8336
  store i8 %45, ptr %0, align 1, !dbg !8336
  br label %bb144, !dbg !8336

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8337
  %47 = zext i1 %46 to i8, !dbg !8337
  store i8 %47, ptr %0, align 1, !dbg !8337
  br label %bb144, !dbg !8337

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h7defbb8008550e08E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_48, label %bb47, label %bb56, !dbg !8325

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !8326
  %_38 = xor i1 %_39, true, !dbg !8327
  br i1 %_38, label %bb37, label %bb41, !dbg !8327

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_836b1ca50347c7608571a510a04af5d2, i64 13) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !8329
  %50 = zext i1 %49 to i8, !dbg !8329
  store i8 %50, ptr %_44, align 1, !dbg !8329
  %51 = load i8, ptr %_44, align 1, !dbg !8329, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !8329
  %_47 = zext i1 %52 to i64, !dbg !8329
  %53 = icmp eq i64 %_47, 0, !dbg !8329
  br i1 %53, label %bb45, label %bb44, !dbg !8329

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !8330
  %55 = zext i1 %54 to i8, !dbg !8330
  store i8 %55, ptr %_40, align 1, !dbg !8330
  %56 = load i8, ptr %_40, align 1, !dbg !8330, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !8330
  %_43 = zext i1 %57 to i64, !dbg !8330
  %58 = icmp eq i64 %_43, 0, !dbg !8330
  br i1 %58, label %bb41, label %bb40, !dbg !8330

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8338
  %60 = zext i1 %59 to i8, !dbg !8338
  store i8 %60, ptr %0, align 1, !dbg !8338
  br label %bb144, !dbg !8338

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8339
  %62 = zext i1 %61 to i8, !dbg !8339
  store i8 %62, ptr %0, align 1, !dbg !8339
  br label %bb144, !dbg !8339

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h15d9cc1c03acc5caE"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_59, label %bb58, label %bb67, !dbg !8325

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !8326
  %_49 = xor i1 %_50, true, !dbg !8327
  br i1 %_49, label %bb48, label %bb52, !dbg !8327

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_df65a33fc906122276c2373cf3dadfe0, i64 14) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !8329
  %65 = zext i1 %64 to i8, !dbg !8329
  store i8 %65, ptr %_55, align 1, !dbg !8329
  %66 = load i8, ptr %_55, align 1, !dbg !8329, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !8329
  %_58 = zext i1 %67 to i64, !dbg !8329
  %68 = icmp eq i64 %_58, 0, !dbg !8329
  br i1 %68, label %bb56, label %bb55, !dbg !8329

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !8330
  %70 = zext i1 %69 to i8, !dbg !8330
  store i8 %70, ptr %_51, align 1, !dbg !8330
  %71 = load i8, ptr %_51, align 1, !dbg !8330, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !8330
  %_54 = zext i1 %72 to i64, !dbg !8330
  %73 = icmp eq i64 %_54, 0, !dbg !8330
  br i1 %73, label %bb52, label %bb51, !dbg !8330

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8340
  %75 = zext i1 %74 to i8, !dbg !8340
  store i8 %75, ptr %0, align 1, !dbg !8340
  br label %bb144, !dbg !8340

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8341
  %77 = zext i1 %76 to i8, !dbg !8341
  store i8 %77, ptr %0, align 1, !dbg !8341
  br label %bb144, !dbg !8341

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h21e53de3bcef2eedE"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_70, label %bb69, label %bb78, !dbg !8325

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !8326
  %_60 = xor i1 %_61, true, !dbg !8327
  br i1 %_60, label %bb59, label %bb63, !dbg !8327

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737, i64 13) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !8329
  %80 = zext i1 %79 to i8, !dbg !8329
  store i8 %80, ptr %_66, align 1, !dbg !8329
  %81 = load i8, ptr %_66, align 1, !dbg !8329, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !8329
  %_69 = zext i1 %82 to i64, !dbg !8329
  %83 = icmp eq i64 %_69, 0, !dbg !8329
  br i1 %83, label %bb67, label %bb66, !dbg !8329

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !8330
  %85 = zext i1 %84 to i8, !dbg !8330
  store i8 %85, ptr %_62, align 1, !dbg !8330
  %86 = load i8, ptr %_62, align 1, !dbg !8330, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !8330
  %_65 = zext i1 %87 to i64, !dbg !8330
  %88 = icmp eq i64 %_65, 0, !dbg !8330
  br i1 %88, label %bb63, label %bb62, !dbg !8330

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8342
  %90 = zext i1 %89 to i8, !dbg !8342
  store i8 %90, ptr %0, align 1, !dbg !8342
  br label %bb144, !dbg !8342

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8343
  %92 = zext i1 %91 to i8, !dbg !8343
  store i8 %92, ptr %0, align 1, !dbg !8343
  br label %bb144, !dbg !8343

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h5b960758a8b56e82E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_81, label %bb80, label %bb89, !dbg !8325

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !8326
  %_71 = xor i1 %_72, true, !dbg !8327
  br i1 %_71, label %bb70, label %bb74, !dbg !8327

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_0fd2cf5449c379fb2d1dfa8653b93d33, i64 13) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !8329
  %95 = zext i1 %94 to i8, !dbg !8329
  store i8 %95, ptr %_77, align 1, !dbg !8329
  %96 = load i8, ptr %_77, align 1, !dbg !8329, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !8329
  %_80 = zext i1 %97 to i64, !dbg !8329
  %98 = icmp eq i64 %_80, 0, !dbg !8329
  br i1 %98, label %bb78, label %bb77, !dbg !8329

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !8330
  %100 = zext i1 %99 to i8, !dbg !8330
  store i8 %100, ptr %_73, align 1, !dbg !8330
  %101 = load i8, ptr %_73, align 1, !dbg !8330, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !8330
  %_76 = zext i1 %102 to i64, !dbg !8330
  %103 = icmp eq i64 %_76, 0, !dbg !8330
  br i1 %103, label %bb74, label %bb73, !dbg !8330

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8344
  %105 = zext i1 %104 to i8, !dbg !8344
  store i8 %105, ptr %0, align 1, !dbg !8344
  br label %bb144, !dbg !8344

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8345
  %107 = zext i1 %106 to i8, !dbg !8345
  store i8 %107, ptr %0, align 1, !dbg !8345
  br label %bb144, !dbg !8345

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h4d006eb48ea06e8cE"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_92, label %bb91, label %bb100, !dbg !8325

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !8326
  %_82 = xor i1 %_83, true, !dbg !8327
  br i1 %_82, label %bb81, label %bb85, !dbg !8327

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_099f47db483af288584cccd2e6cd45c0, i64 14) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !8329
  %110 = zext i1 %109 to i8, !dbg !8329
  store i8 %110, ptr %_88, align 1, !dbg !8329
  %111 = load i8, ptr %_88, align 1, !dbg !8329, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !8329
  %_91 = zext i1 %112 to i64, !dbg !8329
  %113 = icmp eq i64 %_91, 0, !dbg !8329
  br i1 %113, label %bb89, label %bb88, !dbg !8329

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !8330
  %115 = zext i1 %114 to i8, !dbg !8330
  store i8 %115, ptr %_84, align 1, !dbg !8330
  %116 = load i8, ptr %_84, align 1, !dbg !8330, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !8330
  %_87 = zext i1 %117 to i64, !dbg !8330
  %118 = icmp eq i64 %_87, 0, !dbg !8330
  br i1 %118, label %bb85, label %bb84, !dbg !8330

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8346
  %120 = zext i1 %119 to i8, !dbg !8346
  store i8 %120, ptr %0, align 1, !dbg !8346
  br label %bb144, !dbg !8346

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8347
  %122 = zext i1 %121 to i8, !dbg !8347
  store i8 %122, ptr %0, align 1, !dbg !8347
  br label %bb144, !dbg !8347

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17hee37c4f297fd5d81E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_103, label %bb102, label %bb111, !dbg !8325

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !8326
  %_93 = xor i1 %_94, true, !dbg !8327
  br i1 %_93, label %bb92, label %bb96, !dbg !8327

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_73fed57ecdfc0c8a6e01700927922fee, i64 17) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !8329
  %125 = zext i1 %124 to i8, !dbg !8329
  store i8 %125, ptr %_99, align 1, !dbg !8329
  %126 = load i8, ptr %_99, align 1, !dbg !8329, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !8329
  %_102 = zext i1 %127 to i64, !dbg !8329
  %128 = icmp eq i64 %_102, 0, !dbg !8329
  br i1 %128, label %bb100, label %bb99, !dbg !8329

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !8330
  %130 = zext i1 %129 to i8, !dbg !8330
  store i8 %130, ptr %_95, align 1, !dbg !8330
  %131 = load i8, ptr %_95, align 1, !dbg !8330, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !8330
  %_98 = zext i1 %132 to i64, !dbg !8330
  %133 = icmp eq i64 %_98, 0, !dbg !8330
  br i1 %133, label %bb96, label %bb95, !dbg !8330

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8348
  %135 = zext i1 %134 to i8, !dbg !8348
  store i8 %135, ptr %0, align 1, !dbg !8348
  br label %bb144, !dbg !8348

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8349
  %137 = zext i1 %136 to i8, !dbg !8349
  store i8 %137, ptr %0, align 1, !dbg !8349
  br label %bb144, !dbg !8349

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h5b41b645bc3e5dd0E"(ptr align 8 %self) #8, !dbg !8325
  br i1 %_114, label %bb113, label %bb122, !dbg !8325

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !8326
  %_104 = xor i1 %_105, true, !dbg !8327
  br i1 %_104, label %bb103, label %bb107, !dbg !8327

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_423f67172ab1c61bf609b1b5979c7904, i64 13) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !8329
  %140 = zext i1 %139 to i8, !dbg !8329
  store i8 %140, ptr %_110, align 1, !dbg !8329
  %141 = load i8, ptr %_110, align 1, !dbg !8329, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !8329
  %_113 = zext i1 %142 to i64, !dbg !8329
  %143 = icmp eq i64 %_113, 0, !dbg !8329
  br i1 %143, label %bb111, label %bb110, !dbg !8329

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !8330
  %145 = zext i1 %144 to i8, !dbg !8330
  store i8 %145, ptr %_106, align 1, !dbg !8330
  %146 = load i8, ptr %_106, align 1, !dbg !8330, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !8330
  %_109 = zext i1 %147 to i64, !dbg !8330
  %148 = icmp eq i64 %_109, 0, !dbg !8330
  br i1 %148, label %bb107, label %bb106, !dbg !8330

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8350
  %150 = zext i1 %149 to i8, !dbg !8350
  store i8 %150, ptr %0, align 1, !dbg !8350
  br label %bb144, !dbg !8350

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8351
  %152 = zext i1 %151 to i8, !dbg !8351
  store i8 %152, ptr %0, align 1, !dbg !8351
  br label %bb144, !dbg !8351

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !8352, !noundef !25
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h66537518f6eac6ddE() #8, !dbg !8353
  store i64 %153, ptr %_130, align 8, !dbg !8353
; call x86_64::registers::control::Cr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17hd2f4b3bbc5cc2a8cE(ptr align 8 %_130) #8, !dbg !8353
  %_127 = xor i64 %_128, -1, !dbg !8354
  %154 = and i64 %_126, %_127, !dbg !8352
  store i64 %154, ptr %extra_bits, align 8, !dbg !8352
  %_131 = load i64, ptr %extra_bits, align 8, !dbg !8355, !noundef !25
  %155 = icmp eq i64 %_131, 0, !dbg !8355
  br i1 %155, label %bb138, label %bb125, !dbg !8355

bb113:                                            ; preds = %bb111
  %156 = load i8, ptr %first, align 1, !dbg !8326, !range !1562, !noundef !25
  %_116 = trunc i8 %156 to i1, !dbg !8326
  %_115 = xor i1 %_116, true, !dbg !8327
  br i1 %_115, label %bb114, label %bb118, !dbg !8327

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8328
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_bd0d7a11d94f110b224bededd3eea615, i64 6) #8, !dbg !8329
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %157 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !8329
  %158 = zext i1 %157 to i8, !dbg !8329
  store i8 %158, ptr %_121, align 1, !dbg !8329
  %159 = load i8, ptr %_121, align 1, !dbg !8329, !range !1562, !noundef !25
  %160 = trunc i8 %159 to i1, !dbg !8329
  %_124 = zext i1 %160 to i64, !dbg !8329
  %161 = icmp eq i64 %_124, 0, !dbg !8329
  br i1 %161, label %bb122, label %bb121, !dbg !8329

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %162 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !8330
  %163 = zext i1 %162 to i8, !dbg !8330
  store i8 %163, ptr %_117, align 1, !dbg !8330
  %164 = load i8, ptr %_117, align 1, !dbg !8330, !range !1562, !noundef !25
  %165 = trunc i8 %164 to i1, !dbg !8330
  %_120 = zext i1 %165 to i64, !dbg !8330
  %166 = icmp eq i64 %_120, 0, !dbg !8330
  br i1 %166, label %bb118, label %bb117, !dbg !8330

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %167 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8356
  %168 = zext i1 %167 to i8, !dbg !8356
  store i8 %168, ptr %0, align 1, !dbg !8356
  br label %bb144, !dbg !8356

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8357
  %170 = zext i1 %169 to i8, !dbg !8357
  store i8 %170, ptr %0, align 1, !dbg !8357
  br label %bb144, !dbg !8357

bb138:                                            ; preds = %bb133, %bb122
  %171 = load i8, ptr %first, align 1, !dbg !8358, !range !1562, !noundef !25
  %_146 = trunc i8 %171 to i1, !dbg !8358
  br i1 %_146, label %bb139, label %bb143, !dbg !8358

bb125:                                            ; preds = %bb122
  %172 = load i8, ptr %first, align 1, !dbg !8359, !range !1562, !noundef !25
  %_133 = trunc i8 %172 to i1, !dbg !8359
  %_132 = xor i1 %_133, true, !dbg !8360
  br i1 %_132, label %bb126, label %bb130, !dbg !8360

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !8361
; call core::fmt::Formatter::write_str
  %_139 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8362
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_139) #8, !dbg !8362
  %174 = zext i1 %173 to i8, !dbg !8362
  store i8 %174, ptr %_138, align 1, !dbg !8362
  %175 = load i8, ptr %_138, align 1, !dbg !8362, !range !1562, !noundef !25
  %176 = trunc i8 %175 to i1, !dbg !8362
  %_141 = zext i1 %176 to i64, !dbg !8362
  %177 = icmp eq i64 %_141, 0, !dbg !8362
  br i1 %177, label %bb133, label %bb134, !dbg !8362

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_135 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8363
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_135) #8, !dbg !8363
  %179 = zext i1 %178 to i8, !dbg !8363
  store i8 %179, ptr %_134, align 1, !dbg !8363
  %180 = load i8, ptr %_134, align 1, !dbg !8363, !range !1562, !noundef !25
  %181 = trunc i8 %180 to i1, !dbg !8363
  %_137 = zext i1 %181 to i64, !dbg !8363
  %182 = icmp eq i64 %_137, 0, !dbg !8363
  br i1 %182, label %bb130, label %bb129, !dbg !8363

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8364
  %184 = zext i1 %183 to i8, !dbg !8364
  store i8 %184, ptr %0, align 1, !dbg !8364
  br label %bb144, !dbg !8364

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_143 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8365
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %185 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_143) #8, !dbg !8365
  %186 = zext i1 %185 to i8, !dbg !8365
  store i8 %186, ptr %_142, align 1, !dbg !8365
  %187 = load i8, ptr %_142, align 1, !dbg !8365, !range !1562, !noundef !25
  %188 = trunc i8 %187 to i1, !dbg !8365
  %_145 = zext i1 %188 to i64, !dbg !8365
  %189 = icmp eq i64 %_145, 0, !dbg !8365
  br i1 %189, label %bb138, label %bb137, !dbg !8365

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %190 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8366
  %191 = zext i1 %190 to i8, !dbg !8366
  store i8 %191, ptr %0, align 1, !dbg !8366
  br label %bb144, !dbg !8366

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %192 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8367
  %193 = zext i1 %192 to i8, !dbg !8367
  store i8 %193, ptr %0, align 1, !dbg !8367
  br label %bb144, !dbg !8367

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !8368
  br label %bb144, !dbg !8332

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_148 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8369
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_148) #8, !dbg !8369
  %195 = zext i1 %194 to i8, !dbg !8369
  store i8 %195, ptr %_147, align 1, !dbg !8369
  %196 = load i8, ptr %_147, align 1, !dbg !8369, !range !1562, !noundef !25
  %197 = trunc i8 %196 to i1, !dbg !8369
  %_150 = zext i1 %197 to i64, !dbg !8369
  %198 = icmp eq i64 %_150, 0, !dbg !8369
  br i1 %198, label %bb143, label %bb142, !dbg !8369

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8370
  %200 = zext i1 %199 to i8, !dbg !8370
  store i8 %200, ptr %0, align 1, !dbg !8370
  br label %bb144, !dbg !8370

bb6:                                              ; No predecessors!
  unreachable, !dbg !8330
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h54aecde3a316e90cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8371 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8374, metadata !DIExpression()), !dbg !8376
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8375, metadata !DIExpression()), !dbg !8377
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8378
  ret i1 %0, !dbg !8379
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3c4d8d9e3ae856acE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8380 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8383, metadata !DIExpression()), !dbg !8385
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8384, metadata !DIExpression()), !dbg !8386
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8387
  ret i1 %0, !dbg !8388
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9bc5c894769d983fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8389 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8392, metadata !DIExpression()), !dbg !8394
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8393, metadata !DIExpression()), !dbg !8395
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8396
  ret i1 %0, !dbg !8397
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h238d67d1aaba05d4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8398 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8401, metadata !DIExpression()), !dbg !8403
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8402, metadata !DIExpression()), !dbg !8404
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8405
  ret i1 %0, !dbg !8406
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h66537518f6eac6ddE() unnamed_addr #0 !dbg !8407 {
start:
  %0 = alloca i64, align 8
  store i64 3758424127, ptr %0, align 8, !dbg !8411
  %1 = load i64, ptr %0, align 8, !dbg !8412, !noundef !25
  ret i64 %1, !dbg !8412
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17hd2f4b3bbc5cc2a8cE(ptr align 8 %self) unnamed_addr #0 !dbg !8413 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8418, metadata !DIExpression()), !dbg !8419
  %0 = load i64, ptr %self, align 8, !dbg !8420, !noundef !25
  ret i64 %0, !dbg !8421
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h745357bb3b115938E"(ptr align 8 %self) unnamed_addr #0 !dbg !8422 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8428, metadata !DIExpression()), !dbg !8430
  br i1 false, label %bb2, label %bb1, !dbg !8430

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8430, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8430
  %1 = zext i1 %_5 to i8, !dbg !8430
  store i8 %1, ptr %_2, align 1, !dbg !8430
  br label %bb3, !dbg !8430

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8430
  br label %bb3, !dbg !8430

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8430, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8430
  br i1 %3, label %bb4, label %bb5, !dbg !8430

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8430, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !8430
  %4 = icmp eq i64 %_7, 1, !dbg !8430
  %5 = zext i1 %4 to i8, !dbg !8430
  store i8 %5, ptr %0, align 1, !dbg !8430
  br label %bb6, !dbg !8430

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8430
  br label %bb6, !dbg !8430

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8431, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8431
  ret i1 %7, !dbg !8431
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h9492687ed3879c7bE"(ptr align 8 %self) unnamed_addr #0 !dbg !8432 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8434, metadata !DIExpression()), !dbg !8436
  br i1 false, label %bb2, label %bb1, !dbg !8436

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8436, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8436
  %1 = zext i1 %_5 to i8, !dbg !8436
  store i8 %1, ptr %_2, align 1, !dbg !8436
  br label %bb3, !dbg !8436

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8436
  br label %bb3, !dbg !8436

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8436, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8436
  br i1 %3, label %bb4, label %bb5, !dbg !8436

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8436, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !8436
  %4 = icmp eq i64 %_7, 2, !dbg !8436
  %5 = zext i1 %4 to i8, !dbg !8436
  store i8 %5, ptr %0, align 1, !dbg !8436
  br label %bb6, !dbg !8436

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8436
  br label %bb6, !dbg !8436

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8437, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8437
  ret i1 %7, !dbg !8437
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h3471ef4e8b053e07E"(ptr align 8 %self) unnamed_addr #0 !dbg !8438 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8440, metadata !DIExpression()), !dbg !8442
  br i1 false, label %bb2, label %bb1, !dbg !8442

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8442, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8442
  %1 = zext i1 %_5 to i8, !dbg !8442
  store i8 %1, ptr %_2, align 1, !dbg !8442
  br label %bb3, !dbg !8442

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8442
  br label %bb3, !dbg !8442

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8442, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8442
  br i1 %3, label %bb4, label %bb5, !dbg !8442

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8442, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !8442
  %4 = icmp eq i64 %_7, 4, !dbg !8442
  %5 = zext i1 %4 to i8, !dbg !8442
  store i8 %5, ptr %0, align 1, !dbg !8442
  br label %bb6, !dbg !8442

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8442
  br label %bb6, !dbg !8442

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8443, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8443
  ret i1 %7, !dbg !8443
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hdbd17ecd054aaed8E"(ptr align 8 %self) unnamed_addr #0 !dbg !8444 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8446, metadata !DIExpression()), !dbg !8448
  br i1 false, label %bb2, label %bb1, !dbg !8448

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8448, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8448
  %1 = zext i1 %_5 to i8, !dbg !8448
  store i8 %1, ptr %_2, align 1, !dbg !8448
  br label %bb3, !dbg !8448

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8448
  br label %bb3, !dbg !8448

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8448, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8448
  br i1 %3, label %bb4, label %bb5, !dbg !8448

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8448, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !8448
  %4 = icmp eq i64 %_7, 8, !dbg !8448
  %5 = zext i1 %4 to i8, !dbg !8448
  store i8 %5, ptr %0, align 1, !dbg !8448
  br label %bb6, !dbg !8448

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8448
  br label %bb6, !dbg !8448

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8449, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8449
  ret i1 %7, !dbg !8449
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h7defbb8008550e08E"(ptr align 8 %self) unnamed_addr #0 !dbg !8450 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8452, metadata !DIExpression()), !dbg !8454
  br i1 false, label %bb2, label %bb1, !dbg !8454

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8454, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8454
  %1 = zext i1 %_5 to i8, !dbg !8454
  store i8 %1, ptr %_2, align 1, !dbg !8454
  br label %bb3, !dbg !8454

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8454
  br label %bb3, !dbg !8454

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8454, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8454
  br i1 %3, label %bb4, label %bb5, !dbg !8454

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8454, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !8454
  %4 = icmp eq i64 %_7, 16, !dbg !8454
  %5 = zext i1 %4 to i8, !dbg !8454
  store i8 %5, ptr %0, align 1, !dbg !8454
  br label %bb6, !dbg !8454

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8454
  br label %bb6, !dbg !8454

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8455, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8455
  ret i1 %7, !dbg !8455
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h15d9cc1c03acc5caE"(ptr align 8 %self) unnamed_addr #0 !dbg !8456 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8458, metadata !DIExpression()), !dbg !8460
  br i1 false, label %bb2, label %bb1, !dbg !8460

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8460, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8460
  %1 = zext i1 %_5 to i8, !dbg !8460
  store i8 %1, ptr %_2, align 1, !dbg !8460
  br label %bb3, !dbg !8460

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8460
  br label %bb3, !dbg !8460

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8460, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8460
  br i1 %3, label %bb4, label %bb5, !dbg !8460

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8460, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !8460
  %4 = icmp eq i64 %_7, 32, !dbg !8460
  %5 = zext i1 %4 to i8, !dbg !8460
  store i8 %5, ptr %0, align 1, !dbg !8460
  br label %bb6, !dbg !8460

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8460
  br label %bb6, !dbg !8460

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8461, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8461
  ret i1 %7, !dbg !8461
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h21e53de3bcef2eedE"(ptr align 8 %self) unnamed_addr #0 !dbg !8462 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8464, metadata !DIExpression()), !dbg !8466
  br i1 false, label %bb2, label %bb1, !dbg !8466

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8466, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8466
  %1 = zext i1 %_5 to i8, !dbg !8466
  store i8 %1, ptr %_2, align 1, !dbg !8466
  br label %bb3, !dbg !8466

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8466
  br label %bb3, !dbg !8466

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8466, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8466
  br i1 %3, label %bb4, label %bb5, !dbg !8466

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8466, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !8466
  %4 = icmp eq i64 %_7, 65536, !dbg !8466
  %5 = zext i1 %4 to i8, !dbg !8466
  store i8 %5, ptr %0, align 1, !dbg !8466
  br label %bb6, !dbg !8466

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8466
  br label %bb6, !dbg !8466

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8467, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8467
  ret i1 %7, !dbg !8467
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h5b960758a8b56e82E"(ptr align 8 %self) unnamed_addr #0 !dbg !8468 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8470, metadata !DIExpression()), !dbg !8472
  br i1 false, label %bb2, label %bb1, !dbg !8472

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8472, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8472
  %1 = zext i1 %_5 to i8, !dbg !8472
  store i8 %1, ptr %_2, align 1, !dbg !8472
  br label %bb3, !dbg !8472

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8472
  br label %bb3, !dbg !8472

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8472, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8472
  br i1 %3, label %bb4, label %bb5, !dbg !8472

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8472, !noundef !25
  %_7 = and i64 %_8, 262144, !dbg !8472
  %4 = icmp eq i64 %_7, 262144, !dbg !8472
  %5 = zext i1 %4 to i8, !dbg !8472
  store i8 %5, ptr %0, align 1, !dbg !8472
  br label %bb6, !dbg !8472

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8472
  br label %bb6, !dbg !8472

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8473, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8473
  ret i1 %7, !dbg !8473
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h4d006eb48ea06e8cE"(ptr align 8 %self) unnamed_addr #0 !dbg !8474 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8476, metadata !DIExpression()), !dbg !8478
  br i1 false, label %bb2, label %bb1, !dbg !8478

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8478, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8478
  %1 = zext i1 %_5 to i8, !dbg !8478
  store i8 %1, ptr %_2, align 1, !dbg !8478
  br label %bb3, !dbg !8478

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8478
  br label %bb3, !dbg !8478

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8478, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8478
  br i1 %3, label %bb4, label %bb5, !dbg !8478

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8478, !noundef !25
  %_7 = and i64 %_8, 536870912, !dbg !8478
  %4 = icmp eq i64 %_7, 536870912, !dbg !8478
  %5 = zext i1 %4 to i8, !dbg !8478
  store i8 %5, ptr %0, align 1, !dbg !8478
  br label %bb6, !dbg !8478

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8478
  br label %bb6, !dbg !8478

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8479, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8479
  ret i1 %7, !dbg !8479
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17hee37c4f297fd5d81E"(ptr align 8 %self) unnamed_addr #0 !dbg !8480 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8482, metadata !DIExpression()), !dbg !8484
  br i1 false, label %bb2, label %bb1, !dbg !8484

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8484, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8484
  %1 = zext i1 %_5 to i8, !dbg !8484
  store i8 %1, ptr %_2, align 1, !dbg !8484
  br label %bb3, !dbg !8484

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8484
  br label %bb3, !dbg !8484

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8484, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8484
  br i1 %3, label %bb4, label %bb5, !dbg !8484

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8484, !noundef !25
  %_7 = and i64 %_8, 1073741824, !dbg !8484
  %4 = icmp eq i64 %_7, 1073741824, !dbg !8484
  %5 = zext i1 %4 to i8, !dbg !8484
  store i8 %5, ptr %0, align 1, !dbg !8484
  br label %bb6, !dbg !8484

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8484
  br label %bb6, !dbg !8484

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8485, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8485
  ret i1 %7, !dbg !8485
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h5b41b645bc3e5dd0E"(ptr align 8 %self) unnamed_addr #0 !dbg !8486 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8488, metadata !DIExpression()), !dbg !8490
  br i1 false, label %bb2, label %bb1, !dbg !8490

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8490, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8490
  %1 = zext i1 %_5 to i8, !dbg !8490
  store i8 %1, ptr %_2, align 1, !dbg !8490
  br label %bb3, !dbg !8490

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8490
  br label %bb3, !dbg !8490

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8490, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8490
  br i1 %3, label %bb4, label %bb5, !dbg !8490

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8490, !noundef !25
  %_7 = and i64 %_8, 2147483648, !dbg !8490
  %4 = icmp eq i64 %_7, 2147483648, !dbg !8490
  %5 = zext i1 %4 to i8, !dbg !8490
  store i8 %5, ptr %0, align 1, !dbg !8490
  br label %bb6, !dbg !8490

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8490
  br label %bb6, !dbg !8490

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8491, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8491
  ret i1 %7, !dbg !8491
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hb7b383f60bc91ea0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8499, metadata !DIExpression()), !dbg !8501
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8500, metadata !DIExpression()), !dbg !8501
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_04e6946a1fbfee24491af9ce7d6beabc, i64 3) #8, !dbg !8501
  ret i1 %0, !dbg !8502
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hef91acc9c3c9271fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8503 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8510, metadata !DIExpression()), !dbg !8512
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8511, metadata !DIExpression()), !dbg !8512
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_591edd8428415594649dd0765e61c1bd, i64 3) #8, !dbg !8512
  ret i1 %0, !dbg !8513
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe3230a3daef03f2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8514 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_48 = alloca i8, align 1
  %_43 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_35 = alloca i8, align 1
  %_31 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8527, metadata !DIExpression()), !dbg !8561
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8529, metadata !DIExpression()), !dbg !8562
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8531, metadata !DIExpression()), !dbg !8563
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8533, metadata !DIExpression()), !dbg !8564
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8535, metadata !DIExpression()), !dbg !8565
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8537, metadata !DIExpression()), !dbg !8566
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8539, metadata !DIExpression()), !dbg !8567
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8541, metadata !DIExpression()), !dbg !8568
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8545, metadata !DIExpression()), !dbg !8569
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8547, metadata !DIExpression()), !dbg !8570
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8549, metadata !DIExpression()), !dbg !8571
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8551, metadata !DIExpression()), !dbg !8572
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8553, metadata !DIExpression()), !dbg !8573
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8555, metadata !DIExpression()), !dbg !8574
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8557, metadata !DIExpression()), !dbg !8575
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8559, metadata !DIExpression()), !dbg !8576
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8576
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8523, metadata !DIExpression()), !dbg !8577
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8576
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8524, metadata !DIExpression()), !dbg !8578
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8525, metadata !DIExpression()), !dbg !8579
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8543, metadata !DIExpression()), !dbg !8580
  store i8 1, ptr %first, align 1, !dbg !8581
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h90e039ba42ad0b68E"(ptr align 8 %self) #8, !dbg !8582
  br i1 %_4, label %bb2, label %bb12, !dbg !8582

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17had6eabefda79dadaE"(ptr align 8 %self) #8, !dbg !8582
  br i1 %_15, label %bb14, label %bb23, !dbg !8582

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8583, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8583
  %_5 = xor i1 %_6, true, !dbg !8584
  br i1 %_5, label %bb3, label %bb8, !dbg !8584

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8585
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_8473f1e8c1559de425fef5632049d3ec, i64 23) #8, !dbg !8586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !8586
  %3 = zext i1 %2 to i8, !dbg !8586
  store i8 %3, ptr %_11, align 1, !dbg !8586
  %4 = load i8, ptr %_11, align 1, !dbg !8586, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8586
  %_14 = zext i1 %5 to i64, !dbg !8586
  %6 = icmp eq i64 %_14, 0, !dbg !8586
  br i1 %6, label %bb12, label %bb11, !dbg !8586

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !8587
  %8 = zext i1 %7 to i8, !dbg !8587
  store i8 %8, ptr %_7, align 1, !dbg !8587
  %9 = load i8, ptr %_7, align 1, !dbg !8587, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8587
  %_10 = zext i1 %10 to i64, !dbg !8587
  %11 = icmp eq i64 %_10, 0, !dbg !8587
  br i1 %11, label %bb8, label %bb7, !dbg !8587

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8588
  %13 = zext i1 %12 to i8, !dbg !8588
  store i8 %13, ptr %0, align 1, !dbg !8588
  br label %bb45, !dbg !8588

bb45:                                             ; preds = %bb44, %bb43, %bb38, %bb35, %bb30, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8589, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8589
  ret i1 %15, !dbg !8589

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8590
  %17 = zext i1 %16 to i8, !dbg !8590
  store i8 %17, ptr %0, align 1, !dbg !8590
  br label %bb45, !dbg !8590

bb23:                                             ; preds = %bb19, %bb12
  %_27 = load i64, ptr %self, align 8, !dbg !8591, !noundef !25
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17h0fcdaa1d30530086E() #8, !dbg !8592
  store i64 %18, ptr %_31, align 8, !dbg !8592
; call x86_64::registers::control::Cr3Flags::bits
  %_29 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17he5c089606a2118d3E(ptr align 8 %_31) #8, !dbg !8592
  %_28 = xor i64 %_29, -1, !dbg !8593
  %19 = and i64 %_27, %_28, !dbg !8591
  store i64 %19, ptr %extra_bits, align 8, !dbg !8591
  %_32 = load i64, ptr %extra_bits, align 8, !dbg !8594, !noundef !25
  %20 = icmp eq i64 %_32, 0, !dbg !8594
  br i1 %20, label %bb39, label %bb26, !dbg !8594

bb14:                                             ; preds = %bb12
  %21 = load i8, ptr %first, align 1, !dbg !8583, !range !1562, !noundef !25
  %_17 = trunc i8 %21 to i1, !dbg !8583
  %_16 = xor i1 %_17, true, !dbg !8584
  br i1 %_16, label %bb15, label %bb19, !dbg !8584

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8585
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_72562398d85991dd2b9fa08410339493, i64 24) #8, !dbg !8586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %22 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !8586
  %23 = zext i1 %22 to i8, !dbg !8586
  store i8 %23, ptr %_22, align 1, !dbg !8586
  %24 = load i8, ptr %_22, align 1, !dbg !8586, !range !1562, !noundef !25
  %25 = trunc i8 %24 to i1, !dbg !8586
  %_25 = zext i1 %25 to i64, !dbg !8586
  %26 = icmp eq i64 %_25, 0, !dbg !8586
  br i1 %26, label %bb23, label %bb22, !dbg !8586

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %27 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !8587
  %28 = zext i1 %27 to i8, !dbg !8587
  store i8 %28, ptr %_18, align 1, !dbg !8587
  %29 = load i8, ptr %_18, align 1, !dbg !8587, !range !1562, !noundef !25
  %30 = trunc i8 %29 to i1, !dbg !8587
  %_21 = zext i1 %30 to i64, !dbg !8587
  %31 = icmp eq i64 %_21, 0, !dbg !8587
  br i1 %31, label %bb19, label %bb18, !dbg !8587

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %32 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8595
  %33 = zext i1 %32 to i8, !dbg !8595
  store i8 %33, ptr %0, align 1, !dbg !8595
  br label %bb45, !dbg !8595

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %34 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8596
  %35 = zext i1 %34 to i8, !dbg !8596
  store i8 %35, ptr %0, align 1, !dbg !8596
  br label %bb45, !dbg !8596

bb39:                                             ; preds = %bb34, %bb23
  %36 = load i8, ptr %first, align 1, !dbg !8597, !range !1562, !noundef !25
  %_47 = trunc i8 %36 to i1, !dbg !8597
  br i1 %_47, label %bb40, label %bb44, !dbg !8597

bb26:                                             ; preds = %bb23
  %37 = load i8, ptr %first, align 1, !dbg !8598, !range !1562, !noundef !25
  %_34 = trunc i8 %37 to i1, !dbg !8598
  %_33 = xor i1 %_34, true, !dbg !8599
  br i1 %_33, label %bb27, label %bb31, !dbg !8599

bb31:                                             ; preds = %bb27, %bb26
  store i8 0, ptr %first, align 1, !dbg !8600
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8601
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_40) #8, !dbg !8601
  %39 = zext i1 %38 to i8, !dbg !8601
  store i8 %39, ptr %_39, align 1, !dbg !8601
  %40 = load i8, ptr %_39, align 1, !dbg !8601, !range !1562, !noundef !25
  %41 = trunc i8 %40 to i1, !dbg !8601
  %_42 = zext i1 %41 to i64, !dbg !8601
  %42 = icmp eq i64 %_42, 0, !dbg !8601
  br i1 %42, label %bb34, label %bb35, !dbg !8601

bb27:                                             ; preds = %bb26
; call core::fmt::Formatter::write_str
  %_36 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8602
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %43 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_36) #8, !dbg !8602
  %44 = zext i1 %43 to i8, !dbg !8602
  store i8 %44, ptr %_35, align 1, !dbg !8602
  %45 = load i8, ptr %_35, align 1, !dbg !8602, !range !1562, !noundef !25
  %46 = trunc i8 %45 to i1, !dbg !8602
  %_38 = zext i1 %46 to i64, !dbg !8602
  %47 = icmp eq i64 %_38, 0, !dbg !8602
  br i1 %47, label %bb31, label %bb30, !dbg !8602

bb30:                                             ; preds = %bb27
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %48 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8603
  %49 = zext i1 %48 to i8, !dbg !8603
  store i8 %49, ptr %0, align 1, !dbg !8603
  br label %bb45, !dbg !8603

bb34:                                             ; preds = %bb31
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_44 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8604
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %50 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_44) #8, !dbg !8604
  %51 = zext i1 %50 to i8, !dbg !8604
  store i8 %51, ptr %_43, align 1, !dbg !8604
  %52 = load i8, ptr %_43, align 1, !dbg !8604, !range !1562, !noundef !25
  %53 = trunc i8 %52 to i1, !dbg !8604
  %_46 = zext i1 %53 to i64, !dbg !8604
  %54 = icmp eq i64 %_46, 0, !dbg !8604
  br i1 %54, label %bb39, label %bb38, !dbg !8604

bb35:                                             ; preds = %bb31
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %55 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8605
  %56 = zext i1 %55 to i8, !dbg !8605
  store i8 %56, ptr %0, align 1, !dbg !8605
  br label %bb45, !dbg !8605

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %57 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8606
  %58 = zext i1 %57 to i8, !dbg !8606
  store i8 %58, ptr %0, align 1, !dbg !8606
  br label %bb45, !dbg !8606

bb44:                                             ; preds = %bb40, %bb39
  store i8 0, ptr %0, align 1, !dbg !8607
  br label %bb45, !dbg !8589

bb40:                                             ; preds = %bb39
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8608
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %59 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_49) #8, !dbg !8608
  %60 = zext i1 %59 to i8, !dbg !8608
  store i8 %60, ptr %_48, align 1, !dbg !8608
  %61 = load i8, ptr %_48, align 1, !dbg !8608, !range !1562, !noundef !25
  %62 = trunc i8 %61 to i1, !dbg !8608
  %_51 = zext i1 %62 to i64, !dbg !8608
  %63 = icmp eq i64 %_51, 0, !dbg !8608
  br i1 %63, label %bb44, label %bb43, !dbg !8608

bb43:                                             ; preds = %bb40
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %64 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8609
  %65 = zext i1 %64 to i8, !dbg !8609
  store i8 %65, ptr %0, align 1, !dbg !8609
  br label %bb45, !dbg !8609

bb6:                                              ; No predecessors!
  unreachable, !dbg !8587
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h5882906831f45c86E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8610 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8613, metadata !DIExpression()), !dbg !8615
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8614, metadata !DIExpression()), !dbg !8616
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8617
  ret i1 %0, !dbg !8618
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h1b8d2275d77c7231E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8619 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8622, metadata !DIExpression()), !dbg !8624
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8623, metadata !DIExpression()), !dbg !8625
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8626
  ret i1 %0, !dbg !8627
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb48637e960c35d07E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8628 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8631, metadata !DIExpression()), !dbg !8633
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8632, metadata !DIExpression()), !dbg !8634
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8635
  ret i1 %0, !dbg !8636
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h18a1a1e1e75105bfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8637 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8640, metadata !DIExpression()), !dbg !8642
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8641, metadata !DIExpression()), !dbg !8643
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8644
  ret i1 %0, !dbg !8645
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17h0fcdaa1d30530086E() unnamed_addr #0 !dbg !8646 {
start:
  %0 = alloca i64, align 8
  store i64 24, ptr %0, align 8, !dbg !8650
  %1 = load i64, ptr %0, align 8, !dbg !8651, !noundef !25
  ret i64 %1, !dbg !8651
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17he5c089606a2118d3E(ptr align 8 %self) unnamed_addr #0 !dbg !8652 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8657, metadata !DIExpression()), !dbg !8658
  %0 = load i64, ptr %self, align 8, !dbg !8659, !noundef !25
  ret i64 %0, !dbg !8660
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h90e039ba42ad0b68E"(ptr align 8 %self) unnamed_addr #0 !dbg !8661 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8667, metadata !DIExpression()), !dbg !8669
  br i1 false, label %bb2, label %bb1, !dbg !8669

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8669, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8669
  %1 = zext i1 %_5 to i8, !dbg !8669
  store i8 %1, ptr %_2, align 1, !dbg !8669
  br label %bb3, !dbg !8669

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8669
  br label %bb3, !dbg !8669

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8669, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8669
  br i1 %3, label %bb4, label %bb5, !dbg !8669

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8669, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !8669
  %4 = icmp eq i64 %_7, 8, !dbg !8669
  %5 = zext i1 %4 to i8, !dbg !8669
  store i8 %5, ptr %0, align 1, !dbg !8669
  br label %bb6, !dbg !8669

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8669
  br label %bb6, !dbg !8669

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8670, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8670
  ret i1 %7, !dbg !8670
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17had6eabefda79dadaE"(ptr align 8 %self) unnamed_addr #0 !dbg !8671 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8673, metadata !DIExpression()), !dbg !8675
  br i1 false, label %bb2, label %bb1, !dbg !8675

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8675, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8675
  %1 = zext i1 %_5 to i8, !dbg !8675
  store i8 %1, ptr %_2, align 1, !dbg !8675
  br label %bb3, !dbg !8675

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8675
  br label %bb3, !dbg !8675

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8675, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8675
  br i1 %3, label %bb4, label %bb5, !dbg !8675

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8675, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !8675
  %4 = icmp eq i64 %_7, 16, !dbg !8675
  %5 = zext i1 %4 to i8, !dbg !8675
  store i8 %5, ptr %0, align 1, !dbg !8675
  br label %bb6, !dbg !8675

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8675
  br label %bb6, !dbg !8675

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8676, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8676
  ret i1 %7, !dbg !8676
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h61608d6dbaefb07cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8677 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8684, metadata !DIExpression()), !dbg !8686
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8685, metadata !DIExpression()), !dbg !8686
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_d1adf407ba86cd0b0853ef4b7c3df042, i64 3) #8, !dbg !8686
  ret i1 %0, !dbg !8687
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h7adbf1562395c7f3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8688 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_301 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_292 = alloca i8, align 1
  %_288 = alloca i8, align 1
  %_284 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_275 = alloca i8, align 1
  %_271 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8701, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8703, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8705, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8707, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8709, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8711, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8713, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8715, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8717, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8719, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8721, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8723, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8725, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8727, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8729, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8731, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8733, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8735, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8737, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8739, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8741, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8743, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8745, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8747, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8749, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8751, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8753, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8755, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8757, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8759, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8761, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8763, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8765, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8767, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8769, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8771, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8773, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8775, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8777, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8779, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8781, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8783, metadata !DIExpression()), !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8785, metadata !DIExpression()), !dbg !8961
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8787, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8789, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8791, metadata !DIExpression()), !dbg !8964
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8793, metadata !DIExpression()), !dbg !8965
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8795, metadata !DIExpression()), !dbg !8966
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8797, metadata !DIExpression()), !dbg !8967
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8799, metadata !DIExpression()), !dbg !8968
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8801, metadata !DIExpression()), !dbg !8969
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8803, metadata !DIExpression()), !dbg !8970
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8805, metadata !DIExpression()), !dbg !8971
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8807, metadata !DIExpression()), !dbg !8972
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8809, metadata !DIExpression()), !dbg !8973
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8811, metadata !DIExpression()), !dbg !8974
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8813, metadata !DIExpression()), !dbg !8975
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8815, metadata !DIExpression()), !dbg !8976
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8817, metadata !DIExpression()), !dbg !8977
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8819, metadata !DIExpression()), !dbg !8978
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8821, metadata !DIExpression()), !dbg !8979
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8823, metadata !DIExpression()), !dbg !8980
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8825, metadata !DIExpression()), !dbg !8981
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8827, metadata !DIExpression()), !dbg !8982
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8829, metadata !DIExpression()), !dbg !8983
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8831, metadata !DIExpression()), !dbg !8984
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8833, metadata !DIExpression()), !dbg !8985
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8835, metadata !DIExpression()), !dbg !8986
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8837, metadata !DIExpression()), !dbg !8987
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8839, metadata !DIExpression()), !dbg !8988
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8841, metadata !DIExpression()), !dbg !8989
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8843, metadata !DIExpression()), !dbg !8990
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8845, metadata !DIExpression()), !dbg !8991
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8847, metadata !DIExpression()), !dbg !8992
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8849, metadata !DIExpression()), !dbg !8993
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8851, metadata !DIExpression()), !dbg !8994
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8853, metadata !DIExpression()), !dbg !8995
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8855, metadata !DIExpression()), !dbg !8996
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8857, metadata !DIExpression()), !dbg !8997
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8859, metadata !DIExpression()), !dbg !8998
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8861, metadata !DIExpression()), !dbg !8999
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8863, metadata !DIExpression()), !dbg !9000
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8865, metadata !DIExpression()), !dbg !9001
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8867, metadata !DIExpression()), !dbg !9002
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8869, metadata !DIExpression()), !dbg !9003
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8871, metadata !DIExpression()), !dbg !9004
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8873, metadata !DIExpression()), !dbg !9005
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8875, metadata !DIExpression()), !dbg !9006
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8877, metadata !DIExpression()), !dbg !9007
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8879, metadata !DIExpression()), !dbg !9008
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8881, metadata !DIExpression()), !dbg !9009
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8883, metadata !DIExpression()), !dbg !9010
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8885, metadata !DIExpression()), !dbg !9011
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8887, metadata !DIExpression()), !dbg !9012
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8889, metadata !DIExpression()), !dbg !9013
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8891, metadata !DIExpression()), !dbg !9014
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8893, metadata !DIExpression()), !dbg !9015
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8895, metadata !DIExpression()), !dbg !9016
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8897, metadata !DIExpression()), !dbg !9017
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8899, metadata !DIExpression()), !dbg !9018
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8903, metadata !DIExpression()), !dbg !9019
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8905, metadata !DIExpression()), !dbg !9020
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8907, metadata !DIExpression()), !dbg !9021
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8909, metadata !DIExpression()), !dbg !9022
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8911, metadata !DIExpression()), !dbg !9023
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8913, metadata !DIExpression()), !dbg !9024
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8915, metadata !DIExpression()), !dbg !9025
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8917, metadata !DIExpression()), !dbg !9026
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9026
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8697, metadata !DIExpression()), !dbg !9027
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9026
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8698, metadata !DIExpression()), !dbg !9028
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8699, metadata !DIExpression()), !dbg !9029
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8901, metadata !DIExpression()), !dbg !9030
  store i8 1, ptr %first, align 1, !dbg !9031
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h3018e99c0773bd35E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_4, label %bb2, label %bb12, !dbg !9032

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h7d0d6aed59f89610E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_15, label %bb14, label %bb23, !dbg !9032

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9033
  %_5 = xor i1 %_6, true, !dbg !9034
  br i1 %_5, label %bb3, label %bb8, !dbg !9034

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3cd17770600203f1f0a6125e01528d48, i64 28) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !9036
  %3 = zext i1 %2 to i8, !dbg !9036
  store i8 %3, ptr %_11, align 1, !dbg !9036
  %4 = load i8, ptr %_11, align 1, !dbg !9036, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9036
  %_14 = zext i1 %5 to i64, !dbg !9036
  %6 = icmp eq i64 %_14, 0, !dbg !9036
  br i1 %6, label %bb12, label %bb11, !dbg !9036

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !9037
  %8 = zext i1 %7 to i8, !dbg !9037
  store i8 %8, ptr %_7, align 1, !dbg !9037
  %9 = load i8, ptr %_7, align 1, !dbg !9037, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9037
  %_10 = zext i1 %10 to i64, !dbg !9037
  %11 = icmp eq i64 %_10, 0, !dbg !9037
  br i1 %11, label %bb8, label %bb7, !dbg !9037

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9038
  %13 = zext i1 %12 to i8, !dbg !9038
  store i8 %13, ptr %0, align 1, !dbg !9038
  br label %bb298, !dbg !9038

bb298:                                            ; preds = %bb297, %bb296, %bb291, %bb288, %bb283, %bb275, %bb271, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9039, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9039
  ret i1 %15, !dbg !9039

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9040
  %17 = zext i1 %16 to i8, !dbg !9040
  store i8 %17, ptr %0, align 1, !dbg !9040
  br label %bb298, !dbg !9040

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h662896fe71c5ed3eE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_26, label %bb25, label %bb34, !dbg !9032

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !9033
  %_16 = xor i1 %_17, true, !dbg !9034
  br i1 %_16, label %bb15, label %bb19, !dbg !9034

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_0f019e3d47fd6e39c8f6e394ac082682, i64 33) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !9036
  %20 = zext i1 %19 to i8, !dbg !9036
  store i8 %20, ptr %_22, align 1, !dbg !9036
  %21 = load i8, ptr %_22, align 1, !dbg !9036, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9036
  %_25 = zext i1 %22 to i64, !dbg !9036
  %23 = icmp eq i64 %_25, 0, !dbg !9036
  br i1 %23, label %bb23, label %bb22, !dbg !9036

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !9037
  %25 = zext i1 %24 to i8, !dbg !9037
  store i8 %25, ptr %_18, align 1, !dbg !9037
  %26 = load i8, ptr %_18, align 1, !dbg !9037, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9037
  %_21 = zext i1 %27 to i64, !dbg !9037
  %28 = icmp eq i64 %_21, 0, !dbg !9037
  br i1 %28, label %bb19, label %bb18, !dbg !9037

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9041
  %30 = zext i1 %29 to i8, !dbg !9041
  store i8 %30, ptr %0, align 1, !dbg !9041
  br label %bb298, !dbg !9041

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9042
  %32 = zext i1 %31 to i8, !dbg !9042
  store i8 %32, ptr %0, align 1, !dbg !9042
  br label %bb298, !dbg !9042

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h240dc27e96cabcaeE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_37, label %bb36, label %bb45, !dbg !9032

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !9033
  %_27 = xor i1 %_28, true, !dbg !9034
  br i1 %_27, label %bb26, label %bb30, !dbg !9034

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_803a549ea6bd4b6d2f54e32af9154475, i64 17) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !9036
  %35 = zext i1 %34 to i8, !dbg !9036
  store i8 %35, ptr %_33, align 1, !dbg !9036
  %36 = load i8, ptr %_33, align 1, !dbg !9036, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9036
  %_36 = zext i1 %37 to i64, !dbg !9036
  %38 = icmp eq i64 %_36, 0, !dbg !9036
  br i1 %38, label %bb34, label %bb33, !dbg !9036

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !9037
  %40 = zext i1 %39 to i8, !dbg !9037
  store i8 %40, ptr %_29, align 1, !dbg !9037
  %41 = load i8, ptr %_29, align 1, !dbg !9037, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9037
  %_32 = zext i1 %42 to i64, !dbg !9037
  %43 = icmp eq i64 %_32, 0, !dbg !9037
  br i1 %43, label %bb30, label %bb29, !dbg !9037

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9043
  %45 = zext i1 %44 to i8, !dbg !9043
  store i8 %45, ptr %0, align 1, !dbg !9043
  br label %bb298, !dbg !9043

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9044
  %47 = zext i1 %46 to i8, !dbg !9044
  store i8 %47, ptr %0, align 1, !dbg !9044
  br label %bb298, !dbg !9044

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h37ab4b39daa75c4fE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_48, label %bb47, label %bb56, !dbg !9032

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !9033
  %_38 = xor i1 %_39, true, !dbg !9034
  br i1 %_38, label %bb37, label %bb41, !dbg !9034

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3130e5922af1666981d4b1a92c1c9c90, i64 20) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !9036
  %50 = zext i1 %49 to i8, !dbg !9036
  store i8 %50, ptr %_44, align 1, !dbg !9036
  %51 = load i8, ptr %_44, align 1, !dbg !9036, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9036
  %_47 = zext i1 %52 to i64, !dbg !9036
  %53 = icmp eq i64 %_47, 0, !dbg !9036
  br i1 %53, label %bb45, label %bb44, !dbg !9036

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !9037
  %55 = zext i1 %54 to i8, !dbg !9037
  store i8 %55, ptr %_40, align 1, !dbg !9037
  %56 = load i8, ptr %_40, align 1, !dbg !9037, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9037
  %_43 = zext i1 %57 to i64, !dbg !9037
  %58 = icmp eq i64 %_43, 0, !dbg !9037
  br i1 %58, label %bb41, label %bb40, !dbg !9037

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9045
  %60 = zext i1 %59 to i8, !dbg !9045
  store i8 %60, ptr %0, align 1, !dbg !9045
  br label %bb298, !dbg !9045

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9046
  %62 = zext i1 %61 to i8, !dbg !9046
  store i8 %62, ptr %0, align 1, !dbg !9046
  br label %bb298, !dbg !9046

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h0ff1866cf1b1a458E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_59, label %bb58, label %bb67, !dbg !9032

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !9033
  %_49 = xor i1 %_50, true, !dbg !9034
  br i1 %_49, label %bb48, label %bb52, !dbg !9034

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_d50af00c2ad521c84f7380b8be63c1e8, i64 19) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !9036
  %65 = zext i1 %64 to i8, !dbg !9036
  store i8 %65, ptr %_55, align 1, !dbg !9036
  %66 = load i8, ptr %_55, align 1, !dbg !9036, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9036
  %_58 = zext i1 %67 to i64, !dbg !9036
  %68 = icmp eq i64 %_58, 0, !dbg !9036
  br i1 %68, label %bb56, label %bb55, !dbg !9036

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !9037
  %70 = zext i1 %69 to i8, !dbg !9037
  store i8 %70, ptr %_51, align 1, !dbg !9037
  %71 = load i8, ptr %_51, align 1, !dbg !9037, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9037
  %_54 = zext i1 %72 to i64, !dbg !9037
  %73 = icmp eq i64 %_54, 0, !dbg !9037
  br i1 %73, label %bb52, label %bb51, !dbg !9037

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9047
  %75 = zext i1 %74 to i8, !dbg !9047
  store i8 %75, ptr %0, align 1, !dbg !9047
  br label %bb298, !dbg !9047

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9048
  %77 = zext i1 %76 to i8, !dbg !9048
  store i8 %77, ptr %0, align 1, !dbg !9048
  br label %bb298, !dbg !9048

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h08c59e1540232702E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_70, label %bb69, label %bb78, !dbg !9032

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !9033
  %_60 = xor i1 %_61, true, !dbg !9034
  br i1 %_60, label %bb59, label %bb63, !dbg !9034

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7e69978ff0c9547827e6c2a1a1a42624, i64 26) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !9036
  %80 = zext i1 %79 to i8, !dbg !9036
  store i8 %80, ptr %_66, align 1, !dbg !9036
  %81 = load i8, ptr %_66, align 1, !dbg !9036, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9036
  %_69 = zext i1 %82 to i64, !dbg !9036
  %83 = icmp eq i64 %_69, 0, !dbg !9036
  br i1 %83, label %bb67, label %bb66, !dbg !9036

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !9037
  %85 = zext i1 %84 to i8, !dbg !9037
  store i8 %85, ptr %_62, align 1, !dbg !9037
  %86 = load i8, ptr %_62, align 1, !dbg !9037, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9037
  %_65 = zext i1 %87 to i64, !dbg !9037
  %88 = icmp eq i64 %_65, 0, !dbg !9037
  br i1 %88, label %bb63, label %bb62, !dbg !9037

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9049
  %90 = zext i1 %89 to i8, !dbg !9049
  store i8 %90, ptr %0, align 1, !dbg !9049
  br label %bb298, !dbg !9049

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9050
  %92 = zext i1 %91 to i8, !dbg !9050
  store i8 %92, ptr %0, align 1, !dbg !9050
  br label %bb298, !dbg !9050

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17hfdfc7d52167e3ee0E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_81, label %bb80, label %bb89, !dbg !9032

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !9033
  %_71 = xor i1 %_72, true, !dbg !9034
  br i1 %_71, label %bb70, label %bb74, !dbg !9034

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_b91b344ee8d65b8a5808acbd4c8793c0, i64 23) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !9036
  %95 = zext i1 %94 to i8, !dbg !9036
  store i8 %95, ptr %_77, align 1, !dbg !9036
  %96 = load i8, ptr %_77, align 1, !dbg !9036, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9036
  %_80 = zext i1 %97 to i64, !dbg !9036
  %98 = icmp eq i64 %_80, 0, !dbg !9036
  br i1 %98, label %bb78, label %bb77, !dbg !9036

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !9037
  %100 = zext i1 %99 to i8, !dbg !9037
  store i8 %100, ptr %_73, align 1, !dbg !9037
  %101 = load i8, ptr %_73, align 1, !dbg !9037, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9037
  %_76 = zext i1 %102 to i64, !dbg !9037
  %103 = icmp eq i64 %_76, 0, !dbg !9037
  br i1 %103, label %bb74, label %bb73, !dbg !9037

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9051
  %105 = zext i1 %104 to i8, !dbg !9051
  store i8 %105, ptr %0, align 1, !dbg !9051
  br label %bb298, !dbg !9051

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9052
  %107 = zext i1 %106 to i8, !dbg !9052
  store i8 %107, ptr %0, align 1, !dbg !9052
  br label %bb298, !dbg !9052

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h223d0c9fca0effc1E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_92, label %bb91, label %bb100, !dbg !9032

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !9033
  %_82 = xor i1 %_83, true, !dbg !9034
  br i1 %_82, label %bb81, label %bb85, !dbg !9034

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_56210cd2eda51a0897d4a8ae05ba739a, i64 11) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !9036
  %110 = zext i1 %109 to i8, !dbg !9036
  store i8 %110, ptr %_88, align 1, !dbg !9036
  %111 = load i8, ptr %_88, align 1, !dbg !9036, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9036
  %_91 = zext i1 %112 to i64, !dbg !9036
  %113 = icmp eq i64 %_91, 0, !dbg !9036
  br i1 %113, label %bb89, label %bb88, !dbg !9036

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !9037
  %115 = zext i1 %114 to i8, !dbg !9037
  store i8 %115, ptr %_84, align 1, !dbg !9037
  %116 = load i8, ptr %_84, align 1, !dbg !9037, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9037
  %_87 = zext i1 %117 to i64, !dbg !9037
  %118 = icmp eq i64 %_87, 0, !dbg !9037
  br i1 %118, label %bb85, label %bb84, !dbg !9037

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9053
  %120 = zext i1 %119 to i8, !dbg !9053
  store i8 %120, ptr %0, align 1, !dbg !9053
  br label %bb298, !dbg !9053

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9054
  %122 = zext i1 %121 to i8, !dbg !9054
  store i8 %122, ptr %0, align 1, !dbg !9054
  br label %bb298, !dbg !9054

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hcd595295d04895d9E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_103, label %bb102, label %bb111, !dbg !9032

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !9033
  %_93 = xor i1 %_94, true, !dbg !9034
  br i1 %_93, label %bb92, label %bb96, !dbg !9034

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_b60833dfe9d7152efab861bc89ea0c54, i64 27) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !9036
  %125 = zext i1 %124 to i8, !dbg !9036
  store i8 %125, ptr %_99, align 1, !dbg !9036
  %126 = load i8, ptr %_99, align 1, !dbg !9036, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !9036
  %_102 = zext i1 %127 to i64, !dbg !9036
  %128 = icmp eq i64 %_102, 0, !dbg !9036
  br i1 %128, label %bb100, label %bb99, !dbg !9036

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !9037
  %130 = zext i1 %129 to i8, !dbg !9037
  store i8 %130, ptr %_95, align 1, !dbg !9037
  %131 = load i8, ptr %_95, align 1, !dbg !9037, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !9037
  %_98 = zext i1 %132 to i64, !dbg !9037
  %133 = icmp eq i64 %_98, 0, !dbg !9037
  br i1 %133, label %bb96, label %bb95, !dbg !9037

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9055
  %135 = zext i1 %134 to i8, !dbg !9055
  store i8 %135, ptr %0, align 1, !dbg !9055
  br label %bb298, !dbg !9055

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9056
  %137 = zext i1 %136 to i8, !dbg !9056
  store i8 %137, ptr %0, align 1, !dbg !9056
  br label %bb298, !dbg !9056

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h97ca91486715911bE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_114, label %bb113, label %bb122, !dbg !9032

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !9033
  %_104 = xor i1 %_105, true, !dbg !9034
  br i1 %_104, label %bb103, label %bb107, !dbg !9034

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_5eb94a964f4e44a57663de8f144dc156, i64 6) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !9036
  %140 = zext i1 %139 to i8, !dbg !9036
  store i8 %140, ptr %_110, align 1, !dbg !9036
  %141 = load i8, ptr %_110, align 1, !dbg !9036, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !9036
  %_113 = zext i1 %142 to i64, !dbg !9036
  %143 = icmp eq i64 %_113, 0, !dbg !9036
  br i1 %143, label %bb111, label %bb110, !dbg !9036

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !9037
  %145 = zext i1 %144 to i8, !dbg !9037
  store i8 %145, ptr %_106, align 1, !dbg !9037
  %146 = load i8, ptr %_106, align 1, !dbg !9037, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9037
  %_109 = zext i1 %147 to i64, !dbg !9037
  %148 = icmp eq i64 %_109, 0, !dbg !9037
  br i1 %148, label %bb107, label %bb106, !dbg !9037

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9057
  %150 = zext i1 %149 to i8, !dbg !9057
  store i8 %150, ptr %0, align 1, !dbg !9057
  br label %bb298, !dbg !9057

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9058
  %152 = zext i1 %151 to i8, !dbg !9058
  store i8 %152, ptr %0, align 1, !dbg !9058
  br label %bb298, !dbg !9058

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_125 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h4914c4f8bda0b868E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_125, label %bb124, label %bb133, !dbg !9032

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !9033
  %_115 = xor i1 %_116, true, !dbg !9034
  br i1 %_115, label %bb114, label %bb118, !dbg !9034

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_593defa7938df50164d817f0cfd4d23a, i64 17) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !9036
  %155 = zext i1 %154 to i8, !dbg !9036
  store i8 %155, ptr %_121, align 1, !dbg !9036
  %156 = load i8, ptr %_121, align 1, !dbg !9036, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !9036
  %_124 = zext i1 %157 to i64, !dbg !9036
  %158 = icmp eq i64 %_124, 0, !dbg !9036
  br i1 %158, label %bb122, label %bb121, !dbg !9036

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !9037
  %160 = zext i1 %159 to i8, !dbg !9037
  store i8 %160, ptr %_117, align 1, !dbg !9037
  %161 = load i8, ptr %_117, align 1, !dbg !9037, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !9037
  %_120 = zext i1 %162 to i64, !dbg !9037
  %163 = icmp eq i64 %_120, 0, !dbg !9037
  br i1 %163, label %bb118, label %bb117, !dbg !9037

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9059
  %165 = zext i1 %164 to i8, !dbg !9059
  store i8 %165, ptr %0, align 1, !dbg !9059
  br label %bb298, !dbg !9059

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9060
  %167 = zext i1 %166 to i8, !dbg !9060
  store i8 %167, ptr %0, align 1, !dbg !9060
  br label %bb298, !dbg !9060

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hc92e3101bccede13E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_136, label %bb135, label %bb144, !dbg !9032

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !9033
  %_126 = xor i1 %_127, true, !dbg !9034
  br i1 %_126, label %bb125, label %bb129, !dbg !9034

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_8d53f88f3d7a93cc8e077ad1f33a9104, i64 32) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_133) #8, !dbg !9036
  %170 = zext i1 %169 to i8, !dbg !9036
  store i8 %170, ptr %_132, align 1, !dbg !9036
  %171 = load i8, ptr %_132, align 1, !dbg !9036, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !9036
  %_135 = zext i1 %172 to i64, !dbg !9036
  %173 = icmp eq i64 %_135, 0, !dbg !9036
  br i1 %173, label %bb133, label %bb132, !dbg !9036

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_129) #8, !dbg !9037
  %175 = zext i1 %174 to i8, !dbg !9037
  store i8 %175, ptr %_128, align 1, !dbg !9037
  %176 = load i8, ptr %_128, align 1, !dbg !9037, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !9037
  %_131 = zext i1 %177 to i64, !dbg !9037
  %178 = icmp eq i64 %_131, 0, !dbg !9037
  br i1 %178, label %bb129, label %bb128, !dbg !9037

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9061
  %180 = zext i1 %179 to i8, !dbg !9061
  store i8 %180, ptr %0, align 1, !dbg !9061
  br label %bb298, !dbg !9061

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9062
  %182 = zext i1 %181 to i8, !dbg !9062
  store i8 %182, ptr %0, align 1, !dbg !9062
  br label %bb298, !dbg !9062

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_147 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hfd70393e200ef422E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_147, label %bb146, label %bb155, !dbg !9032

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !9033
  %_137 = xor i1 %_138, true, !dbg !9034
  br i1 %_137, label %bb136, label %bb140, !dbg !9034

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_1df2c1684cada007b2ee85606d3db575, i64 9) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_144) #8, !dbg !9036
  %185 = zext i1 %184 to i8, !dbg !9036
  store i8 %185, ptr %_143, align 1, !dbg !9036
  %186 = load i8, ptr %_143, align 1, !dbg !9036, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !9036
  %_146 = zext i1 %187 to i64, !dbg !9036
  %188 = icmp eq i64 %_146, 0, !dbg !9036
  br i1 %188, label %bb144, label %bb143, !dbg !9036

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_140) #8, !dbg !9037
  %190 = zext i1 %189 to i8, !dbg !9037
  store i8 %190, ptr %_139, align 1, !dbg !9037
  %191 = load i8, ptr %_139, align 1, !dbg !9037, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !9037
  %_142 = zext i1 %192 to i64, !dbg !9037
  %193 = icmp eq i64 %_142, 0, !dbg !9037
  br i1 %193, label %bb140, label %bb139, !dbg !9037

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9063
  %195 = zext i1 %194 to i8, !dbg !9063
  store i8 %195, ptr %0, align 1, !dbg !9063
  br label %bb298, !dbg !9063

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9064
  %197 = zext i1 %196 to i8, !dbg !9064
  store i8 %197, ptr %0, align 1, !dbg !9064
  br label %bb298, !dbg !9064

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h450c96ce867b4327E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_158, label %bb157, label %bb166, !dbg !9032

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !9033
  %_148 = xor i1 %_149, true, !dbg !9034
  br i1 %_148, label %bb147, label %bb151, !dbg !9034

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6ba0ccf4bc0e7147ad03b9a461c3b871, i64 26) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_155) #8, !dbg !9036
  %200 = zext i1 %199 to i8, !dbg !9036
  store i8 %200, ptr %_154, align 1, !dbg !9036
  %201 = load i8, ptr %_154, align 1, !dbg !9036, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !9036
  %_157 = zext i1 %202 to i64, !dbg !9036
  %203 = icmp eq i64 %_157, 0, !dbg !9036
  br i1 %203, label %bb155, label %bb154, !dbg !9036

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_151) #8, !dbg !9037
  %205 = zext i1 %204 to i8, !dbg !9037
  store i8 %205, ptr %_150, align 1, !dbg !9037
  %206 = load i8, ptr %_150, align 1, !dbg !9037, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !9037
  %_153 = zext i1 %207 to i64, !dbg !9037
  %208 = icmp eq i64 %_153, 0, !dbg !9037
  br i1 %208, label %bb151, label %bb150, !dbg !9037

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9065
  %210 = zext i1 %209 to i8, !dbg !9065
  store i8 %210, ptr %0, align 1, !dbg !9065
  br label %bb298, !dbg !9065

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9066
  %212 = zext i1 %211 to i8, !dbg !9066
  store i8 %212, ptr %0, align 1, !dbg !9066
  br label %bb298, !dbg !9066

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_169 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h5762ba34852c2bbeE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_169, label %bb168, label %bb177, !dbg !9032

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !9033
  %_159 = xor i1 %_160, true, !dbg !9034
  br i1 %_159, label %bb158, label %bb162, !dbg !9034

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_17d7257c05cbd2a0f0325627d40d56e5, i64 21) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_166) #8, !dbg !9036
  %215 = zext i1 %214 to i8, !dbg !9036
  store i8 %215, ptr %_165, align 1, !dbg !9036
  %216 = load i8, ptr %_165, align 1, !dbg !9036, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !9036
  %_168 = zext i1 %217 to i64, !dbg !9036
  %218 = icmp eq i64 %_168, 0, !dbg !9036
  br i1 %218, label %bb166, label %bb165, !dbg !9036

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_162) #8, !dbg !9037
  %220 = zext i1 %219 to i8, !dbg !9037
  store i8 %220, ptr %_161, align 1, !dbg !9037
  %221 = load i8, ptr %_161, align 1, !dbg !9037, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !9037
  %_164 = zext i1 %222 to i64, !dbg !9037
  %223 = icmp eq i64 %_164, 0, !dbg !9037
  br i1 %223, label %bb162, label %bb161, !dbg !9037

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9067
  %225 = zext i1 %224 to i8, !dbg !9067
  store i8 %225, ptr %0, align 1, !dbg !9067
  br label %bb298, !dbg !9067

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9068
  %227 = zext i1 %226 to i8, !dbg !9068
  store i8 %227, ptr %0, align 1, !dbg !9068
  br label %bb298, !dbg !9068

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h26dd21929228ae2fE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_180, label %bb179, label %bb188, !dbg !9032

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !9033
  %_170 = xor i1 %_171, true, !dbg !9034
  br i1 %_170, label %bb169, label %bb173, !dbg !9034

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_06b7117b18584b484638bd2e31f2c0da, i64 8) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_177) #8, !dbg !9036
  %230 = zext i1 %229 to i8, !dbg !9036
  store i8 %230, ptr %_176, align 1, !dbg !9036
  %231 = load i8, ptr %_176, align 1, !dbg !9036, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !9036
  %_179 = zext i1 %232 to i64, !dbg !9036
  %233 = icmp eq i64 %_179, 0, !dbg !9036
  br i1 %233, label %bb177, label %bb176, !dbg !9036

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_173) #8, !dbg !9037
  %235 = zext i1 %234 to i8, !dbg !9037
  store i8 %235, ptr %_172, align 1, !dbg !9037
  %236 = load i8, ptr %_172, align 1, !dbg !9037, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !9037
  %_175 = zext i1 %237 to i64, !dbg !9037
  %238 = icmp eq i64 %_175, 0, !dbg !9037
  br i1 %238, label %bb173, label %bb172, !dbg !9037

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9069
  %240 = zext i1 %239 to i8, !dbg !9069
  store i8 %240, ptr %0, align 1, !dbg !9069
  br label %bb298, !dbg !9069

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9070
  %242 = zext i1 %241 to i8, !dbg !9070
  store i8 %242, ptr %0, align 1, !dbg !9070
  br label %bb298, !dbg !9070

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h687291ba7d715d9fE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_191, label %bb190, label %bb199, !dbg !9032

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_182 = trunc i8 %243 to i1, !dbg !9033
  %_181 = xor i1 %_182, true, !dbg !9034
  br i1 %_181, label %bb180, label %bb184, !dbg !9034

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_04eb80e29d7a8a2546c9d4a57ad0a35e, i64 4) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_188) #8, !dbg !9036
  %245 = zext i1 %244 to i8, !dbg !9036
  store i8 %245, ptr %_187, align 1, !dbg !9036
  %246 = load i8, ptr %_187, align 1, !dbg !9036, !range !1562, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !9036
  %_190 = zext i1 %247 to i64, !dbg !9036
  %248 = icmp eq i64 %_190, 0, !dbg !9036
  br i1 %248, label %bb188, label %bb187, !dbg !9036

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_184) #8, !dbg !9037
  %250 = zext i1 %249 to i8, !dbg !9037
  store i8 %250, ptr %_183, align 1, !dbg !9037
  %251 = load i8, ptr %_183, align 1, !dbg !9037, !range !1562, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !9037
  %_186 = zext i1 %252 to i64, !dbg !9037
  %253 = icmp eq i64 %_186, 0, !dbg !9037
  br i1 %253, label %bb184, label %bb183, !dbg !9037

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9071
  %255 = zext i1 %254 to i8, !dbg !9071
  store i8 %255, ptr %0, align 1, !dbg !9071
  br label %bb298, !dbg !9071

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9072
  %257 = zext i1 %256 to i8, !dbg !9072
  store i8 %257, ptr %0, align 1, !dbg !9072
  br label %bb298, !dbg !9072

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h8cb3f8ff3f19c009E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_202, label %bb201, label %bb210, !dbg !9032

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_193 = trunc i8 %258 to i1, !dbg !9033
  %_192 = xor i1 %_193, true, !dbg !9034
  br i1 %_192, label %bb191, label %bb195, !dbg !9034

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_2167d3afaab2d6be8311548a92f121fd, i64 7) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_199) #8, !dbg !9036
  %260 = zext i1 %259 to i8, !dbg !9036
  store i8 %260, ptr %_198, align 1, !dbg !9036
  %261 = load i8, ptr %_198, align 1, !dbg !9036, !range !1562, !noundef !25
  %262 = trunc i8 %261 to i1, !dbg !9036
  %_201 = zext i1 %262 to i64, !dbg !9036
  %263 = icmp eq i64 %_201, 0, !dbg !9036
  br i1 %263, label %bb199, label %bb198, !dbg !9036

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_195) #8, !dbg !9037
  %265 = zext i1 %264 to i8, !dbg !9037
  store i8 %265, ptr %_194, align 1, !dbg !9037
  %266 = load i8, ptr %_194, align 1, !dbg !9037, !range !1562, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !9037
  %_197 = zext i1 %267 to i64, !dbg !9037
  %268 = icmp eq i64 %_197, 0, !dbg !9037
  br i1 %268, label %bb195, label %bb194, !dbg !9037

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9073
  %270 = zext i1 %269 to i8, !dbg !9073
  store i8 %270, ptr %0, align 1, !dbg !9073
  br label %bb298, !dbg !9073

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9074
  %272 = zext i1 %271 to i8, !dbg !9074
  store i8 %272, ptr %0, align 1, !dbg !9074
  br label %bb298, !dbg !9074

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_213 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hdeffd2599f1e2cf1E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_213, label %bb212, label %bb221, !dbg !9032

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_204 = trunc i8 %273 to i1, !dbg !9033
  %_203 = xor i1 %_204, true, !dbg !9034
  br i1 %_203, label %bb202, label %bb206, !dbg !9034

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_637e3d682feeec8699edeaa487077351, i64 10) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_210) #8, !dbg !9036
  %275 = zext i1 %274 to i8, !dbg !9036
  store i8 %275, ptr %_209, align 1, !dbg !9036
  %276 = load i8, ptr %_209, align 1, !dbg !9036, !range !1562, !noundef !25
  %277 = trunc i8 %276 to i1, !dbg !9036
  %_212 = zext i1 %277 to i64, !dbg !9036
  %278 = icmp eq i64 %_212, 0, !dbg !9036
  br i1 %278, label %bb210, label %bb209, !dbg !9036

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_206) #8, !dbg !9037
  %280 = zext i1 %279 to i8, !dbg !9037
  store i8 %280, ptr %_205, align 1, !dbg !9037
  %281 = load i8, ptr %_205, align 1, !dbg !9037, !range !1562, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !9037
  %_208 = zext i1 %282 to i64, !dbg !9037
  %283 = icmp eq i64 %_208, 0, !dbg !9037
  br i1 %283, label %bb206, label %bb205, !dbg !9037

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9075
  %285 = zext i1 %284 to i8, !dbg !9075
  store i8 %285, ptr %0, align 1, !dbg !9075
  br label %bb298, !dbg !9075

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9076
  %287 = zext i1 %286 to i8, !dbg !9076
  store i8 %287, ptr %0, align 1, !dbg !9076
  br label %bb298, !dbg !9076

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17he161d523edcfa94fE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_224, label %bb223, label %bb232, !dbg !9032

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_215 = trunc i8 %288 to i1, !dbg !9033
  %_214 = xor i1 %_215, true, !dbg !9034
  br i1 %_214, label %bb213, label %bb217, !dbg !9034

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_565fbeee76b78f614b45f0e4de60d327, i64 36) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_221) #8, !dbg !9036
  %290 = zext i1 %289 to i8, !dbg !9036
  store i8 %290, ptr %_220, align 1, !dbg !9036
  %291 = load i8, ptr %_220, align 1, !dbg !9036, !range !1562, !noundef !25
  %292 = trunc i8 %291 to i1, !dbg !9036
  %_223 = zext i1 %292 to i64, !dbg !9036
  %293 = icmp eq i64 %_223, 0, !dbg !9036
  br i1 %293, label %bb221, label %bb220, !dbg !9036

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_217) #8, !dbg !9037
  %295 = zext i1 %294 to i8, !dbg !9037
  store i8 %295, ptr %_216, align 1, !dbg !9037
  %296 = load i8, ptr %_216, align 1, !dbg !9037, !range !1562, !noundef !25
  %297 = trunc i8 %296 to i1, !dbg !9037
  %_219 = zext i1 %297 to i64, !dbg !9037
  %298 = icmp eq i64 %_219, 0, !dbg !9037
  br i1 %298, label %bb217, label %bb216, !dbg !9037

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9077
  %300 = zext i1 %299 to i8, !dbg !9077
  store i8 %300, ptr %0, align 1, !dbg !9077
  br label %bb298, !dbg !9077

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9078
  %302 = zext i1 %301 to i8, !dbg !9078
  store i8 %302, ptr %0, align 1, !dbg !9078
  br label %bb298, !dbg !9078

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_235 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h044e2a2e739d70baE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_235, label %bb234, label %bb243, !dbg !9032

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_226 = trunc i8 %303 to i1, !dbg !9033
  %_225 = xor i1 %_226, true, !dbg !9034
  br i1 %_225, label %bb224, label %bb228, !dbg !9034

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_9cab844b3adefa1cf8a3e1fb50b53e8b, i64 33) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_232) #8, !dbg !9036
  %305 = zext i1 %304 to i8, !dbg !9036
  store i8 %305, ptr %_231, align 1, !dbg !9036
  %306 = load i8, ptr %_231, align 1, !dbg !9036, !range !1562, !noundef !25
  %307 = trunc i8 %306 to i1, !dbg !9036
  %_234 = zext i1 %307 to i64, !dbg !9036
  %308 = icmp eq i64 %_234, 0, !dbg !9036
  br i1 %308, label %bb232, label %bb231, !dbg !9036

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_228) #8, !dbg !9037
  %310 = zext i1 %309 to i8, !dbg !9037
  store i8 %310, ptr %_227, align 1, !dbg !9037
  %311 = load i8, ptr %_227, align 1, !dbg !9037, !range !1562, !noundef !25
  %312 = trunc i8 %311 to i1, !dbg !9037
  %_230 = zext i1 %312 to i64, !dbg !9037
  %313 = icmp eq i64 %_230, 0, !dbg !9037
  br i1 %313, label %bb228, label %bb227, !dbg !9037

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9079
  %315 = zext i1 %314 to i8, !dbg !9079
  store i8 %315, ptr %0, align 1, !dbg !9079
  br label %bb298, !dbg !9079

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9080
  %317 = zext i1 %316 to i8, !dbg !9080
  store i8 %317, ptr %0, align 1, !dbg !9080
  br label %bb298, !dbg !9080

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_246 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h55d8097cef2fafe1E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_246, label %bb245, label %bb254, !dbg !9032

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_237 = trunc i8 %318 to i1, !dbg !9033
  %_236 = xor i1 %_237, true, !dbg !9034
  br i1 %_236, label %bb235, label %bb239, !dbg !9034

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3f25cddaa33e0015fc60a6f4108cdb86, i64 19) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_243) #8, !dbg !9036
  %320 = zext i1 %319 to i8, !dbg !9036
  store i8 %320, ptr %_242, align 1, !dbg !9036
  %321 = load i8, ptr %_242, align 1, !dbg !9036, !range !1562, !noundef !25
  %322 = trunc i8 %321 to i1, !dbg !9036
  %_245 = zext i1 %322 to i64, !dbg !9036
  %323 = icmp eq i64 %_245, 0, !dbg !9036
  br i1 %323, label %bb243, label %bb242, !dbg !9036

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_239) #8, !dbg !9037
  %325 = zext i1 %324 to i8, !dbg !9037
  store i8 %325, ptr %_238, align 1, !dbg !9037
  %326 = load i8, ptr %_238, align 1, !dbg !9037, !range !1562, !noundef !25
  %327 = trunc i8 %326 to i1, !dbg !9037
  %_241 = zext i1 %327 to i64, !dbg !9037
  %328 = icmp eq i64 %_241, 0, !dbg !9037
  br i1 %328, label %bb239, label %bb238, !dbg !9037

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9081
  %330 = zext i1 %329 to i8, !dbg !9081
  store i8 %330, ptr %0, align 1, !dbg !9081
  br label %bb298, !dbg !9081

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9082
  %332 = zext i1 %331 to i8, !dbg !9082
  store i8 %332, ptr %0, align 1, !dbg !9082
  br label %bb298, !dbg !9082

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_257 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h0c5e22a6789731feE"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_257, label %bb256, label %bb265, !dbg !9032

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_248 = trunc i8 %333 to i1, !dbg !9033
  %_247 = xor i1 %_248, true, !dbg !9034
  br i1 %_247, label %bb246, label %bb250, !dbg !9034

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_254) #8, !dbg !9036
  %335 = zext i1 %334 to i8, !dbg !9036
  store i8 %335, ptr %_253, align 1, !dbg !9036
  %336 = load i8, ptr %_253, align 1, !dbg !9036, !range !1562, !noundef !25
  %337 = trunc i8 %336 to i1, !dbg !9036
  %_256 = zext i1 %337 to i64, !dbg !9036
  %338 = icmp eq i64 %_256, 0, !dbg !9036
  br i1 %338, label %bb254, label %bb253, !dbg !9036

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_250) #8, !dbg !9037
  %340 = zext i1 %339 to i8, !dbg !9037
  store i8 %340, ptr %_249, align 1, !dbg !9037
  %341 = load i8, ptr %_249, align 1, !dbg !9037, !range !1562, !noundef !25
  %342 = trunc i8 %341 to i1, !dbg !9037
  %_252 = zext i1 %342 to i64, !dbg !9037
  %343 = icmp eq i64 %_252, 0, !dbg !9037
  br i1 %343, label %bb250, label %bb249, !dbg !9037

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9083
  %345 = zext i1 %344 to i8, !dbg !9083
  store i8 %345, ptr %0, align 1, !dbg !9083
  br label %bb298, !dbg !9083

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9084
  %347 = zext i1 %346 to i8, !dbg !9084
  store i8 %347, ptr %0, align 1, !dbg !9084
  br label %bb298, !dbg !9084

bb265:                                            ; preds = %bb261, %bb254
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_268 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h173837ffb871b529E"(ptr align 8 %self) #8, !dbg !9032
  br i1 %_268, label %bb267, label %bb276, !dbg !9032

bb256:                                            ; preds = %bb254
  %348 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_259 = trunc i8 %348 to i1, !dbg !9033
  %_258 = xor i1 %_259, true, !dbg !9034
  br i1 %_258, label %bb257, label %bb261, !dbg !9034

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_878468e6ca3ee071fdc9642b45f9e302, i64 24) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_265) #8, !dbg !9036
  %350 = zext i1 %349 to i8, !dbg !9036
  store i8 %350, ptr %_264, align 1, !dbg !9036
  %351 = load i8, ptr %_264, align 1, !dbg !9036, !range !1562, !noundef !25
  %352 = trunc i8 %351 to i1, !dbg !9036
  %_267 = zext i1 %352 to i64, !dbg !9036
  %353 = icmp eq i64 %_267, 0, !dbg !9036
  br i1 %353, label %bb265, label %bb264, !dbg !9036

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_261) #8, !dbg !9037
  %355 = zext i1 %354 to i8, !dbg !9037
  store i8 %355, ptr %_260, align 1, !dbg !9037
  %356 = load i8, ptr %_260, align 1, !dbg !9037, !range !1562, !noundef !25
  %357 = trunc i8 %356 to i1, !dbg !9037
  %_263 = zext i1 %357 to i64, !dbg !9037
  %358 = icmp eq i64 %_263, 0, !dbg !9037
  br i1 %358, label %bb261, label %bb260, !dbg !9037

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9085
  %360 = zext i1 %359 to i8, !dbg !9085
  store i8 %360, ptr %0, align 1, !dbg !9085
  br label %bb298, !dbg !9085

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9086
  %362 = zext i1 %361 to i8, !dbg !9086
  store i8 %362, ptr %0, align 1, !dbg !9086
  br label %bb298, !dbg !9086

bb276:                                            ; preds = %bb272, %bb265
  %_280 = load i64, ptr %self, align 8, !dbg !9087, !noundef !25
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h9f0e44af21be601cE() #8, !dbg !9088
  store i64 %363, ptr %_284, align 8, !dbg !9088
; call x86_64::registers::control::Cr4Flags::bits
  %_282 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h3d18385bc66f3fb9E(ptr align 8 %_284) #8, !dbg !9088
  %_281 = xor i64 %_282, -1, !dbg !9089
  %364 = and i64 %_280, %_281, !dbg !9087
  store i64 %364, ptr %extra_bits, align 8, !dbg !9087
  %_285 = load i64, ptr %extra_bits, align 8, !dbg !9090, !noundef !25
  %365 = icmp eq i64 %_285, 0, !dbg !9090
  br i1 %365, label %bb292, label %bb279, !dbg !9090

bb267:                                            ; preds = %bb265
  %366 = load i8, ptr %first, align 1, !dbg !9033, !range !1562, !noundef !25
  %_270 = trunc i8 %366 to i1, !dbg !9033
  %_269 = xor i1 %_270, true, !dbg !9034
  br i1 %_269, label %bb268, label %bb272, !dbg !9034

bb272:                                            ; preds = %bb268, %bb267
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_276 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_de1297b283ef11133563bc0f4439f8ff, i64 25) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %367 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_276) #8, !dbg !9036
  %368 = zext i1 %367 to i8, !dbg !9036
  store i8 %368, ptr %_275, align 1, !dbg !9036
  %369 = load i8, ptr %_275, align 1, !dbg !9036, !range !1562, !noundef !25
  %370 = trunc i8 %369 to i1, !dbg !9036
  %_278 = zext i1 %370 to i64, !dbg !9036
  %371 = icmp eq i64 %_278, 0, !dbg !9036
  br i1 %371, label %bb276, label %bb275, !dbg !9036

bb268:                                            ; preds = %bb267
; call core::fmt::Formatter::write_str
  %_272 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %372 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_272) #8, !dbg !9037
  %373 = zext i1 %372 to i8, !dbg !9037
  store i8 %373, ptr %_271, align 1, !dbg !9037
  %374 = load i8, ptr %_271, align 1, !dbg !9037, !range !1562, !noundef !25
  %375 = trunc i8 %374 to i1, !dbg !9037
  %_274 = zext i1 %375 to i64, !dbg !9037
  %376 = icmp eq i64 %_274, 0, !dbg !9037
  br i1 %376, label %bb272, label %bb271, !dbg !9037

bb271:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %377 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9091
  %378 = zext i1 %377 to i8, !dbg !9091
  store i8 %378, ptr %0, align 1, !dbg !9091
  br label %bb298, !dbg !9091

bb275:                                            ; preds = %bb272
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9092
  %380 = zext i1 %379 to i8, !dbg !9092
  store i8 %380, ptr %0, align 1, !dbg !9092
  br label %bb298, !dbg !9092

bb292:                                            ; preds = %bb287, %bb276
  %381 = load i8, ptr %first, align 1, !dbg !9093, !range !1562, !noundef !25
  %_300 = trunc i8 %381 to i1, !dbg !9093
  br i1 %_300, label %bb293, label %bb297, !dbg !9093

bb279:                                            ; preds = %bb276
  %382 = load i8, ptr %first, align 1, !dbg !9094, !range !1562, !noundef !25
  %_287 = trunc i8 %382 to i1, !dbg !9094
  %_286 = xor i1 %_287, true, !dbg !9095
  br i1 %_286, label %bb280, label %bb284, !dbg !9095

bb284:                                            ; preds = %bb280, %bb279
  store i8 0, ptr %first, align 1, !dbg !9096
; call core::fmt::Formatter::write_str
  %_293 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9097
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %383 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_293) #8, !dbg !9097
  %384 = zext i1 %383 to i8, !dbg !9097
  store i8 %384, ptr %_292, align 1, !dbg !9097
  %385 = load i8, ptr %_292, align 1, !dbg !9097, !range !1562, !noundef !25
  %386 = trunc i8 %385 to i1, !dbg !9097
  %_295 = zext i1 %386 to i64, !dbg !9097
  %387 = icmp eq i64 %_295, 0, !dbg !9097
  br i1 %387, label %bb287, label %bb288, !dbg !9097

bb280:                                            ; preds = %bb279
; call core::fmt::Formatter::write_str
  %_289 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9098
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %388 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_289) #8, !dbg !9098
  %389 = zext i1 %388 to i8, !dbg !9098
  store i8 %389, ptr %_288, align 1, !dbg !9098
  %390 = load i8, ptr %_288, align 1, !dbg !9098, !range !1562, !noundef !25
  %391 = trunc i8 %390 to i1, !dbg !9098
  %_291 = zext i1 %391 to i64, !dbg !9098
  %392 = icmp eq i64 %_291, 0, !dbg !9098
  br i1 %392, label %bb284, label %bb283, !dbg !9098

bb283:                                            ; preds = %bb280
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %393 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9099
  %394 = zext i1 %393 to i8, !dbg !9099
  store i8 %394, ptr %0, align 1, !dbg !9099
  br label %bb298, !dbg !9099

bb287:                                            ; preds = %bb284
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_297 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9100
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %395 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_297) #8, !dbg !9100
  %396 = zext i1 %395 to i8, !dbg !9100
  store i8 %396, ptr %_296, align 1, !dbg !9100
  %397 = load i8, ptr %_296, align 1, !dbg !9100, !range !1562, !noundef !25
  %398 = trunc i8 %397 to i1, !dbg !9100
  %_299 = zext i1 %398 to i64, !dbg !9100
  %399 = icmp eq i64 %_299, 0, !dbg !9100
  br i1 %399, label %bb292, label %bb291, !dbg !9100

bb288:                                            ; preds = %bb284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %400 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9101
  %401 = zext i1 %400 to i8, !dbg !9101
  store i8 %401, ptr %0, align 1, !dbg !9101
  br label %bb298, !dbg !9101

bb291:                                            ; preds = %bb287
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %402 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9102
  %403 = zext i1 %402 to i8, !dbg !9102
  store i8 %403, ptr %0, align 1, !dbg !9102
  br label %bb298, !dbg !9102

bb297:                                            ; preds = %bb293, %bb292
  store i8 0, ptr %0, align 1, !dbg !9103
  br label %bb298, !dbg !9039

bb293:                                            ; preds = %bb292
; call core::fmt::Formatter::write_str
  %_302 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9104
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %404 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_302) #8, !dbg !9104
  %405 = zext i1 %404 to i8, !dbg !9104
  store i8 %405, ptr %_301, align 1, !dbg !9104
  %406 = load i8, ptr %_301, align 1, !dbg !9104, !range !1562, !noundef !25
  %407 = trunc i8 %406 to i1, !dbg !9104
  %_304 = zext i1 %407 to i64, !dbg !9104
  %408 = icmp eq i64 %_304, 0, !dbg !9104
  br i1 %408, label %bb297, label %bb296, !dbg !9104

bb296:                                            ; preds = %bb293
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %409 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9105
  %410 = zext i1 %409 to i8, !dbg !9105
  store i8 %410, ptr %0, align 1, !dbg !9105
  br label %bb298, !dbg !9105

bb6:                                              ; No predecessors!
  unreachable, !dbg !9037
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfbd987239c7f29e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9106 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9109, metadata !DIExpression()), !dbg !9111
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9110, metadata !DIExpression()), !dbg !9112
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9113
  ret i1 %0, !dbg !9114
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd62af6d1619d818bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9115 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9118, metadata !DIExpression()), !dbg !9120
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9119, metadata !DIExpression()), !dbg !9121
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9122
  ret i1 %0, !dbg !9123
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha65c76fb75673d0fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9124 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9127, metadata !DIExpression()), !dbg !9129
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9128, metadata !DIExpression()), !dbg !9130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9131
  ret i1 %0, !dbg !9132
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he7b47abf6358de0aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9133 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9136, metadata !DIExpression()), !dbg !9138
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9137, metadata !DIExpression()), !dbg !9139
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9140
  ret i1 %0, !dbg !9141
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h9f0e44af21be601cE() unnamed_addr #0 !dbg !9142 {
start:
  %0 = alloca i64, align 8
  store i64 33521663, ptr %0, align 8, !dbg !9146
  %1 = load i64, ptr %0, align 8, !dbg !9147, !noundef !25
  ret i64 %1, !dbg !9147
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h3d18385bc66f3fb9E(ptr align 8 %self) unnamed_addr #0 !dbg !9148 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9153, metadata !DIExpression()), !dbg !9154
  %0 = load i64, ptr %self, align 8, !dbg !9155, !noundef !25
  ret i64 %0, !dbg !9156
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h3018e99c0773bd35E"(ptr align 8 %self) unnamed_addr #0 !dbg !9157 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9163, metadata !DIExpression()), !dbg !9165
  br i1 false, label %bb2, label %bb1, !dbg !9165

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9165, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9165
  %1 = zext i1 %_5 to i8, !dbg !9165
  store i8 %1, ptr %_2, align 1, !dbg !9165
  br label %bb3, !dbg !9165

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9165
  br label %bb3, !dbg !9165

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9165, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9165
  br i1 %3, label %bb4, label %bb5, !dbg !9165

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9165, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !9165
  %4 = icmp eq i64 %_7, 1, !dbg !9165
  %5 = zext i1 %4 to i8, !dbg !9165
  store i8 %5, ptr %0, align 1, !dbg !9165
  br label %bb6, !dbg !9165

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9165
  br label %bb6, !dbg !9165

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9166, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9166
  ret i1 %7, !dbg !9166
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h7d0d6aed59f89610E"(ptr align 8 %self) unnamed_addr #0 !dbg !9167 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9169, metadata !DIExpression()), !dbg !9171
  br i1 false, label %bb2, label %bb1, !dbg !9171

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9171, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9171
  %1 = zext i1 %_5 to i8, !dbg !9171
  store i8 %1, ptr %_2, align 1, !dbg !9171
  br label %bb3, !dbg !9171

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9171
  br label %bb3, !dbg !9171

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9171, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9171
  br i1 %3, label %bb4, label %bb5, !dbg !9171

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9171, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !9171
  %4 = icmp eq i64 %_7, 2, !dbg !9171
  %5 = zext i1 %4 to i8, !dbg !9171
  store i8 %5, ptr %0, align 1, !dbg !9171
  br label %bb6, !dbg !9171

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9171
  br label %bb6, !dbg !9171

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9172, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9172
  ret i1 %7, !dbg !9172
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h662896fe71c5ed3eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9173 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9175, metadata !DIExpression()), !dbg !9177
  br i1 false, label %bb2, label %bb1, !dbg !9177

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9177, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9177
  %1 = zext i1 %_5 to i8, !dbg !9177
  store i8 %1, ptr %_2, align 1, !dbg !9177
  br label %bb3, !dbg !9177

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9177
  br label %bb3, !dbg !9177

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9177, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9177
  br i1 %3, label %bb4, label %bb5, !dbg !9177

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9177, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !9177
  %4 = icmp eq i64 %_7, 4, !dbg !9177
  %5 = zext i1 %4 to i8, !dbg !9177
  store i8 %5, ptr %0, align 1, !dbg !9177
  br label %bb6, !dbg !9177

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9177
  br label %bb6, !dbg !9177

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9178, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9178
  ret i1 %7, !dbg !9178
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h240dc27e96cabcaeE"(ptr align 8 %self) unnamed_addr #0 !dbg !9179 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9181, metadata !DIExpression()), !dbg !9183
  br i1 false, label %bb2, label %bb1, !dbg !9183

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9183, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9183
  %1 = zext i1 %_5 to i8, !dbg !9183
  store i8 %1, ptr %_2, align 1, !dbg !9183
  br label %bb3, !dbg !9183

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9183
  br label %bb3, !dbg !9183

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9183, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9183
  br i1 %3, label %bb4, label %bb5, !dbg !9183

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9183, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !9183
  %4 = icmp eq i64 %_7, 8, !dbg !9183
  %5 = zext i1 %4 to i8, !dbg !9183
  store i8 %5, ptr %0, align 1, !dbg !9183
  br label %bb6, !dbg !9183

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9183
  br label %bb6, !dbg !9183

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9184, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9184
  ret i1 %7, !dbg !9184
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h37ab4b39daa75c4fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9185 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9187, metadata !DIExpression()), !dbg !9189
  br i1 false, label %bb2, label %bb1, !dbg !9189

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9189, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9189
  %1 = zext i1 %_5 to i8, !dbg !9189
  store i8 %1, ptr %_2, align 1, !dbg !9189
  br label %bb3, !dbg !9189

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9189
  br label %bb3, !dbg !9189

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9189, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9189
  br i1 %3, label %bb4, label %bb5, !dbg !9189

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9189, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !9189
  %4 = icmp eq i64 %_7, 16, !dbg !9189
  %5 = zext i1 %4 to i8, !dbg !9189
  store i8 %5, ptr %0, align 1, !dbg !9189
  br label %bb6, !dbg !9189

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9189
  br label %bb6, !dbg !9189

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9190, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9190
  ret i1 %7, !dbg !9190
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h0ff1866cf1b1a458E"(ptr align 8 %self) unnamed_addr #0 !dbg !9191 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9193, metadata !DIExpression()), !dbg !9195
  br i1 false, label %bb2, label %bb1, !dbg !9195

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9195, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9195
  %1 = zext i1 %_5 to i8, !dbg !9195
  store i8 %1, ptr %_2, align 1, !dbg !9195
  br label %bb3, !dbg !9195

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9195
  br label %bb3, !dbg !9195

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9195, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9195
  br i1 %3, label %bb4, label %bb5, !dbg !9195

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9195, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !9195
  %4 = icmp eq i64 %_7, 32, !dbg !9195
  %5 = zext i1 %4 to i8, !dbg !9195
  store i8 %5, ptr %0, align 1, !dbg !9195
  br label %bb6, !dbg !9195

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9195
  br label %bb6, !dbg !9195

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9196, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9196
  ret i1 %7, !dbg !9196
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h08c59e1540232702E"(ptr align 8 %self) unnamed_addr #0 !dbg !9197 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9199, metadata !DIExpression()), !dbg !9201
  br i1 false, label %bb2, label %bb1, !dbg !9201

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9201, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9201
  %1 = zext i1 %_5 to i8, !dbg !9201
  store i8 %1, ptr %_2, align 1, !dbg !9201
  br label %bb3, !dbg !9201

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9201
  br label %bb3, !dbg !9201

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9201, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9201
  br i1 %3, label %bb4, label %bb5, !dbg !9201

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9201, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !9201
  %4 = icmp eq i64 %_7, 64, !dbg !9201
  %5 = zext i1 %4 to i8, !dbg !9201
  store i8 %5, ptr %0, align 1, !dbg !9201
  br label %bb6, !dbg !9201

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9201
  br label %bb6, !dbg !9201

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9202, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9202
  ret i1 %7, !dbg !9202
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17hfdfc7d52167e3ee0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9203 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9205, metadata !DIExpression()), !dbg !9207
  br i1 false, label %bb2, label %bb1, !dbg !9207

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9207, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9207
  %1 = zext i1 %_5 to i8, !dbg !9207
  store i8 %1, ptr %_2, align 1, !dbg !9207
  br label %bb3, !dbg !9207

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9207
  br label %bb3, !dbg !9207

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9207, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9207
  br i1 %3, label %bb4, label %bb5, !dbg !9207

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9207, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !9207
  %4 = icmp eq i64 %_7, 128, !dbg !9207
  %5 = zext i1 %4 to i8, !dbg !9207
  store i8 %5, ptr %0, align 1, !dbg !9207
  br label %bb6, !dbg !9207

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9207
  br label %bb6, !dbg !9207

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9208, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9208
  ret i1 %7, !dbg !9208
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h223d0c9fca0effc1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9209 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9211, metadata !DIExpression()), !dbg !9213
  br i1 false, label %bb2, label %bb1, !dbg !9213

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9213, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9213
  %1 = zext i1 %_5 to i8, !dbg !9213
  store i8 %1, ptr %_2, align 1, !dbg !9213
  br label %bb3, !dbg !9213

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9213
  br label %bb3, !dbg !9213

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9213, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9213
  br i1 %3, label %bb4, label %bb5, !dbg !9213

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9213, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !9213
  %4 = icmp eq i64 %_7, 256, !dbg !9213
  %5 = zext i1 %4 to i8, !dbg !9213
  store i8 %5, ptr %0, align 1, !dbg !9213
  br label %bb6, !dbg !9213

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9213
  br label %bb6, !dbg !9213

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9214, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9214
  ret i1 %7, !dbg !9214
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hcd595295d04895d9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9215 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9217, metadata !DIExpression()), !dbg !9219
  br i1 false, label %bb2, label %bb1, !dbg !9219

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9219, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9219
  %1 = zext i1 %_5 to i8, !dbg !9219
  store i8 %1, ptr %_2, align 1, !dbg !9219
  br label %bb3, !dbg !9219

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9219
  br label %bb3, !dbg !9219

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9219, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9219
  br i1 %3, label %bb4, label %bb5, !dbg !9219

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9219, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !9219
  %4 = icmp eq i64 %_7, 512, !dbg !9219
  %5 = zext i1 %4 to i8, !dbg !9219
  store i8 %5, ptr %0, align 1, !dbg !9219
  br label %bb6, !dbg !9219

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9219
  br label %bb6, !dbg !9219

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9220, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9220
  ret i1 %7, !dbg !9220
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h97ca91486715911bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9221 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9223, metadata !DIExpression()), !dbg !9225
  br i1 false, label %bb2, label %bb1, !dbg !9225

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9225, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9225
  %1 = zext i1 %_5 to i8, !dbg !9225
  store i8 %1, ptr %_2, align 1, !dbg !9225
  br label %bb3, !dbg !9225

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9225
  br label %bb3, !dbg !9225

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9225, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9225
  br i1 %3, label %bb4, label %bb5, !dbg !9225

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9225, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !9225
  %4 = icmp eq i64 %_7, 1024, !dbg !9225
  %5 = zext i1 %4 to i8, !dbg !9225
  store i8 %5, ptr %0, align 1, !dbg !9225
  br label %bb6, !dbg !9225

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9225
  br label %bb6, !dbg !9225

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9226, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9226
  ret i1 %7, !dbg !9226
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h4914c4f8bda0b868E"(ptr align 8 %self) unnamed_addr #0 !dbg !9227 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9229, metadata !DIExpression()), !dbg !9231
  br i1 false, label %bb2, label %bb1, !dbg !9231

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9231, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9231
  %1 = zext i1 %_5 to i8, !dbg !9231
  store i8 %1, ptr %_2, align 1, !dbg !9231
  br label %bb3, !dbg !9231

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9231
  br label %bb3, !dbg !9231

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9231, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9231
  br i1 %3, label %bb4, label %bb5, !dbg !9231

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9231, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !9231
  %4 = icmp eq i64 %_7, 2048, !dbg !9231
  %5 = zext i1 %4 to i8, !dbg !9231
  store i8 %5, ptr %0, align 1, !dbg !9231
  br label %bb6, !dbg !9231

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9231
  br label %bb6, !dbg !9231

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9232, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9232
  ret i1 %7, !dbg !9232
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hc92e3101bccede13E"(ptr align 8 %self) unnamed_addr #0 !dbg !9233 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9235, metadata !DIExpression()), !dbg !9237
  br i1 false, label %bb2, label %bb1, !dbg !9237

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9237, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9237
  %1 = zext i1 %_5 to i8, !dbg !9237
  store i8 %1, ptr %_2, align 1, !dbg !9237
  br label %bb3, !dbg !9237

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9237
  br label %bb3, !dbg !9237

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9237, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9237
  br i1 %3, label %bb4, label %bb5, !dbg !9237

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9237, !noundef !25
  %_7 = and i64 %_8, 4096, !dbg !9237
  %4 = icmp eq i64 %_7, 4096, !dbg !9237
  %5 = zext i1 %4 to i8, !dbg !9237
  store i8 %5, ptr %0, align 1, !dbg !9237
  br label %bb6, !dbg !9237

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9237
  br label %bb6, !dbg !9237

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9238, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9238
  ret i1 %7, !dbg !9238
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hfd70393e200ef422E"(ptr align 8 %self) unnamed_addr #0 !dbg !9239 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9241, metadata !DIExpression()), !dbg !9243
  br i1 false, label %bb2, label %bb1, !dbg !9243

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9243, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9243
  %1 = zext i1 %_5 to i8, !dbg !9243
  store i8 %1, ptr %_2, align 1, !dbg !9243
  br label %bb3, !dbg !9243

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9243
  br label %bb3, !dbg !9243

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9243, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9243
  br i1 %3, label %bb4, label %bb5, !dbg !9243

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9243, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !9243
  %4 = icmp eq i64 %_7, 8192, !dbg !9243
  %5 = zext i1 %4 to i8, !dbg !9243
  store i8 %5, ptr %0, align 1, !dbg !9243
  br label %bb6, !dbg !9243

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9243
  br label %bb6, !dbg !9243

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9244, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9244
  ret i1 %7, !dbg !9244
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h450c96ce867b4327E"(ptr align 8 %self) unnamed_addr #0 !dbg !9245 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9247, metadata !DIExpression()), !dbg !9249
  br i1 false, label %bb2, label %bb1, !dbg !9249

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9249, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9249
  %1 = zext i1 %_5 to i8, !dbg !9249
  store i8 %1, ptr %_2, align 1, !dbg !9249
  br label %bb3, !dbg !9249

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9249
  br label %bb3, !dbg !9249

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9249, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9249
  br i1 %3, label %bb4, label %bb5, !dbg !9249

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9249, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !9249
  %4 = icmp eq i64 %_7, 16384, !dbg !9249
  %5 = zext i1 %4 to i8, !dbg !9249
  store i8 %5, ptr %0, align 1, !dbg !9249
  br label %bb6, !dbg !9249

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9249
  br label %bb6, !dbg !9249

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9250, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9250
  ret i1 %7, !dbg !9250
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h5762ba34852c2bbeE"(ptr align 8 %self) unnamed_addr #0 !dbg !9251 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9253, metadata !DIExpression()), !dbg !9255
  br i1 false, label %bb2, label %bb1, !dbg !9255

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9255, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9255
  %1 = zext i1 %_5 to i8, !dbg !9255
  store i8 %1, ptr %_2, align 1, !dbg !9255
  br label %bb3, !dbg !9255

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9255
  br label %bb3, !dbg !9255

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9255, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9255
  br i1 %3, label %bb4, label %bb5, !dbg !9255

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9255, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !9255
  %4 = icmp eq i64 %_7, 65536, !dbg !9255
  %5 = zext i1 %4 to i8, !dbg !9255
  store i8 %5, ptr %0, align 1, !dbg !9255
  br label %bb6, !dbg !9255

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9255
  br label %bb6, !dbg !9255

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9256, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9256
  ret i1 %7, !dbg !9256
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h26dd21929228ae2fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9257 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9259, metadata !DIExpression()), !dbg !9261
  br i1 false, label %bb2, label %bb1, !dbg !9261

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9261, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9261
  %1 = zext i1 %_5 to i8, !dbg !9261
  store i8 %1, ptr %_2, align 1, !dbg !9261
  br label %bb3, !dbg !9261

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9261
  br label %bb3, !dbg !9261

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9261, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9261
  br i1 %3, label %bb4, label %bb5, !dbg !9261

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9261, !noundef !25
  %_7 = and i64 %_8, 131072, !dbg !9261
  %4 = icmp eq i64 %_7, 131072, !dbg !9261
  %5 = zext i1 %4 to i8, !dbg !9261
  store i8 %5, ptr %0, align 1, !dbg !9261
  br label %bb6, !dbg !9261

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9261
  br label %bb6, !dbg !9261

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9262, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9262
  ret i1 %7, !dbg !9262
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h687291ba7d715d9fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9263 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9265, metadata !DIExpression()), !dbg !9267
  br i1 false, label %bb2, label %bb1, !dbg !9267

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9267, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9267
  %1 = zext i1 %_5 to i8, !dbg !9267
  store i8 %1, ptr %_2, align 1, !dbg !9267
  br label %bb3, !dbg !9267

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9267
  br label %bb3, !dbg !9267

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9267, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9267
  br i1 %3, label %bb4, label %bb5, !dbg !9267

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9267, !noundef !25
  %_7 = and i64 %_8, 262144, !dbg !9267
  %4 = icmp eq i64 %_7, 262144, !dbg !9267
  %5 = zext i1 %4 to i8, !dbg !9267
  store i8 %5, ptr %0, align 1, !dbg !9267
  br label %bb6, !dbg !9267

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9267
  br label %bb6, !dbg !9267

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9268, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9268
  ret i1 %7, !dbg !9268
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h8cb3f8ff3f19c009E"(ptr align 8 %self) unnamed_addr #0 !dbg !9269 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9271, metadata !DIExpression()), !dbg !9273
  br i1 false, label %bb2, label %bb1, !dbg !9273

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9273, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9273
  %1 = zext i1 %_5 to i8, !dbg !9273
  store i8 %1, ptr %_2, align 1, !dbg !9273
  br label %bb3, !dbg !9273

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9273
  br label %bb3, !dbg !9273

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9273, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9273
  br i1 %3, label %bb4, label %bb5, !dbg !9273

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9273, !noundef !25
  %_7 = and i64 %_8, 524288, !dbg !9273
  %4 = icmp eq i64 %_7, 524288, !dbg !9273
  %5 = zext i1 %4 to i8, !dbg !9273
  store i8 %5, ptr %0, align 1, !dbg !9273
  br label %bb6, !dbg !9273

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9273
  br label %bb6, !dbg !9273

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9274, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9274
  ret i1 %7, !dbg !9274
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hdeffd2599f1e2cf1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9275 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9277, metadata !DIExpression()), !dbg !9279
  br i1 false, label %bb2, label %bb1, !dbg !9279

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9279, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9279
  %1 = zext i1 %_5 to i8, !dbg !9279
  store i8 %1, ptr %_2, align 1, !dbg !9279
  br label %bb3, !dbg !9279

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9279
  br label %bb3, !dbg !9279

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9279, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9279
  br i1 %3, label %bb4, label %bb5, !dbg !9279

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9279, !noundef !25
  %_7 = and i64 %_8, 1048576, !dbg !9279
  %4 = icmp eq i64 %_7, 1048576, !dbg !9279
  %5 = zext i1 %4 to i8, !dbg !9279
  store i8 %5, ptr %0, align 1, !dbg !9279
  br label %bb6, !dbg !9279

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9279
  br label %bb6, !dbg !9279

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9280, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9280
  ret i1 %7, !dbg !9280
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17he161d523edcfa94fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9281 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9283, metadata !DIExpression()), !dbg !9285
  br i1 false, label %bb2, label %bb1, !dbg !9285

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9285, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9285
  %1 = zext i1 %_5 to i8, !dbg !9285
  store i8 %1, ptr %_2, align 1, !dbg !9285
  br label %bb3, !dbg !9285

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9285
  br label %bb3, !dbg !9285

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9285, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9285
  br i1 %3, label %bb4, label %bb5, !dbg !9285

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9285, !noundef !25
  %_7 = and i64 %_8, 2097152, !dbg !9285
  %4 = icmp eq i64 %_7, 2097152, !dbg !9285
  %5 = zext i1 %4 to i8, !dbg !9285
  store i8 %5, ptr %0, align 1, !dbg !9285
  br label %bb6, !dbg !9285

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9285
  br label %bb6, !dbg !9285

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9286, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9286
  ret i1 %7, !dbg !9286
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h044e2a2e739d70baE"(ptr align 8 %self) unnamed_addr #0 !dbg !9287 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9289, metadata !DIExpression()), !dbg !9291
  br i1 false, label %bb2, label %bb1, !dbg !9291

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9291, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9291
  %1 = zext i1 %_5 to i8, !dbg !9291
  store i8 %1, ptr %_2, align 1, !dbg !9291
  br label %bb3, !dbg !9291

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9291
  br label %bb3, !dbg !9291

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9291, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9291
  br i1 %3, label %bb4, label %bb5, !dbg !9291

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9291, !noundef !25
  %_7 = and i64 %_8, 4194304, !dbg !9291
  %4 = icmp eq i64 %_7, 4194304, !dbg !9291
  %5 = zext i1 %4 to i8, !dbg !9291
  store i8 %5, ptr %0, align 1, !dbg !9291
  br label %bb6, !dbg !9291

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9291
  br label %bb6, !dbg !9291

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9292, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9292
  ret i1 %7, !dbg !9292
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h55d8097cef2fafe1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9293 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9295, metadata !DIExpression()), !dbg !9297
  br i1 false, label %bb2, label %bb1, !dbg !9297

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9297, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9297
  %1 = zext i1 %_5 to i8, !dbg !9297
  store i8 %1, ptr %_2, align 1, !dbg !9297
  br label %bb3, !dbg !9297

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9297
  br label %bb3, !dbg !9297

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9297, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9297
  br i1 %3, label %bb4, label %bb5, !dbg !9297

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9297, !noundef !25
  %_7 = and i64 %_8, 4194304, !dbg !9297
  %4 = icmp eq i64 %_7, 4194304, !dbg !9297
  %5 = zext i1 %4 to i8, !dbg !9297
  store i8 %5, ptr %0, align 1, !dbg !9297
  br label %bb6, !dbg !9297

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9297
  br label %bb6, !dbg !9297

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9298, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9298
  ret i1 %7, !dbg !9298
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h0c5e22a6789731feE"(ptr align 8 %self) unnamed_addr #0 !dbg !9299 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9301, metadata !DIExpression()), !dbg !9303
  br i1 false, label %bb2, label %bb1, !dbg !9303

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9303, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9303
  %1 = zext i1 %_5 to i8, !dbg !9303
  store i8 %1, ptr %_2, align 1, !dbg !9303
  br label %bb3, !dbg !9303

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9303
  br label %bb3, !dbg !9303

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9303, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9303
  br i1 %3, label %bb4, label %bb5, !dbg !9303

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9303, !noundef !25
  %_7 = and i64 %_8, 8388608, !dbg !9303
  %4 = icmp eq i64 %_7, 8388608, !dbg !9303
  %5 = zext i1 %4 to i8, !dbg !9303
  store i8 %5, ptr %0, align 1, !dbg !9303
  br label %bb6, !dbg !9303

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9303
  br label %bb6, !dbg !9303

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9304, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9304
  ret i1 %7, !dbg !9304
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h173837ffb871b529E"(ptr align 8 %self) unnamed_addr #0 !dbg !9305 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9307, metadata !DIExpression()), !dbg !9309
  br i1 false, label %bb2, label %bb1, !dbg !9309

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9309, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9309
  %1 = zext i1 %_5 to i8, !dbg !9309
  store i8 %1, ptr %_2, align 1, !dbg !9309
  br label %bb3, !dbg !9309

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9309
  br label %bb3, !dbg !9309

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9309, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9309
  br i1 %3, label %bb4, label %bb5, !dbg !9309

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9309, !noundef !25
  %_7 = and i64 %_8, 16777216, !dbg !9309
  %4 = icmp eq i64 %_7, 16777216, !dbg !9309
  %5 = zext i1 %4 to i8, !dbg !9309
  store i8 %5, ptr %0, align 1, !dbg !9309
  br label %bb6, !dbg !9309

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9309
  br label %bb6, !dbg !9309

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9310, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9310
  ret i1 %7, !dbg !9310
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h95d9770630173525E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9311 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9318, metadata !DIExpression()), !dbg !9320
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9319, metadata !DIExpression()), !dbg !9320
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ef3cf46842062f323c057a8121f9703e, i64 3) #8, !dbg !9320
  ret i1 %0, !dbg !9321
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17hbece1cdd808832deE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9322 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9329, metadata !DIExpression()), !dbg !9331
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9330, metadata !DIExpression()), !dbg !9331
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d91b9c784bde285b1963f8558d3383, i64 3) #8, !dbg !9331
  ret i1 %0, !dbg !9332
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h456d3ebcb01fdde4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9333 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9340, metadata !DIExpression()), !dbg !9342
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9341, metadata !DIExpression()), !dbg !9342
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_377b59473549406b6f1ec59b10a6f930, i64 3) #8, !dbg !9342
  ret i1 %0, !dbg !9343
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h5cd5d48418cc98f4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9344 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9351, metadata !DIExpression()), !dbg !9353
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9352, metadata !DIExpression()), !dbg !9353
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, i64 3) #8, !dbg !9353
  ret i1 %0, !dbg !9354
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17hfcd08ab6b33d7813E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9355 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9361, metadata !DIExpression()), !dbg !9363
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9362, metadata !DIExpression()), !dbg !9363
  %0 = load i8, ptr %self, align 1, !dbg !9363, !range !2973, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !9363
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9363

bb2:                                              ; preds = %start
  unreachable, !dbg !9363

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9363
  store ptr @alloc_ef3cf46842062f323c057a8121f9703e, ptr %1, align 8, !dbg !9363
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9363
  store i64 3, ptr %2, align 8, !dbg !9363
  br label %bb6, !dbg !9364

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9363
  store ptr @alloc_83d91b9c784bde285b1963f8558d3383, ptr %3, align 8, !dbg !9363
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9363
  store i64 3, ptr %4, align 8, !dbg !9363
  br label %bb6, !dbg !9364

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9363
  store ptr @alloc_377b59473549406b6f1ec59b10a6f930, ptr %5, align 8, !dbg !9363
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9363
  store i64 3, ptr %6, align 8, !dbg !9363
  br label %bb6, !dbg !9364

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9363
  store ptr @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, ptr %7, align 8, !dbg !9363
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9363
  store i64 3, ptr %8, align 8, !dbg !9363
  br label %bb6, !dbg !9364

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9363
  %10 = load ptr, ptr %9, align 8, !dbg !9363, !nonnull !25, !align !4372, !noundef !25
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9363
  %12 = load i64, ptr %11, align 8, !dbg !9363, !noundef !25
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9363
  ret i1 %13, !dbg !9365
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e8265ed5834fda2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9366 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9373, metadata !DIExpression()), !dbg !9375
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9374, metadata !DIExpression()), !dbg !9375
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_dc90d5a02695d507dad390ccee86a9a4, i64 3) #8, !dbg !9375
  ret i1 %0, !dbg !9376
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b8ba74eda9076b1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9377 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_125 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_112 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9387, metadata !DIExpression()), !dbg !9477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9389, metadata !DIExpression()), !dbg !9478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9391, metadata !DIExpression()), !dbg !9479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9393, metadata !DIExpression()), !dbg !9480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9395, metadata !DIExpression()), !dbg !9481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9397, metadata !DIExpression()), !dbg !9482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9399, metadata !DIExpression()), !dbg !9483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9401, metadata !DIExpression()), !dbg !9484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9403, metadata !DIExpression()), !dbg !9485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9405, metadata !DIExpression()), !dbg !9486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9407, metadata !DIExpression()), !dbg !9487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9409, metadata !DIExpression()), !dbg !9488
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9411, metadata !DIExpression()), !dbg !9489
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9413, metadata !DIExpression()), !dbg !9490
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9415, metadata !DIExpression()), !dbg !9491
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9417, metadata !DIExpression()), !dbg !9492
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9419, metadata !DIExpression()), !dbg !9493
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9421, metadata !DIExpression()), !dbg !9494
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9423, metadata !DIExpression()), !dbg !9495
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9425, metadata !DIExpression()), !dbg !9496
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9427, metadata !DIExpression()), !dbg !9497
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9429, metadata !DIExpression()), !dbg !9498
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9431, metadata !DIExpression()), !dbg !9499
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9433, metadata !DIExpression()), !dbg !9500
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9435, metadata !DIExpression()), !dbg !9501
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9437, metadata !DIExpression()), !dbg !9502
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9439, metadata !DIExpression()), !dbg !9503
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9441, metadata !DIExpression()), !dbg !9504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9443, metadata !DIExpression()), !dbg !9505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9445, metadata !DIExpression()), !dbg !9506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9447, metadata !DIExpression()), !dbg !9507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9449, metadata !DIExpression()), !dbg !9508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9451, metadata !DIExpression()), !dbg !9509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9453, metadata !DIExpression()), !dbg !9510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9455, metadata !DIExpression()), !dbg !9511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9457, metadata !DIExpression()), !dbg !9512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9461, metadata !DIExpression()), !dbg !9513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9463, metadata !DIExpression()), !dbg !9514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9465, metadata !DIExpression()), !dbg !9515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9467, metadata !DIExpression()), !dbg !9516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9469, metadata !DIExpression()), !dbg !9517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9471, metadata !DIExpression()), !dbg !9518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9473, metadata !DIExpression()), !dbg !9519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9475, metadata !DIExpression()), !dbg !9520
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9520
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9383, metadata !DIExpression()), !dbg !9521
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9520
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9384, metadata !DIExpression()), !dbg !9522
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9385, metadata !DIExpression()), !dbg !9523
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9459, metadata !DIExpression()), !dbg !9524
  store i8 1, ptr %first, align 1, !dbg !9525
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h96f441df736f0102E"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_4, label %bb2, label %bb12, !dbg !9526

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h223a800ef0bc524eE"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_15, label %bb14, label %bb23, !dbg !9526

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9527
  %_5 = xor i1 %_6, true, !dbg !9528
  br i1 %_5, label %bb3, label %bb8, !dbg !9528

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_45c100c2168fcc3a2c8e8658d8fa72d9, i64 5) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !9530
  %3 = zext i1 %2 to i8, !dbg !9530
  store i8 %3, ptr %_11, align 1, !dbg !9530
  %4 = load i8, ptr %_11, align 1, !dbg !9530, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9530
  %_14 = zext i1 %5 to i64, !dbg !9530
  %6 = icmp eq i64 %_14, 0, !dbg !9530
  br i1 %6, label %bb12, label %bb11, !dbg !9530

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !9531
  %8 = zext i1 %7 to i8, !dbg !9531
  store i8 %8, ptr %_7, align 1, !dbg !9531
  %9 = load i8, ptr %_7, align 1, !dbg !9531, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9531
  %_10 = zext i1 %10 to i64, !dbg !9531
  %11 = icmp eq i64 %_10, 0, !dbg !9531
  br i1 %11, label %bb8, label %bb7, !dbg !9531

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9532
  %13 = zext i1 %12 to i8, !dbg !9532
  store i8 %13, ptr %0, align 1, !dbg !9532
  br label %bb122, !dbg !9532

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9533, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9533
  ret i1 %15, !dbg !9533

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9534
  %17 = zext i1 %16 to i8, !dbg !9534
  store i8 %17, ptr %0, align 1, !dbg !9534
  br label %bb122, !dbg !9534

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217he6c93f91c07543a8E"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_26, label %bb25, label %bb34, !dbg !9526

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !9527
  %_16 = xor i1 %_17, true, !dbg !9528
  br i1 %_16, label %bb15, label %bb19, !dbg !9528

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c836bdcb4a2196d4444e3ee070e29d4, i64 5) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !9530
  %20 = zext i1 %19 to i8, !dbg !9530
  store i8 %20, ptr %_22, align 1, !dbg !9530
  %21 = load i8, ptr %_22, align 1, !dbg !9530, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9530
  %_25 = zext i1 %22 to i64, !dbg !9530
  %23 = icmp eq i64 %_25, 0, !dbg !9530
  br i1 %23, label %bb23, label %bb22, !dbg !9530

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !9531
  %25 = zext i1 %24 to i8, !dbg !9531
  store i8 %25, ptr %_18, align 1, !dbg !9531
  %26 = load i8, ptr %_18, align 1, !dbg !9531, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9531
  %_21 = zext i1 %27 to i64, !dbg !9531
  %28 = icmp eq i64 %_21, 0, !dbg !9531
  br i1 %28, label %bb19, label %bb18, !dbg !9531

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9535
  %30 = zext i1 %29 to i8, !dbg !9535
  store i8 %30, ptr %0, align 1, !dbg !9535
  br label %bb122, !dbg !9535

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9536
  %32 = zext i1 %31 to i8, !dbg !9536
  store i8 %32, ptr %0, align 1, !dbg !9536
  br label %bb122, !dbg !9536

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h5a0e493f89546a4cE"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_37, label %bb36, label %bb45, !dbg !9526

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !9527
  %_27 = xor i1 %_28, true, !dbg !9528
  br i1 %_27, label %bb26, label %bb30, !dbg !9528

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_85e5c2d27dd4c283004b374e4e05a65b, i64 5) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !9530
  %35 = zext i1 %34 to i8, !dbg !9530
  store i8 %35, ptr %_33, align 1, !dbg !9530
  %36 = load i8, ptr %_33, align 1, !dbg !9530, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9530
  %_36 = zext i1 %37 to i64, !dbg !9530
  %38 = icmp eq i64 %_36, 0, !dbg !9530
  br i1 %38, label %bb34, label %bb33, !dbg !9530

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !9531
  %40 = zext i1 %39 to i8, !dbg !9531
  store i8 %40, ptr %_29, align 1, !dbg !9531
  %41 = load i8, ptr %_29, align 1, !dbg !9531, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9531
  %_32 = zext i1 %42 to i64, !dbg !9531
  %43 = icmp eq i64 %_32, 0, !dbg !9531
  br i1 %43, label %bb30, label %bb29, !dbg !9531

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9537
  %45 = zext i1 %44 to i8, !dbg !9537
  store i8 %45, ptr %0, align 1, !dbg !9537
  br label %bb122, !dbg !9537

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9538
  %47 = zext i1 %46 to i8, !dbg !9538
  store i8 %47, ptr %0, align 1, !dbg !9538
  br label %bb122, !dbg !9538

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h14b01fd281a12e5eE"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_48, label %bb47, label %bb56, !dbg !9526

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !9527
  %_38 = xor i1 %_39, true, !dbg !9528
  br i1 %_38, label %bb37, label %bb41, !dbg !9528

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_42f9c29b8076e7504fa2e943015ad085, i64 5) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !9530
  %50 = zext i1 %49 to i8, !dbg !9530
  store i8 %50, ptr %_44, align 1, !dbg !9530
  %51 = load i8, ptr %_44, align 1, !dbg !9530, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9530
  %_47 = zext i1 %52 to i64, !dbg !9530
  %53 = icmp eq i64 %_47, 0, !dbg !9530
  br i1 %53, label %bb45, label %bb44, !dbg !9530

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !9531
  %55 = zext i1 %54 to i8, !dbg !9531
  store i8 %55, ptr %_40, align 1, !dbg !9531
  %56 = load i8, ptr %_40, align 1, !dbg !9531, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9531
  %_43 = zext i1 %57 to i64, !dbg !9531
  %58 = icmp eq i64 %_43, 0, !dbg !9531
  br i1 %58, label %bb41, label %bb40, !dbg !9531

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9539
  %60 = zext i1 %59 to i8, !dbg !9539
  store i8 %60, ptr %0, align 1, !dbg !9539
  br label %bb122, !dbg !9539

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9540
  %62 = zext i1 %61 to i8, !dbg !9540
  store i8 %62, ptr %0, align 1, !dbg !9540
  br label %bb122, !dbg !9540

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17hf0e9e55e9f69fc62E"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_59, label %bb58, label %bb67, !dbg !9526

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !9527
  %_49 = xor i1 %_50, true, !dbg !9528
  br i1 %_49, label %bb48, label %bb52, !dbg !9528

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_e01af9736b524006e5fb45ad54018c38, i64 4) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !9530
  %65 = zext i1 %64 to i8, !dbg !9530
  store i8 %65, ptr %_55, align 1, !dbg !9530
  %66 = load i8, ptr %_55, align 1, !dbg !9530, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9530
  %_58 = zext i1 %67 to i64, !dbg !9530
  %68 = icmp eq i64 %_58, 0, !dbg !9530
  br i1 %68, label %bb56, label %bb55, !dbg !9530

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !9531
  %70 = zext i1 %69 to i8, !dbg !9531
  store i8 %70, ptr %_51, align 1, !dbg !9531
  %71 = load i8, ptr %_51, align 1, !dbg !9531, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9531
  %_54 = zext i1 %72 to i64, !dbg !9531
  %73 = icmp eq i64 %_54, 0, !dbg !9531
  br i1 %73, label %bb52, label %bb51, !dbg !9531

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9541
  %75 = zext i1 %74 to i8, !dbg !9541
  store i8 %75, ptr %0, align 1, !dbg !9541
  br label %bb122, !dbg !9541

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9542
  %77 = zext i1 %76 to i8, !dbg !9542
  store i8 %77, ptr %0, align 1, !dbg !9542
  br label %bb122, !dbg !9542

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hd840f078e9802b1bE"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_70, label %bb69, label %bb78, !dbg !9526

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !9527
  %_60 = xor i1 %_61, true, !dbg !9528
  br i1 %_60, label %bb59, label %bb63, !dbg !9528

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_13c8bdb08f493416890b902d07d83f53, i64 15) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !9530
  %80 = zext i1 %79 to i8, !dbg !9530
  store i8 %80, ptr %_66, align 1, !dbg !9530
  %81 = load i8, ptr %_66, align 1, !dbg !9530, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9530
  %_69 = zext i1 %82 to i64, !dbg !9530
  %83 = icmp eq i64 %_69, 0, !dbg !9530
  br i1 %83, label %bb67, label %bb66, !dbg !9530

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !9531
  %85 = zext i1 %84 to i8, !dbg !9531
  store i8 %85, ptr %_62, align 1, !dbg !9531
  %86 = load i8, ptr %_62, align 1, !dbg !9531, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9531
  %_65 = zext i1 %87 to i64, !dbg !9531
  %88 = icmp eq i64 %_65, 0, !dbg !9531
  br i1 %88, label %bb63, label %bb62, !dbg !9531

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9543
  %90 = zext i1 %89 to i8, !dbg !9543
  store i8 %90, ptr %0, align 1, !dbg !9543
  br label %bb122, !dbg !9543

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9544
  %92 = zext i1 %91 to i8, !dbg !9544
  store i8 %92, ptr %0, align 1, !dbg !9544
  br label %bb122, !dbg !9544

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h994ea864fa4fbe74E"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_81, label %bb80, label %bb89, !dbg !9526

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !9527
  %_71 = xor i1 %_72, true, !dbg !9528
  br i1 %_71, label %bb70, label %bb74, !dbg !9528

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c63ced38b85c362fb8956d2e446283a2, i64 4) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !9530
  %95 = zext i1 %94 to i8, !dbg !9530
  store i8 %95, ptr %_77, align 1, !dbg !9530
  %96 = load i8, ptr %_77, align 1, !dbg !9530, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9530
  %_80 = zext i1 %97 to i64, !dbg !9530
  %98 = icmp eq i64 %_80, 0, !dbg !9530
  br i1 %98, label %bb78, label %bb77, !dbg !9530

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !9531
  %100 = zext i1 %99 to i8, !dbg !9531
  store i8 %100, ptr %_73, align 1, !dbg !9531
  %101 = load i8, ptr %_73, align 1, !dbg !9531, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9531
  %_76 = zext i1 %102 to i64, !dbg !9531
  %103 = icmp eq i64 %_76, 0, !dbg !9531
  br i1 %103, label %bb74, label %bb73, !dbg !9531

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9545
  %105 = zext i1 %104 to i8, !dbg !9545
  store i8 %105, ptr %0, align 1, !dbg !9545
  br label %bb122, !dbg !9545

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9546
  %107 = zext i1 %106 to i8, !dbg !9546
  store i8 %107, ptr %0, align 1, !dbg !9546
  br label %bb122, !dbg !9546

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17h5346388f6c430fd1E"(ptr align 8 %self) #8, !dbg !9526
  br i1 %_92, label %bb91, label %bb100, !dbg !9526

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !9527
  %_82 = xor i1 %_83, true, !dbg !9528
  br i1 %_82, label %bb81, label %bb85, !dbg !9528

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_213388318503421ba921859d9840e0d0, i64 6) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !9530
  %110 = zext i1 %109 to i8, !dbg !9530
  store i8 %110, ptr %_88, align 1, !dbg !9530
  %111 = load i8, ptr %_88, align 1, !dbg !9530, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9530
  %_91 = zext i1 %112 to i64, !dbg !9530
  %113 = icmp eq i64 %_91, 0, !dbg !9530
  br i1 %113, label %bb89, label %bb88, !dbg !9530

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !9531
  %115 = zext i1 %114 to i8, !dbg !9531
  store i8 %115, ptr %_84, align 1, !dbg !9531
  %116 = load i8, ptr %_84, align 1, !dbg !9531, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9531
  %_87 = zext i1 %117 to i64, !dbg !9531
  %118 = icmp eq i64 %_87, 0, !dbg !9531
  br i1 %118, label %bb85, label %bb84, !dbg !9531

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9547
  %120 = zext i1 %119 to i8, !dbg !9547
  store i8 %120, ptr %0, align 1, !dbg !9547
  br label %bb122, !dbg !9547

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9548
  %122 = zext i1 %121 to i8, !dbg !9548
  store i8 %122, ptr %0, align 1, !dbg !9548
  br label %bb122, !dbg !9548

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !9549, !noundef !25
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h94060cf051693aabE() #8, !dbg !9550
  store i64 %123, ptr %_108, align 8, !dbg !9550
; call x86_64::registers::debug::Dr6Flags::bits
  %_106 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h3245416dad0208e1E(ptr align 8 %_108) #8, !dbg !9550
  %_105 = xor i64 %_106, -1, !dbg !9551
  %124 = and i64 %_104, %_105, !dbg !9549
  store i64 %124, ptr %extra_bits, align 8, !dbg !9549
  %_109 = load i64, ptr %extra_bits, align 8, !dbg !9552, !noundef !25
  %125 = icmp eq i64 %_109, 0, !dbg !9552
  br i1 %125, label %bb116, label %bb103, !dbg !9552

bb91:                                             ; preds = %bb89
  %126 = load i8, ptr %first, align 1, !dbg !9527, !range !1562, !noundef !25
  %_94 = trunc i8 %126 to i1, !dbg !9527
  %_93 = xor i1 %_94, true, !dbg !9528
  br i1 %_93, label %bb92, label %bb96, !dbg !9528

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9529
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_0d9a022618f873ac219bcced4b49b3c4, i64 3) #8, !dbg !9530
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %127 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !9530
  %128 = zext i1 %127 to i8, !dbg !9530
  store i8 %128, ptr %_99, align 1, !dbg !9530
  %129 = load i8, ptr %_99, align 1, !dbg !9530, !range !1562, !noundef !25
  %130 = trunc i8 %129 to i1, !dbg !9530
  %_102 = zext i1 %130 to i64, !dbg !9530
  %131 = icmp eq i64 %_102, 0, !dbg !9530
  br i1 %131, label %bb100, label %bb99, !dbg !9530

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9531
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %132 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !9531
  %133 = zext i1 %132 to i8, !dbg !9531
  store i8 %133, ptr %_95, align 1, !dbg !9531
  %134 = load i8, ptr %_95, align 1, !dbg !9531, !range !1562, !noundef !25
  %135 = trunc i8 %134 to i1, !dbg !9531
  %_98 = zext i1 %135 to i64, !dbg !9531
  %136 = icmp eq i64 %_98, 0, !dbg !9531
  br i1 %136, label %bb96, label %bb95, !dbg !9531

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %137 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9553
  %138 = zext i1 %137 to i8, !dbg !9553
  store i8 %138, ptr %0, align 1, !dbg !9553
  br label %bb122, !dbg !9553

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9554
  %140 = zext i1 %139 to i8, !dbg !9554
  store i8 %140, ptr %0, align 1, !dbg !9554
  br label %bb122, !dbg !9554

bb116:                                            ; preds = %bb111, %bb100
  %141 = load i8, ptr %first, align 1, !dbg !9555, !range !1562, !noundef !25
  %_124 = trunc i8 %141 to i1, !dbg !9555
  br i1 %_124, label %bb117, label %bb121, !dbg !9555

bb103:                                            ; preds = %bb100
  %142 = load i8, ptr %first, align 1, !dbg !9556, !range !1562, !noundef !25
  %_111 = trunc i8 %142 to i1, !dbg !9556
  %_110 = xor i1 %_111, true, !dbg !9557
  br i1 %_110, label %bb104, label %bb108, !dbg !9557

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !9558
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9559
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_117) #8, !dbg !9559
  %144 = zext i1 %143 to i8, !dbg !9559
  store i8 %144, ptr %_116, align 1, !dbg !9559
  %145 = load i8, ptr %_116, align 1, !dbg !9559, !range !1562, !noundef !25
  %146 = trunc i8 %145 to i1, !dbg !9559
  %_119 = zext i1 %146 to i64, !dbg !9559
  %147 = icmp eq i64 %_119, 0, !dbg !9559
  br i1 %147, label %bb111, label %bb112, !dbg !9559

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_113 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9560
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %148 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_113) #8, !dbg !9560
  %149 = zext i1 %148 to i8, !dbg !9560
  store i8 %149, ptr %_112, align 1, !dbg !9560
  %150 = load i8, ptr %_112, align 1, !dbg !9560, !range !1562, !noundef !25
  %151 = trunc i8 %150 to i1, !dbg !9560
  %_115 = zext i1 %151 to i64, !dbg !9560
  %152 = icmp eq i64 %_115, 0, !dbg !9560
  br i1 %152, label %bb108, label %bb107, !dbg !9560

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %153 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9561
  %154 = zext i1 %153 to i8, !dbg !9561
  store i8 %154, ptr %0, align 1, !dbg !9561
  br label %bb122, !dbg !9561

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_121 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9562
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %155 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_121) #8, !dbg !9562
  %156 = zext i1 %155 to i8, !dbg !9562
  store i8 %156, ptr %_120, align 1, !dbg !9562
  %157 = load i8, ptr %_120, align 1, !dbg !9562, !range !1562, !noundef !25
  %158 = trunc i8 %157 to i1, !dbg !9562
  %_123 = zext i1 %158 to i64, !dbg !9562
  %159 = icmp eq i64 %_123, 0, !dbg !9562
  br i1 %159, label %bb116, label %bb115, !dbg !9562

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %160 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9563
  %161 = zext i1 %160 to i8, !dbg !9563
  store i8 %161, ptr %0, align 1, !dbg !9563
  br label %bb122, !dbg !9563

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %162 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9564
  %163 = zext i1 %162 to i8, !dbg !9564
  store i8 %163, ptr %0, align 1, !dbg !9564
  br label %bb122, !dbg !9564

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !9565
  br label %bb122, !dbg !9533

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_126 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9566
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %164 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_126) #8, !dbg !9566
  %165 = zext i1 %164 to i8, !dbg !9566
  store i8 %165, ptr %_125, align 1, !dbg !9566
  %166 = load i8, ptr %_125, align 1, !dbg !9566, !range !1562, !noundef !25
  %167 = trunc i8 %166 to i1, !dbg !9566
  %_128 = zext i1 %167 to i64, !dbg !9566
  %168 = icmp eq i64 %_128, 0, !dbg !9566
  br i1 %168, label %bb121, label %bb120, !dbg !9566

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9567
  %170 = zext i1 %169 to i8, !dbg !9567
  store i8 %170, ptr %0, align 1, !dbg !9567
  br label %bb122, !dbg !9567

bb6:                                              ; No predecessors!
  unreachable, !dbg !9531
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb9b3bdab3b92660aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9568 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9571, metadata !DIExpression()), !dbg !9573
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9572, metadata !DIExpression()), !dbg !9574
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9575
  ret i1 %0, !dbg !9576
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbe1fc0175aca9f40E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9577 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9580, metadata !DIExpression()), !dbg !9582
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9581, metadata !DIExpression()), !dbg !9583
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9584
  ret i1 %0, !dbg !9585
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb54deeaf75fec6d0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9586 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9589, metadata !DIExpression()), !dbg !9591
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9590, metadata !DIExpression()), !dbg !9592
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9593
  ret i1 %0, !dbg !9594
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17ha1d197a5d9de1b3cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9595 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9598, metadata !DIExpression()), !dbg !9600
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9599, metadata !DIExpression()), !dbg !9601
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9602
  ret i1 %0, !dbg !9603
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h94060cf051693aabE() unnamed_addr #0 !dbg !9604 {
start:
  %0 = alloca i64, align 8
  store i64 122895, ptr %0, align 8, !dbg !9608
  %1 = load i64, ptr %0, align 8, !dbg !9609, !noundef !25
  ret i64 %1, !dbg !9609
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h3245416dad0208e1E(ptr align 8 %self) unnamed_addr #0 !dbg !9610 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9615, metadata !DIExpression()), !dbg !9616
  %0 = load i64, ptr %self, align 8, !dbg !9617, !noundef !25
  ret i64 %0, !dbg !9618
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h96f441df736f0102E"(ptr align 8 %self) unnamed_addr #0 !dbg !9619 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9625, metadata !DIExpression()), !dbg !9627
  br i1 false, label %bb2, label %bb1, !dbg !9627

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9627, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9627
  %1 = zext i1 %_5 to i8, !dbg !9627
  store i8 %1, ptr %_2, align 1, !dbg !9627
  br label %bb3, !dbg !9627

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9627
  br label %bb3, !dbg !9627

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9627, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9627
  br i1 %3, label %bb4, label %bb5, !dbg !9627

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9627, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !9627
  %4 = icmp eq i64 %_7, 1, !dbg !9627
  %5 = zext i1 %4 to i8, !dbg !9627
  store i8 %5, ptr %0, align 1, !dbg !9627
  br label %bb6, !dbg !9627

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9627
  br label %bb6, !dbg !9627

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9628, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9628
  ret i1 %7, !dbg !9628
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h223a800ef0bc524eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9629 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9631, metadata !DIExpression()), !dbg !9633
  br i1 false, label %bb2, label %bb1, !dbg !9633

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9633, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9633
  %1 = zext i1 %_5 to i8, !dbg !9633
  store i8 %1, ptr %_2, align 1, !dbg !9633
  br label %bb3, !dbg !9633

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9633
  br label %bb3, !dbg !9633

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9633, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9633
  br i1 %3, label %bb4, label %bb5, !dbg !9633

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9633, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !9633
  %4 = icmp eq i64 %_7, 2, !dbg !9633
  %5 = zext i1 %4 to i8, !dbg !9633
  store i8 %5, ptr %0, align 1, !dbg !9633
  br label %bb6, !dbg !9633

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9633
  br label %bb6, !dbg !9633

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9634, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9634
  ret i1 %7, !dbg !9634
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217he6c93f91c07543a8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9635 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9637, metadata !DIExpression()), !dbg !9639
  br i1 false, label %bb2, label %bb1, !dbg !9639

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9639, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9639
  %1 = zext i1 %_5 to i8, !dbg !9639
  store i8 %1, ptr %_2, align 1, !dbg !9639
  br label %bb3, !dbg !9639

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9639
  br label %bb3, !dbg !9639

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9639, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9639
  br i1 %3, label %bb4, label %bb5, !dbg !9639

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9639, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !9639
  %4 = icmp eq i64 %_7, 4, !dbg !9639
  %5 = zext i1 %4 to i8, !dbg !9639
  store i8 %5, ptr %0, align 1, !dbg !9639
  br label %bb6, !dbg !9639

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9639
  br label %bb6, !dbg !9639

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9640, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9640
  ret i1 %7, !dbg !9640
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h5a0e493f89546a4cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9641 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9643, metadata !DIExpression()), !dbg !9645
  br i1 false, label %bb2, label %bb1, !dbg !9645

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9645, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9645
  %1 = zext i1 %_5 to i8, !dbg !9645
  store i8 %1, ptr %_2, align 1, !dbg !9645
  br label %bb3, !dbg !9645

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9645
  br label %bb3, !dbg !9645

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9645, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9645
  br i1 %3, label %bb4, label %bb5, !dbg !9645

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9645, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !9645
  %4 = icmp eq i64 %_7, 8, !dbg !9645
  %5 = zext i1 %4 to i8, !dbg !9645
  store i8 %5, ptr %0, align 1, !dbg !9645
  br label %bb6, !dbg !9645

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9645
  br label %bb6, !dbg !9645

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9646, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9646
  ret i1 %7, !dbg !9646
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h14b01fd281a12e5eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9647 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9649, metadata !DIExpression()), !dbg !9651
  br i1 false, label %bb2, label %bb1, !dbg !9651

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9651, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9651
  %1 = zext i1 %_5 to i8, !dbg !9651
  store i8 %1, ptr %_2, align 1, !dbg !9651
  br label %bb3, !dbg !9651

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9651
  br label %bb3, !dbg !9651

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9651, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9651
  br i1 %3, label %bb4, label %bb5, !dbg !9651

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9651, !noundef !25
  %_7 = and i64 %_8, 15, !dbg !9651
  %4 = icmp eq i64 %_7, 15, !dbg !9651
  %5 = zext i1 %4 to i8, !dbg !9651
  store i8 %5, ptr %0, align 1, !dbg !9651
  br label %bb6, !dbg !9651

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9651
  br label %bb6, !dbg !9651

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9652, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9652
  ret i1 %7, !dbg !9652
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17hf0e9e55e9f69fc62E"(ptr align 8 %self) unnamed_addr #0 !dbg !9653 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9655, metadata !DIExpression()), !dbg !9657
  br i1 false, label %bb2, label %bb1, !dbg !9657

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9657, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9657
  %1 = zext i1 %_5 to i8, !dbg !9657
  store i8 %1, ptr %_2, align 1, !dbg !9657
  br label %bb3, !dbg !9657

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9657
  br label %bb3, !dbg !9657

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9657, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9657
  br i1 %3, label %bb4, label %bb5, !dbg !9657

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9657, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !9657
  %4 = icmp eq i64 %_7, 8192, !dbg !9657
  %5 = zext i1 %4 to i8, !dbg !9657
  store i8 %5, ptr %0, align 1, !dbg !9657
  br label %bb6, !dbg !9657

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9657
  br label %bb6, !dbg !9657

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9658, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9658
  ret i1 %7, !dbg !9658
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hd840f078e9802b1bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9659 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9661, metadata !DIExpression()), !dbg !9663
  br i1 false, label %bb2, label %bb1, !dbg !9663

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9663, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9663
  %1 = zext i1 %_5 to i8, !dbg !9663
  store i8 %1, ptr %_2, align 1, !dbg !9663
  br label %bb3, !dbg !9663

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9663
  br label %bb3, !dbg !9663

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9663, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9663
  br i1 %3, label %bb4, label %bb5, !dbg !9663

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9663, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !9663
  %4 = icmp eq i64 %_7, 16384, !dbg !9663
  %5 = zext i1 %4 to i8, !dbg !9663
  store i8 %5, ptr %0, align 1, !dbg !9663
  br label %bb6, !dbg !9663

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9663
  br label %bb6, !dbg !9663

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9664, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9664
  ret i1 %7, !dbg !9664
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h994ea864fa4fbe74E"(ptr align 8 %self) unnamed_addr #0 !dbg !9665 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9667, metadata !DIExpression()), !dbg !9669
  br i1 false, label %bb2, label %bb1, !dbg !9669

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9669, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9669
  %1 = zext i1 %_5 to i8, !dbg !9669
  store i8 %1, ptr %_2, align 1, !dbg !9669
  br label %bb3, !dbg !9669

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9669
  br label %bb3, !dbg !9669

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9669, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9669
  br i1 %3, label %bb4, label %bb5, !dbg !9669

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9669, !noundef !25
  %_7 = and i64 %_8, 32768, !dbg !9669
  %4 = icmp eq i64 %_7, 32768, !dbg !9669
  %5 = zext i1 %4 to i8, !dbg !9669
  store i8 %5, ptr %0, align 1, !dbg !9669
  br label %bb6, !dbg !9669

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9669
  br label %bb6, !dbg !9669

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9670, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9670
  ret i1 %7, !dbg !9670
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17h5346388f6c430fd1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9671 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9673, metadata !DIExpression()), !dbg !9675
  br i1 false, label %bb2, label %bb1, !dbg !9675

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9675, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9675
  %1 = zext i1 %_5 to i8, !dbg !9675
  store i8 %1, ptr %_2, align 1, !dbg !9675
  br label %bb3, !dbg !9675

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9675
  br label %bb3, !dbg !9675

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9675, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9675
  br i1 %3, label %bb4, label %bb5, !dbg !9675

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9675, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !9675
  %4 = icmp eq i64 %_7, 65536, !dbg !9675
  %5 = zext i1 %4 to i8, !dbg !9675
  store i8 %5, ptr %0, align 1, !dbg !9675
  br label %bb6, !dbg !9675

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9675
  br label %bb6, !dbg !9675

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9676, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9676
  ret i1 %7, !dbg !9676
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha9fa7ff28cfbeeb2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9677 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_158 = alloca i8, align 1
  %_153 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_145 = alloca i8, align 1
  %_141 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9687, metadata !DIExpression()), !dbg !9801
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9689, metadata !DIExpression()), !dbg !9802
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9691, metadata !DIExpression()), !dbg !9803
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9693, metadata !DIExpression()), !dbg !9804
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9695, metadata !DIExpression()), !dbg !9805
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9697, metadata !DIExpression()), !dbg !9806
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9699, metadata !DIExpression()), !dbg !9807
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9701, metadata !DIExpression()), !dbg !9808
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9703, metadata !DIExpression()), !dbg !9809
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9705, metadata !DIExpression()), !dbg !9810
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9707, metadata !DIExpression()), !dbg !9811
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9709, metadata !DIExpression()), !dbg !9812
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9711, metadata !DIExpression()), !dbg !9813
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9713, metadata !DIExpression()), !dbg !9814
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9715, metadata !DIExpression()), !dbg !9815
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9717, metadata !DIExpression()), !dbg !9816
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9719, metadata !DIExpression()), !dbg !9817
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9721, metadata !DIExpression()), !dbg !9818
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9723, metadata !DIExpression()), !dbg !9819
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9725, metadata !DIExpression()), !dbg !9820
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9727, metadata !DIExpression()), !dbg !9821
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9729, metadata !DIExpression()), !dbg !9822
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9731, metadata !DIExpression()), !dbg !9823
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9733, metadata !DIExpression()), !dbg !9824
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9735, metadata !DIExpression()), !dbg !9825
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9737, metadata !DIExpression()), !dbg !9826
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9739, metadata !DIExpression()), !dbg !9827
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9741, metadata !DIExpression()), !dbg !9828
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9743, metadata !DIExpression()), !dbg !9829
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9745, metadata !DIExpression()), !dbg !9830
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9747, metadata !DIExpression()), !dbg !9831
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9749, metadata !DIExpression()), !dbg !9832
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9751, metadata !DIExpression()), !dbg !9833
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9753, metadata !DIExpression()), !dbg !9834
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9755, metadata !DIExpression()), !dbg !9835
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9757, metadata !DIExpression()), !dbg !9836
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9759, metadata !DIExpression()), !dbg !9837
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9761, metadata !DIExpression()), !dbg !9838
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9763, metadata !DIExpression()), !dbg !9839
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9765, metadata !DIExpression()), !dbg !9840
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9767, metadata !DIExpression()), !dbg !9841
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9769, metadata !DIExpression()), !dbg !9842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9771, metadata !DIExpression()), !dbg !9843
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9773, metadata !DIExpression()), !dbg !9844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9775, metadata !DIExpression()), !dbg !9845
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9777, metadata !DIExpression()), !dbg !9846
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9779, metadata !DIExpression()), !dbg !9847
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9781, metadata !DIExpression()), !dbg !9848
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9785, metadata !DIExpression()), !dbg !9849
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9787, metadata !DIExpression()), !dbg !9850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9789, metadata !DIExpression()), !dbg !9851
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9791, metadata !DIExpression()), !dbg !9852
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9793, metadata !DIExpression()), !dbg !9853
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9795, metadata !DIExpression()), !dbg !9854
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9797, metadata !DIExpression()), !dbg !9855
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9799, metadata !DIExpression()), !dbg !9856
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9856
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9683, metadata !DIExpression()), !dbg !9857
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9856
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9684, metadata !DIExpression()), !dbg !9858
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9685, metadata !DIExpression()), !dbg !9859
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9783, metadata !DIExpression()), !dbg !9860
  store i8 1, ptr %first, align 1, !dbg !9861
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hb7f63f145d46dac2E"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_4, label %bb2, label %bb12, !dbg !9862

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h8d20e2dec1e1f0fbE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_15, label %bb14, label %bb23, !dbg !9862

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9863
  %_5 = xor i1 %_6, true, !dbg !9864
  br i1 %_5, label %bb3, label %bb8, !dbg !9864

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_617f3d0f9750ad240377121c45925575, i64 25) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !9866
  %3 = zext i1 %2 to i8, !dbg !9866
  store i8 %3, ptr %_11, align 1, !dbg !9866
  %4 = load i8, ptr %_11, align 1, !dbg !9866, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9866
  %_14 = zext i1 %5 to i64, !dbg !9866
  %6 = icmp eq i64 %_14, 0, !dbg !9866
  br i1 %6, label %bb12, label %bb11, !dbg !9866

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !9867
  %8 = zext i1 %7 to i8, !dbg !9867
  store i8 %8, ptr %_7, align 1, !dbg !9867
  %9 = load i8, ptr %_7, align 1, !dbg !9867, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9867
  %_10 = zext i1 %10 to i64, !dbg !9867
  %11 = icmp eq i64 %_10, 0, !dbg !9867
  br i1 %11, label %bb8, label %bb7, !dbg !9867

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9868
  %13 = zext i1 %12 to i8, !dbg !9868
  store i8 %13, ptr %0, align 1, !dbg !9868
  br label %bb155, !dbg !9868

bb155:                                            ; preds = %bb154, %bb153, %bb148, %bb145, %bb140, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9869, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9869
  ret i1 %15, !dbg !9869

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9870
  %17 = zext i1 %16 to i8, !dbg !9870
  store i8 %17, ptr %0, align 1, !dbg !9870
  br label %bb155, !dbg !9870

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h6f2f2fe0733b407cE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_26, label %bb25, label %bb34, !dbg !9862

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !9863
  %_16 = xor i1 %_17, true, !dbg !9864
  br i1 %_16, label %bb15, label %bb19, !dbg !9864

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa, i64 25) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !9866
  %20 = zext i1 %19 to i8, !dbg !9866
  store i8 %20, ptr %_22, align 1, !dbg !9866
  %21 = load i8, ptr %_22, align 1, !dbg !9866, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9866
  %_25 = zext i1 %22 to i64, !dbg !9866
  %23 = icmp eq i64 %_25, 0, !dbg !9866
  br i1 %23, label %bb23, label %bb22, !dbg !9866

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !9867
  %25 = zext i1 %24 to i8, !dbg !9867
  store i8 %25, ptr %_18, align 1, !dbg !9867
  %26 = load i8, ptr %_18, align 1, !dbg !9867, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9867
  %_21 = zext i1 %27 to i64, !dbg !9867
  %28 = icmp eq i64 %_21, 0, !dbg !9867
  br i1 %28, label %bb19, label %bb18, !dbg !9867

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9871
  %30 = zext i1 %29 to i8, !dbg !9871
  store i8 %30, ptr %0, align 1, !dbg !9871
  br label %bb155, !dbg !9871

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9872
  %32 = zext i1 %31 to i8, !dbg !9872
  store i8 %32, ptr %0, align 1, !dbg !9872
  br label %bb155, !dbg !9872

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h21bc573e6d64bd57E"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_37, label %bb36, label %bb45, !dbg !9862

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !9863
  %_27 = xor i1 %_28, true, !dbg !9864
  br i1 %_27, label %bb26, label %bb30, !dbg !9864

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_18ef5149a91f8fd299f078254cad3180, i64 25) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !9866
  %35 = zext i1 %34 to i8, !dbg !9866
  store i8 %35, ptr %_33, align 1, !dbg !9866
  %36 = load i8, ptr %_33, align 1, !dbg !9866, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9866
  %_36 = zext i1 %37 to i64, !dbg !9866
  %38 = icmp eq i64 %_36, 0, !dbg !9866
  br i1 %38, label %bb34, label %bb33, !dbg !9866

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !9867
  %40 = zext i1 %39 to i8, !dbg !9867
  store i8 %40, ptr %_29, align 1, !dbg !9867
  %41 = load i8, ptr %_29, align 1, !dbg !9867, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9867
  %_32 = zext i1 %42 to i64, !dbg !9867
  %43 = icmp eq i64 %_32, 0, !dbg !9867
  br i1 %43, label %bb30, label %bb29, !dbg !9867

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9873
  %45 = zext i1 %44 to i8, !dbg !9873
  store i8 %45, ptr %0, align 1, !dbg !9873
  br label %bb155, !dbg !9873

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9874
  %47 = zext i1 %46 to i8, !dbg !9874
  store i8 %47, ptr %0, align 1, !dbg !9874
  br label %bb155, !dbg !9874

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h00517afc40fb7a29E"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_48, label %bb47, label %bb56, !dbg !9862

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !9863
  %_38 = xor i1 %_39, true, !dbg !9864
  br i1 %_38, label %bb37, label %bb41, !dbg !9864

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899, i64 25) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !9866
  %50 = zext i1 %49 to i8, !dbg !9866
  store i8 %50, ptr %_44, align 1, !dbg !9866
  %51 = load i8, ptr %_44, align 1, !dbg !9866, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9866
  %_47 = zext i1 %52 to i64, !dbg !9866
  %53 = icmp eq i64 %_47, 0, !dbg !9866
  br i1 %53, label %bb45, label %bb44, !dbg !9866

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !9867
  %55 = zext i1 %54 to i8, !dbg !9867
  store i8 %55, ptr %_40, align 1, !dbg !9867
  %56 = load i8, ptr %_40, align 1, !dbg !9867, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9867
  %_43 = zext i1 %57 to i64, !dbg !9867
  %58 = icmp eq i64 %_43, 0, !dbg !9867
  br i1 %58, label %bb41, label %bb40, !dbg !9867

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9875
  %60 = zext i1 %59 to i8, !dbg !9875
  store i8 %60, ptr %0, align 1, !dbg !9875
  br label %bb155, !dbg !9875

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9876
  %62 = zext i1 %61 to i8, !dbg !9876
  store i8 %62, ptr %0, align 1, !dbg !9876
  br label %bb155, !dbg !9876

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h2bc05d77f373d5eaE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_59, label %bb58, label %bb67, !dbg !9862

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !9863
  %_49 = xor i1 %_50, true, !dbg !9864
  br i1 %_49, label %bb48, label %bb52, !dbg !9864

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3e380dd631be11ede75479e8fe00ff1e, i64 26) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !9866
  %65 = zext i1 %64 to i8, !dbg !9866
  store i8 %65, ptr %_55, align 1, !dbg !9866
  %66 = load i8, ptr %_55, align 1, !dbg !9866, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9866
  %_58 = zext i1 %67 to i64, !dbg !9866
  %68 = icmp eq i64 %_58, 0, !dbg !9866
  br i1 %68, label %bb56, label %bb55, !dbg !9866

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !9867
  %70 = zext i1 %69 to i8, !dbg !9867
  store i8 %70, ptr %_51, align 1, !dbg !9867
  %71 = load i8, ptr %_51, align 1, !dbg !9867, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9867
  %_54 = zext i1 %72 to i64, !dbg !9867
  %73 = icmp eq i64 %_54, 0, !dbg !9867
  br i1 %73, label %bb52, label %bb51, !dbg !9867

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9877
  %75 = zext i1 %74 to i8, !dbg !9877
  store i8 %75, ptr %0, align 1, !dbg !9877
  br label %bb155, !dbg !9877

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9878
  %77 = zext i1 %76 to i8, !dbg !9878
  store i8 %77, ptr %0, align 1, !dbg !9878
  br label %bb155, !dbg !9878

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h6f3d081b019b054dE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_70, label %bb69, label %bb78, !dbg !9862

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !9863
  %_60 = xor i1 %_61, true, !dbg !9864
  br i1 %_60, label %bb59, label %bb63, !dbg !9864

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_17a158e6a42a64ac6748510ec26c05ee, i64 26) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !9866
  %80 = zext i1 %79 to i8, !dbg !9866
  store i8 %80, ptr %_66, align 1, !dbg !9866
  %81 = load i8, ptr %_66, align 1, !dbg !9866, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9866
  %_69 = zext i1 %82 to i64, !dbg !9866
  %83 = icmp eq i64 %_69, 0, !dbg !9866
  br i1 %83, label %bb67, label %bb66, !dbg !9866

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !9867
  %85 = zext i1 %84 to i8, !dbg !9867
  store i8 %85, ptr %_62, align 1, !dbg !9867
  %86 = load i8, ptr %_62, align 1, !dbg !9867, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9867
  %_65 = zext i1 %87 to i64, !dbg !9867
  %88 = icmp eq i64 %_65, 0, !dbg !9867
  br i1 %88, label %bb63, label %bb62, !dbg !9867

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9879
  %90 = zext i1 %89 to i8, !dbg !9879
  store i8 %90, ptr %0, align 1, !dbg !9879
  br label %bb155, !dbg !9879

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9880
  %92 = zext i1 %91 to i8, !dbg !9880
  store i8 %92, ptr %0, align 1, !dbg !9880
  br label %bb155, !dbg !9880

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h7f086f794d093b3eE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_81, label %bb80, label %bb89, !dbg !9862

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !9863
  %_71 = xor i1 %_72, true, !dbg !9864
  br i1 %_71, label %bb70, label %bb74, !dbg !9864

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_5bba4d24c07a9036ae9233aaff6232c6, i64 26) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !9866
  %95 = zext i1 %94 to i8, !dbg !9866
  store i8 %95, ptr %_77, align 1, !dbg !9866
  %96 = load i8, ptr %_77, align 1, !dbg !9866, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9866
  %_80 = zext i1 %97 to i64, !dbg !9866
  %98 = icmp eq i64 %_80, 0, !dbg !9866
  br i1 %98, label %bb78, label %bb77, !dbg !9866

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !9867
  %100 = zext i1 %99 to i8, !dbg !9867
  store i8 %100, ptr %_73, align 1, !dbg !9867
  %101 = load i8, ptr %_73, align 1, !dbg !9867, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9867
  %_76 = zext i1 %102 to i64, !dbg !9867
  %103 = icmp eq i64 %_76, 0, !dbg !9867
  br i1 %103, label %bb74, label %bb73, !dbg !9867

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9881
  %105 = zext i1 %104 to i8, !dbg !9881
  store i8 %105, ptr %0, align 1, !dbg !9881
  br label %bb155, !dbg !9881

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9882
  %107 = zext i1 %106 to i8, !dbg !9882
  store i8 %107, ptr %0, align 1, !dbg !9882
  br label %bb155, !dbg !9882

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h284b8ead69ecf176E"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_92, label %bb91, label %bb100, !dbg !9862

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !9863
  %_82 = xor i1 %_83, true, !dbg !9864
  br i1 %_82, label %bb81, label %bb85, !dbg !9864

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_9d4320166e103e0795016eb938cfd0c7, i64 26) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !9866
  %110 = zext i1 %109 to i8, !dbg !9866
  store i8 %110, ptr %_88, align 1, !dbg !9866
  %111 = load i8, ptr %_88, align 1, !dbg !9866, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9866
  %_91 = zext i1 %112 to i64, !dbg !9866
  %113 = icmp eq i64 %_91, 0, !dbg !9866
  br i1 %113, label %bb89, label %bb88, !dbg !9866

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !9867
  %115 = zext i1 %114 to i8, !dbg !9867
  store i8 %115, ptr %_84, align 1, !dbg !9867
  %116 = load i8, ptr %_84, align 1, !dbg !9867, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9867
  %_87 = zext i1 %117 to i64, !dbg !9867
  %118 = icmp eq i64 %_87, 0, !dbg !9867
  br i1 %118, label %bb85, label %bb84, !dbg !9867

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9883
  %120 = zext i1 %119 to i8, !dbg !9883
  store i8 %120, ptr %0, align 1, !dbg !9883
  br label %bb155, !dbg !9883

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9884
  %122 = zext i1 %121 to i8, !dbg !9884
  store i8 %122, ptr %0, align 1, !dbg !9884
  br label %bb155, !dbg !9884

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_103 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h1fe76a7eeceeaa41E"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_103, label %bb102, label %bb111, !dbg !9862

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !9863
  %_93 = xor i1 %_94, true, !dbg !9864
  br i1 %_93, label %bb92, label %bb96, !dbg !9864

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f7d8bfadf9baee29aaa910e129a0e64d, i64 29) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !9866
  %125 = zext i1 %124 to i8, !dbg !9866
  store i8 %125, ptr %_99, align 1, !dbg !9866
  %126 = load i8, ptr %_99, align 1, !dbg !9866, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !9866
  %_102 = zext i1 %127 to i64, !dbg !9866
  %128 = icmp eq i64 %_102, 0, !dbg !9866
  br i1 %128, label %bb100, label %bb99, !dbg !9866

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !9867
  %130 = zext i1 %129 to i8, !dbg !9867
  store i8 %130, ptr %_95, align 1, !dbg !9867
  %131 = load i8, ptr %_95, align 1, !dbg !9867, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !9867
  %_98 = zext i1 %132 to i64, !dbg !9867
  %133 = icmp eq i64 %_98, 0, !dbg !9867
  br i1 %133, label %bb96, label %bb95, !dbg !9867

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9885
  %135 = zext i1 %134 to i8, !dbg !9885
  store i8 %135, ptr %0, align 1, !dbg !9885
  br label %bb155, !dbg !9885

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9886
  %137 = zext i1 %136 to i8, !dbg !9886
  store i8 %137, ptr %0, align 1, !dbg !9886
  br label %bb155, !dbg !9886

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h51b337ca61e8410dE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_114, label %bb113, label %bb122, !dbg !9862

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !9863
  %_104 = xor i1 %_105, true, !dbg !9864
  br i1 %_104, label %bb103, label %bb107, !dbg !9864

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_5be5ea04cc5cae854de752ee6fc0b1f7, i64 30) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !9866
  %140 = zext i1 %139 to i8, !dbg !9866
  store i8 %140, ptr %_110, align 1, !dbg !9866
  %141 = load i8, ptr %_110, align 1, !dbg !9866, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !9866
  %_113 = zext i1 %142 to i64, !dbg !9866
  %143 = icmp eq i64 %_113, 0, !dbg !9866
  br i1 %143, label %bb111, label %bb110, !dbg !9866

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !9867
  %145 = zext i1 %144 to i8, !dbg !9867
  store i8 %145, ptr %_106, align 1, !dbg !9867
  %146 = load i8, ptr %_106, align 1, !dbg !9867, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9867
  %_109 = zext i1 %147 to i64, !dbg !9867
  %148 = icmp eq i64 %_109, 0, !dbg !9867
  br i1 %148, label %bb107, label %bb106, !dbg !9867

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9887
  %150 = zext i1 %149 to i8, !dbg !9887
  store i8 %150, ptr %0, align 1, !dbg !9887
  br label %bb155, !dbg !9887

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9888
  %152 = zext i1 %151 to i8, !dbg !9888
  store i8 %152, ptr %0, align 1, !dbg !9888
  br label %bb155, !dbg !9888

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_125 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17haf9ecdc7bb294e6bE"(ptr align 8 %self) #8, !dbg !9862
  br i1 %_125, label %bb124, label %bb133, !dbg !9862

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !9863
  %_115 = xor i1 %_116, true, !dbg !9864
  br i1 %_115, label %bb114, label %bb118, !dbg !9864

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_acbe4e59274e5d7b6fea0de428eccbfd, i64 31) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !9866
  %155 = zext i1 %154 to i8, !dbg !9866
  store i8 %155, ptr %_121, align 1, !dbg !9866
  %156 = load i8, ptr %_121, align 1, !dbg !9866, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !9866
  %_124 = zext i1 %157 to i64, !dbg !9866
  %158 = icmp eq i64 %_124, 0, !dbg !9866
  br i1 %158, label %bb122, label %bb121, !dbg !9866

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !9867
  %160 = zext i1 %159 to i8, !dbg !9867
  store i8 %160, ptr %_117, align 1, !dbg !9867
  %161 = load i8, ptr %_117, align 1, !dbg !9867, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !9867
  %_120 = zext i1 %162 to i64, !dbg !9867
  %163 = icmp eq i64 %_120, 0, !dbg !9867
  br i1 %163, label %bb118, label %bb117, !dbg !9867

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9889
  %165 = zext i1 %164 to i8, !dbg !9889
  store i8 %165, ptr %0, align 1, !dbg !9889
  br label %bb155, !dbg !9889

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9890
  %167 = zext i1 %166 to i8, !dbg !9890
  store i8 %167, ptr %0, align 1, !dbg !9890
  br label %bb155, !dbg !9890

bb133:                                            ; preds = %bb129, %bb122
  %_137 = load i64, ptr %self, align 8, !dbg !9891, !noundef !25
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h3124edf4f3d25cdfE() #8, !dbg !9892
  store i64 %168, ptr %_141, align 8, !dbg !9892
; call x86_64::registers::debug::Dr7Flags::bits
  %_139 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7e7ca87b4f16439dE(ptr align 8 %_141) #8, !dbg !9892
  %_138 = xor i64 %_139, -1, !dbg !9893
  %169 = and i64 %_137, %_138, !dbg !9891
  store i64 %169, ptr %extra_bits, align 8, !dbg !9891
  %_142 = load i64, ptr %extra_bits, align 8, !dbg !9894, !noundef !25
  %170 = icmp eq i64 %_142, 0, !dbg !9894
  br i1 %170, label %bb149, label %bb136, !dbg !9894

bb124:                                            ; preds = %bb122
  %171 = load i8, ptr %first, align 1, !dbg !9863, !range !1562, !noundef !25
  %_127 = trunc i8 %171 to i1, !dbg !9863
  %_126 = xor i1 %_127, true, !dbg !9864
  br i1 %_126, label %bb125, label %bb129, !dbg !9864

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9865
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_1de5b8b60713a8c97fab0cf672607e09, i64 21) #8, !dbg !9866
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %172 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_133) #8, !dbg !9866
  %173 = zext i1 %172 to i8, !dbg !9866
  store i8 %173, ptr %_132, align 1, !dbg !9866
  %174 = load i8, ptr %_132, align 1, !dbg !9866, !range !1562, !noundef !25
  %175 = trunc i8 %174 to i1, !dbg !9866
  %_135 = zext i1 %175 to i64, !dbg !9866
  %176 = icmp eq i64 %_135, 0, !dbg !9866
  br i1 %176, label %bb133, label %bb132, !dbg !9866

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9867
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %177 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_129) #8, !dbg !9867
  %178 = zext i1 %177 to i8, !dbg !9867
  store i8 %178, ptr %_128, align 1, !dbg !9867
  %179 = load i8, ptr %_128, align 1, !dbg !9867, !range !1562, !noundef !25
  %180 = trunc i8 %179 to i1, !dbg !9867
  %_131 = zext i1 %180 to i64, !dbg !9867
  %181 = icmp eq i64 %_131, 0, !dbg !9867
  br i1 %181, label %bb129, label %bb128, !dbg !9867

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %182 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9895
  %183 = zext i1 %182 to i8, !dbg !9895
  store i8 %183, ptr %0, align 1, !dbg !9895
  br label %bb155, !dbg !9895

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9896
  %185 = zext i1 %184 to i8, !dbg !9896
  store i8 %185, ptr %0, align 1, !dbg !9896
  br label %bb155, !dbg !9896

bb149:                                            ; preds = %bb144, %bb133
  %186 = load i8, ptr %first, align 1, !dbg !9897, !range !1562, !noundef !25
  %_157 = trunc i8 %186 to i1, !dbg !9897
  br i1 %_157, label %bb150, label %bb154, !dbg !9897

bb136:                                            ; preds = %bb133
  %187 = load i8, ptr %first, align 1, !dbg !9898, !range !1562, !noundef !25
  %_144 = trunc i8 %187 to i1, !dbg !9898
  %_143 = xor i1 %_144, true, !dbg !9899
  br i1 %_143, label %bb137, label %bb141, !dbg !9899

bb141:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %first, align 1, !dbg !9900
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9901
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_150) #8, !dbg !9901
  %189 = zext i1 %188 to i8, !dbg !9901
  store i8 %189, ptr %_149, align 1, !dbg !9901
  %190 = load i8, ptr %_149, align 1, !dbg !9901, !range !1562, !noundef !25
  %191 = trunc i8 %190 to i1, !dbg !9901
  %_152 = zext i1 %191 to i64, !dbg !9901
  %192 = icmp eq i64 %_152, 0, !dbg !9901
  br i1 %192, label %bb144, label %bb145, !dbg !9901

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_146 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9902
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %193 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_146) #8, !dbg !9902
  %194 = zext i1 %193 to i8, !dbg !9902
  store i8 %194, ptr %_145, align 1, !dbg !9902
  %195 = load i8, ptr %_145, align 1, !dbg !9902, !range !1562, !noundef !25
  %196 = trunc i8 %195 to i1, !dbg !9902
  %_148 = zext i1 %196 to i64, !dbg !9902
  %197 = icmp eq i64 %_148, 0, !dbg !9902
  br i1 %197, label %bb141, label %bb140, !dbg !9902

bb140:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %198 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9903
  %199 = zext i1 %198 to i8, !dbg !9903
  store i8 %199, ptr %0, align 1, !dbg !9903
  br label %bb155, !dbg !9903

bb144:                                            ; preds = %bb141
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_154 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9904
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %200 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_154) #8, !dbg !9904
  %201 = zext i1 %200 to i8, !dbg !9904
  store i8 %201, ptr %_153, align 1, !dbg !9904
  %202 = load i8, ptr %_153, align 1, !dbg !9904, !range !1562, !noundef !25
  %203 = trunc i8 %202 to i1, !dbg !9904
  %_156 = zext i1 %203 to i64, !dbg !9904
  %204 = icmp eq i64 %_156, 0, !dbg !9904
  br i1 %204, label %bb149, label %bb148, !dbg !9904

bb145:                                            ; preds = %bb141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %205 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9905
  %206 = zext i1 %205 to i8, !dbg !9905
  store i8 %206, ptr %0, align 1, !dbg !9905
  br label %bb155, !dbg !9905

bb148:                                            ; preds = %bb144
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %207 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9906
  %208 = zext i1 %207 to i8, !dbg !9906
  store i8 %208, ptr %0, align 1, !dbg !9906
  br label %bb155, !dbg !9906

bb154:                                            ; preds = %bb150, %bb149
  store i8 0, ptr %0, align 1, !dbg !9907
  br label %bb155, !dbg !9869

bb150:                                            ; preds = %bb149
; call core::fmt::Formatter::write_str
  %_159 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9908
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %209 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_159) #8, !dbg !9908
  %210 = zext i1 %209 to i8, !dbg !9908
  store i8 %210, ptr %_158, align 1, !dbg !9908
  %211 = load i8, ptr %_158, align 1, !dbg !9908, !range !1562, !noundef !25
  %212 = trunc i8 %211 to i1, !dbg !9908
  %_161 = zext i1 %212 to i64, !dbg !9908
  %213 = icmp eq i64 %_161, 0, !dbg !9908
  br i1 %213, label %bb154, label %bb153, !dbg !9908

bb153:                                            ; preds = %bb150
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %214 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9909
  %215 = zext i1 %214 to i8, !dbg !9909
  store i8 %215, ptr %0, align 1, !dbg !9909
  br label %bb155, !dbg !9909

bb6:                                              ; No predecessors!
  unreachable, !dbg !9867
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h79e974a9b501c8cdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9910 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9913, metadata !DIExpression()), !dbg !9915
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9914, metadata !DIExpression()), !dbg !9916
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9917
  ret i1 %0, !dbg !9918
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc2089fb412ce145dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9919 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9922, metadata !DIExpression()), !dbg !9924
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9923, metadata !DIExpression()), !dbg !9925
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9926
  ret i1 %0, !dbg !9927
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h6fc68b8d30dcb706E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9928 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9931, metadata !DIExpression()), !dbg !9933
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9932, metadata !DIExpression()), !dbg !9934
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9935
  ret i1 %0, !dbg !9936
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hd21ddb74428dff14E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9937 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9940, metadata !DIExpression()), !dbg !9942
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9941, metadata !DIExpression()), !dbg !9943
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9944
  ret i1 %0, !dbg !9945
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h3124edf4f3d25cdfE() unnamed_addr #0 !dbg !9946 {
start:
  %0 = alloca i64, align 8
  store i64 11263, ptr %0, align 8, !dbg !9950
  %1 = load i64, ptr %0, align 8, !dbg !9951, !noundef !25
  ret i64 %1, !dbg !9951
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7e7ca87b4f16439dE(ptr align 8 %self) unnamed_addr #0 !dbg !9952 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9957, metadata !DIExpression()), !dbg !9958
  %0 = load i64, ptr %self, align 8, !dbg !9959, !noundef !25
  ret i64 %0, !dbg !9960
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hb7f63f145d46dac2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9961 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9967, metadata !DIExpression()), !dbg !9969
  br i1 false, label %bb2, label %bb1, !dbg !9969

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9969, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9969
  %1 = zext i1 %_5 to i8, !dbg !9969
  store i8 %1, ptr %_2, align 1, !dbg !9969
  br label %bb3, !dbg !9969

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9969
  br label %bb3, !dbg !9969

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9969, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9969
  br i1 %3, label %bb4, label %bb5, !dbg !9969

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9969, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !9969
  %4 = icmp eq i64 %_7, 1, !dbg !9969
  %5 = zext i1 %4 to i8, !dbg !9969
  store i8 %5, ptr %0, align 1, !dbg !9969
  br label %bb6, !dbg !9969

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9969
  br label %bb6, !dbg !9969

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9970, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9970
  ret i1 %7, !dbg !9970
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h8d20e2dec1e1f0fbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9971 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9973, metadata !DIExpression()), !dbg !9975
  br i1 false, label %bb2, label %bb1, !dbg !9975

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9975, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9975
  %1 = zext i1 %_5 to i8, !dbg !9975
  store i8 %1, ptr %_2, align 1, !dbg !9975
  br label %bb3, !dbg !9975

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9975
  br label %bb3, !dbg !9975

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9975, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9975
  br i1 %3, label %bb4, label %bb5, !dbg !9975

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9975, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !9975
  %4 = icmp eq i64 %_7, 4, !dbg !9975
  %5 = zext i1 %4 to i8, !dbg !9975
  store i8 %5, ptr %0, align 1, !dbg !9975
  br label %bb6, !dbg !9975

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9975
  br label %bb6, !dbg !9975

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9976, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9976
  ret i1 %7, !dbg !9976
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h6f2f2fe0733b407cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9977 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9979, metadata !DIExpression()), !dbg !9981
  br i1 false, label %bb2, label %bb1, !dbg !9981

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9981, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9981
  %1 = zext i1 %_5 to i8, !dbg !9981
  store i8 %1, ptr %_2, align 1, !dbg !9981
  br label %bb3, !dbg !9981

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9981
  br label %bb3, !dbg !9981

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9981, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9981
  br i1 %3, label %bb4, label %bb5, !dbg !9981

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9981, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !9981
  %4 = icmp eq i64 %_7, 16, !dbg !9981
  %5 = zext i1 %4 to i8, !dbg !9981
  store i8 %5, ptr %0, align 1, !dbg !9981
  br label %bb6, !dbg !9981

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9981
  br label %bb6, !dbg !9981

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9982, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9982
  ret i1 %7, !dbg !9982
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h21bc573e6d64bd57E"(ptr align 8 %self) unnamed_addr #0 !dbg !9983 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9985, metadata !DIExpression()), !dbg !9987
  br i1 false, label %bb2, label %bb1, !dbg !9987

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9987, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9987
  %1 = zext i1 %_5 to i8, !dbg !9987
  store i8 %1, ptr %_2, align 1, !dbg !9987
  br label %bb3, !dbg !9987

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9987
  br label %bb3, !dbg !9987

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9987, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9987
  br i1 %3, label %bb4, label %bb5, !dbg !9987

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9987, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !9987
  %4 = icmp eq i64 %_7, 64, !dbg !9987
  %5 = zext i1 %4 to i8, !dbg !9987
  store i8 %5, ptr %0, align 1, !dbg !9987
  br label %bb6, !dbg !9987

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9987
  br label %bb6, !dbg !9987

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9988, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9988
  ret i1 %7, !dbg !9988
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h00517afc40fb7a29E"(ptr align 8 %self) unnamed_addr #0 !dbg !9989 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9991, metadata !DIExpression()), !dbg !9993
  br i1 false, label %bb2, label %bb1, !dbg !9993

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9993, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9993
  %1 = zext i1 %_5 to i8, !dbg !9993
  store i8 %1, ptr %_2, align 1, !dbg !9993
  br label %bb3, !dbg !9993

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9993
  br label %bb3, !dbg !9993

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9993, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9993
  br i1 %3, label %bb4, label %bb5, !dbg !9993

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9993, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !9993
  %4 = icmp eq i64 %_7, 2, !dbg !9993
  %5 = zext i1 %4 to i8, !dbg !9993
  store i8 %5, ptr %0, align 1, !dbg !9993
  br label %bb6, !dbg !9993

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9993
  br label %bb6, !dbg !9993

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9994, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9994
  ret i1 %7, !dbg !9994
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h2bc05d77f373d5eaE"(ptr align 8 %self) unnamed_addr #0 !dbg !9995 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9997, metadata !DIExpression()), !dbg !9999
  br i1 false, label %bb2, label %bb1, !dbg !9999

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9999, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9999
  %1 = zext i1 %_5 to i8, !dbg !9999
  store i8 %1, ptr %_2, align 1, !dbg !9999
  br label %bb3, !dbg !9999

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9999
  br label %bb3, !dbg !9999

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9999, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9999
  br i1 %3, label %bb4, label %bb5, !dbg !9999

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9999, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !9999
  %4 = icmp eq i64 %_7, 8, !dbg !9999
  %5 = zext i1 %4 to i8, !dbg !9999
  store i8 %5, ptr %0, align 1, !dbg !9999
  br label %bb6, !dbg !9999

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9999
  br label %bb6, !dbg !9999

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10000, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10000
  ret i1 %7, !dbg !10000
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h6f3d081b019b054dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10001 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10003, metadata !DIExpression()), !dbg !10005
  br i1 false, label %bb2, label %bb1, !dbg !10005

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10005, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10005
  %1 = zext i1 %_5 to i8, !dbg !10005
  store i8 %1, ptr %_2, align 1, !dbg !10005
  br label %bb3, !dbg !10005

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10005
  br label %bb3, !dbg !10005

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10005, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10005
  br i1 %3, label %bb4, label %bb5, !dbg !10005

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10005, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !10005
  %4 = icmp eq i64 %_7, 32, !dbg !10005
  %5 = zext i1 %4 to i8, !dbg !10005
  store i8 %5, ptr %0, align 1, !dbg !10005
  br label %bb6, !dbg !10005

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10005
  br label %bb6, !dbg !10005

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10006, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10006
  ret i1 %7, !dbg !10006
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h7f086f794d093b3eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10007 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10009, metadata !DIExpression()), !dbg !10011
  br i1 false, label %bb2, label %bb1, !dbg !10011

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10011, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10011
  %1 = zext i1 %_5 to i8, !dbg !10011
  store i8 %1, ptr %_2, align 1, !dbg !10011
  br label %bb3, !dbg !10011

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10011
  br label %bb3, !dbg !10011

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10011, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10011
  br i1 %3, label %bb4, label %bb5, !dbg !10011

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10011, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !10011
  %4 = icmp eq i64 %_7, 128, !dbg !10011
  %5 = zext i1 %4 to i8, !dbg !10011
  store i8 %5, ptr %0, align 1, !dbg !10011
  br label %bb6, !dbg !10011

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10011
  br label %bb6, !dbg !10011

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10012, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10012
  ret i1 %7, !dbg !10012
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h284b8ead69ecf176E"(ptr align 8 %self) unnamed_addr #0 !dbg !10013 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10015, metadata !DIExpression()), !dbg !10017
  br i1 false, label %bb2, label %bb1, !dbg !10017

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10017, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10017
  %1 = zext i1 %_5 to i8, !dbg !10017
  store i8 %1, ptr %_2, align 1, !dbg !10017
  br label %bb3, !dbg !10017

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10017
  br label %bb3, !dbg !10017

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10017, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10017
  br i1 %3, label %bb4, label %bb5, !dbg !10017

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10017, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !10017
  %4 = icmp eq i64 %_7, 256, !dbg !10017
  %5 = zext i1 %4 to i8, !dbg !10017
  store i8 %5, ptr %0, align 1, !dbg !10017
  br label %bb6, !dbg !10017

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10017
  br label %bb6, !dbg !10017

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10018, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10018
  ret i1 %7, !dbg !10018
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h1fe76a7eeceeaa41E"(ptr align 8 %self) unnamed_addr #0 !dbg !10019 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10021, metadata !DIExpression()), !dbg !10023
  br i1 false, label %bb2, label %bb1, !dbg !10023

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10023, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10023
  %1 = zext i1 %_5 to i8, !dbg !10023
  store i8 %1, ptr %_2, align 1, !dbg !10023
  br label %bb3, !dbg !10023

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10023
  br label %bb3, !dbg !10023

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10023, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10023
  br i1 %3, label %bb4, label %bb5, !dbg !10023

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10023, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !10023
  %4 = icmp eq i64 %_7, 512, !dbg !10023
  %5 = zext i1 %4 to i8, !dbg !10023
  store i8 %5, ptr %0, align 1, !dbg !10023
  br label %bb6, !dbg !10023

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10023
  br label %bb6, !dbg !10023

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10024, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10024
  ret i1 %7, !dbg !10024
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h51b337ca61e8410dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10025 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10027, metadata !DIExpression()), !dbg !10029
  br i1 false, label %bb2, label %bb1, !dbg !10029

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10029, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10029
  %1 = zext i1 %_5 to i8, !dbg !10029
  store i8 %1, ptr %_2, align 1, !dbg !10029
  br label %bb3, !dbg !10029

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10029
  br label %bb3, !dbg !10029

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10029, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10029
  br i1 %3, label %bb4, label %bb5, !dbg !10029

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10029, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !10029
  %4 = icmp eq i64 %_7, 2048, !dbg !10029
  %5 = zext i1 %4 to i8, !dbg !10029
  store i8 %5, ptr %0, align 1, !dbg !10029
  br label %bb6, !dbg !10029

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10029
  br label %bb6, !dbg !10029

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10030, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10030
  ret i1 %7, !dbg !10030
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17haf9ecdc7bb294e6bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10031 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10033, metadata !DIExpression()), !dbg !10035
  br i1 false, label %bb2, label %bb1, !dbg !10035

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10035, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10035
  %1 = zext i1 %_5 to i8, !dbg !10035
  store i8 %1, ptr %_2, align 1, !dbg !10035
  br label %bb3, !dbg !10035

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10035
  br label %bb3, !dbg !10035

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10035, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10035
  br i1 %3, label %bb4, label %bb5, !dbg !10035

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10035, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !10035
  %4 = icmp eq i64 %_7, 8192, !dbg !10035
  %5 = zext i1 %4 to i8, !dbg !10035
  store i8 %5, ptr %0, align 1, !dbg !10035
  br label %bb6, !dbg !10035

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10035
  br label %bb6, !dbg !10035

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10036, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10036
  ret i1 %7, !dbg !10036
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d980f3d280e5cbeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10037 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10043, metadata !DIExpression()), !dbg !10045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10044, metadata !DIExpression()), !dbg !10045
  %_4 = load i8, ptr %self, align 1, !dbg !10045, !range !2973, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10045

bb2:                                              ; preds = %start
  unreachable, !dbg !10045

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10045
  store ptr @alloc_313d8bbf74ab73e43c86e40d63f0a272, ptr %0, align 8, !dbg !10045
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10045
  store i64 20, ptr %1, align 8, !dbg !10045
  br label %bb6, !dbg !10046

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10045
  store ptr @alloc_f2d454b829913153a5819081b3682bc7, ptr %2, align 8, !dbg !10045
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10045
  store i64 10, ptr %3, align 8, !dbg !10045
  br label %bb6, !dbg !10046

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10045
  store ptr @alloc_12af9d2367133006951bb8451ee74c9f, ptr %4, align 8, !dbg !10045
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10045
  store i64 13, ptr %5, align 8, !dbg !10045
  br label %bb6, !dbg !10046

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10045
  store ptr @alloc_07796cbc38a891ed9cebb75e2c5679a8, ptr %6, align 8, !dbg !10045
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10045
  store i64 15, ptr %7, align 8, !dbg !10045
  br label %bb6, !dbg !10046

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10045
  %9 = load ptr, ptr %8, align 8, !dbg !10045, !nonnull !25, !align !4372, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10045
  %11 = load i64, ptr %10, align 8, !dbg !10045, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10045
  ret i1 %12, !dbg !10047
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h46c5d19a933f1812E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10048 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10054, metadata !DIExpression()), !dbg !10056
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10055, metadata !DIExpression()), !dbg !10056
  %_4 = load i8, ptr %self, align 1, !dbg !10056, !range !2973, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10056

bb2:                                              ; preds = %start
  unreachable, !dbg !10056

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10056
  store ptr @alloc_677ed602fede75cd9261793d21eb0813, ptr %0, align 8, !dbg !10056
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10056
  store i64 8, ptr %1, align 8, !dbg !10056
  br label %bb6, !dbg !10057

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10056
  store ptr @alloc_2f4fe2ba8be8857d8d709326c4649a1f, ptr %2, align 8, !dbg !10056
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10056
  store i64 8, ptr %3, align 8, !dbg !10056
  br label %bb6, !dbg !10057

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10056
  store ptr @alloc_65c64021bbb754f8522fbd95db167c02, ptr %4, align 8, !dbg !10056
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10056
  store i64 8, ptr %5, align 8, !dbg !10056
  br label %bb6, !dbg !10057

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10056
  store ptr @alloc_51f9aa5dcaa5b22d835103377a098edb, ptr %6, align 8, !dbg !10056
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10056
  store i64 8, ptr %7, align 8, !dbg !10056
  br label %bb6, !dbg !10057

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10056
  %9 = load ptr, ptr %8, align 8, !dbg !10056, !nonnull !25, !align !4372, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10056
  %11 = load i64, ptr %10, align 8, !dbg !10056, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10056
  ret i1 %12, !dbg !10058
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h3132ad59913c5f0bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10059 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10064, metadata !DIExpression()), !dbg !10066
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10065, metadata !DIExpression()), !dbg !10066
  store ptr %self, ptr %_7, align 8, !dbg !10067
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17heb995155c0c88de6E(ptr align 8 %f, ptr align 1 @alloc_f6a9358950ec1349a43e73350c75bce0, i64 8, ptr align 1 @alloc_56410eb15c1a0c73cd1e25e985d77d4e, i64 4, ptr align 1 %_7, ptr align 8 @vtable.4) #8, !dbg !10066
  ret i1 %0, !dbg !10068
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6a344bb63acd4fcE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10069 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10076, metadata !DIExpression()), !dbg !10078
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10077, metadata !DIExpression()), !dbg !10078
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a85527125fb9d1b0c401051e6d1e7aa4, i64 3) #8, !dbg !10078
  ret i1 %0, !dbg !10079
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7590f12222d68347E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10080 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10091, metadata !DIExpression()), !dbg !10093
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10092, metadata !DIExpression()), !dbg !10093
  store ptr %self, ptr %_6, align 8, !dbg !10094
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_a0116388acdf2b3b6b694c0b90de7fff, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !10093
  ret i1 %0, !dbg !10095
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h12d4174ae69c78baE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10096 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10103, metadata !DIExpression()), !dbg !10105
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10104, metadata !DIExpression()), !dbg !10105
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_67f33833c579fa50bbf60f379fb4d60e, i64 4) #8, !dbg !10105
  ret i1 %0, !dbg !10106
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a5151d9a9cddd54E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10107 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10114, metadata !DIExpression()), !dbg !10116
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10115, metadata !DIExpression()), !dbg !10116
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_cf30cdee6f4a4930774ceabe6622b7bd, i64 6) #8, !dbg !10116
  ret i1 %0, !dbg !10117
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h16683fbbc7a4d218E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10118 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10125, metadata !DIExpression()), !dbg !10127
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10126, metadata !DIExpression()), !dbg !10127
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_cfca1f07d92222b5c97bb5c0de9fcfbb, i64 6) #8, !dbg !10127
  ret i1 %0, !dbg !10128
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h453a5f6fe702540bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10129 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10136, metadata !DIExpression()), !dbg !10138
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10137, metadata !DIExpression()), !dbg !10138
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_783d816df70f5a5f1f4b396a80dd3305, i64 12) #8, !dbg !10138
  ret i1 %0, !dbg !10139
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17h164ac1072aa070d7E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10140 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10147, metadata !DIExpression()), !dbg !10149
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10148, metadata !DIExpression()), !dbg !10149
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_85c0d3064aec1b08ba3f573812e15308, i64 4) #8, !dbg !10149
  ret i1 %0, !dbg !10150
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h7769cf7a0a44f7f6E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10151 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10158, metadata !DIExpression()), !dbg !10160
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10159, metadata !DIExpression()), !dbg !10160
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_932323223ca66329388a60fd4c0ccc09, i64 5) #8, !dbg !10160
  ret i1 %0, !dbg !10161
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d5d6bedc91daf52E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10162 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10169, metadata !DIExpression()), !dbg !10171
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10170, metadata !DIExpression()), !dbg !10171
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_77d19bb56f4f501426aae6adda6a93ba, i64 6) #8, !dbg !10171
  ret i1 %0, !dbg !10172
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h332fb20a107feb17E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10173 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10180, metadata !DIExpression()), !dbg !10182
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10181, metadata !DIExpression()), !dbg !10182
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_32c9e06596222b572d2c0103be8f59b1, i64 4) #8, !dbg !10182
  ret i1 %0, !dbg !10183
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e013dd631c6b831E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10184 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10191, metadata !DIExpression()), !dbg !10193
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10192, metadata !DIExpression()), !dbg !10193
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_345adc70ced25b29e518d09afb574f88, i64 4) #8, !dbg !10193
  ret i1 %0, !dbg !10194
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17he897402a76bdf78dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10195 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_114 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_101 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10208, metadata !DIExpression()), !dbg !10290
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10210, metadata !DIExpression()), !dbg !10291
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10212, metadata !DIExpression()), !dbg !10292
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10214, metadata !DIExpression()), !dbg !10293
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10216, metadata !DIExpression()), !dbg !10294
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10218, metadata !DIExpression()), !dbg !10295
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10220, metadata !DIExpression()), !dbg !10296
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10222, metadata !DIExpression()), !dbg !10297
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10224, metadata !DIExpression()), !dbg !10298
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10226, metadata !DIExpression()), !dbg !10299
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10228, metadata !DIExpression()), !dbg !10300
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10230, metadata !DIExpression()), !dbg !10301
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10232, metadata !DIExpression()), !dbg !10302
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10234, metadata !DIExpression()), !dbg !10303
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10236, metadata !DIExpression()), !dbg !10304
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10238, metadata !DIExpression()), !dbg !10305
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10240, metadata !DIExpression()), !dbg !10306
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10242, metadata !DIExpression()), !dbg !10307
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10244, metadata !DIExpression()), !dbg !10308
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10246, metadata !DIExpression()), !dbg !10309
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10248, metadata !DIExpression()), !dbg !10310
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10250, metadata !DIExpression()), !dbg !10311
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10252, metadata !DIExpression()), !dbg !10312
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10254, metadata !DIExpression()), !dbg !10313
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10256, metadata !DIExpression()), !dbg !10314
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10258, metadata !DIExpression()), !dbg !10315
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10260, metadata !DIExpression()), !dbg !10316
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10262, metadata !DIExpression()), !dbg !10317
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10264, metadata !DIExpression()), !dbg !10318
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10266, metadata !DIExpression()), !dbg !10319
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10268, metadata !DIExpression()), !dbg !10320
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10270, metadata !DIExpression()), !dbg !10321
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10274, metadata !DIExpression()), !dbg !10322
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10276, metadata !DIExpression()), !dbg !10323
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10278, metadata !DIExpression()), !dbg !10324
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10280, metadata !DIExpression()), !dbg !10325
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10282, metadata !DIExpression()), !dbg !10326
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10284, metadata !DIExpression()), !dbg !10327
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10286, metadata !DIExpression()), !dbg !10328
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10288, metadata !DIExpression()), !dbg !10329
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10329
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10204, metadata !DIExpression()), !dbg !10330
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10329
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10205, metadata !DIExpression()), !dbg !10331
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10206, metadata !DIExpression()), !dbg !10332
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10272, metadata !DIExpression()), !dbg !10333
  store i8 1, ptr %first, align 1, !dbg !10334
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h2dd5a6b3c2e9ae6eE"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_4, label %bb2, label %bb12, !dbg !10335

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_15 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h134bb95e6ccf4a1aE"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_15, label %bb14, label %bb23, !dbg !10335

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10336
  %_5 = xor i1 %_6, true, !dbg !10337
  br i1 %_5, label %bb3, label %bb8, !dbg !10337

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ceb3075fefa236549f114873fb6322c5, i64 22) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !10339
  %3 = zext i1 %2 to i8, !dbg !10339
  store i8 %3, ptr %_11, align 1, !dbg !10339
  %4 = load i8, ptr %_11, align 1, !dbg !10339, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10339
  %_14 = zext i1 %5 to i64, !dbg !10339
  %6 = icmp eq i64 %_14, 0, !dbg !10339
  br i1 %6, label %bb12, label %bb11, !dbg !10339

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !10340
  %8 = zext i1 %7 to i8, !dbg !10340
  store i8 %8, ptr %_7, align 1, !dbg !10340
  %9 = load i8, ptr %_7, align 1, !dbg !10340, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10340
  %_10 = zext i1 %10 to i64, !dbg !10340
  %11 = icmp eq i64 %_10, 0, !dbg !10340
  br i1 %11, label %bb8, label %bb7, !dbg !10340

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10341
  %13 = zext i1 %12 to i8, !dbg !10341
  store i8 %13, ptr %0, align 1, !dbg !10341
  br label %bb111, !dbg !10341

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10342, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10342
  ret i1 %15, !dbg !10342

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10343
  %17 = zext i1 %16 to i8, !dbg !10343
  store i8 %17, ptr %0, align 1, !dbg !10343
  br label %bb111, !dbg !10343

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_26 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17hcd4c921db2104191E"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_26, label %bb25, label %bb34, !dbg !10335

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !10336
  %_16 = xor i1 %_17, true, !dbg !10337
  br i1 %_16, label %bb15, label %bb19, !dbg !10337

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_23183917709bfb7b18e2b27e64795080, i64 16) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !10339
  %20 = zext i1 %19 to i8, !dbg !10339
  store i8 %20, ptr %_22, align 1, !dbg !10339
  %21 = load i8, ptr %_22, align 1, !dbg !10339, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10339
  %_25 = zext i1 %22 to i64, !dbg !10339
  %23 = icmp eq i64 %_25, 0, !dbg !10339
  br i1 %23, label %bb23, label %bb22, !dbg !10339

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !10340
  %25 = zext i1 %24 to i8, !dbg !10340
  store i8 %25, ptr %_18, align 1, !dbg !10340
  %26 = load i8, ptr %_18, align 1, !dbg !10340, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10340
  %_21 = zext i1 %27 to i64, !dbg !10340
  %28 = icmp eq i64 %_21, 0, !dbg !10340
  br i1 %28, label %bb19, label %bb18, !dbg !10340

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10344
  %30 = zext i1 %29 to i8, !dbg !10344
  store i8 %30, ptr %0, align 1, !dbg !10344
  br label %bb111, !dbg !10344

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10345
  %32 = zext i1 %31 to i8, !dbg !10345
  store i8 %32, ptr %0, align 1, !dbg !10345
  br label %bb111, !dbg !10345

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_37 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h65e242484a69f31cE"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_37, label %bb36, label %bb45, !dbg !10335

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !10336
  %_27 = xor i1 %_28, true, !dbg !10337
  br i1 %_27, label %bb26, label %bb30, !dbg !10337

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_00edffb2880c63885c07b8b63d984171, i64 16) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !10339
  %35 = zext i1 %34 to i8, !dbg !10339
  store i8 %35, ptr %_33, align 1, !dbg !10339
  %36 = load i8, ptr %_33, align 1, !dbg !10339, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10339
  %_36 = zext i1 %37 to i64, !dbg !10339
  %38 = icmp eq i64 %_36, 0, !dbg !10339
  br i1 %38, label %bb34, label %bb33, !dbg !10339

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !10340
  %40 = zext i1 %39 to i8, !dbg !10340
  store i8 %40, ptr %_29, align 1, !dbg !10340
  %41 = load i8, ptr %_29, align 1, !dbg !10340, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10340
  %_32 = zext i1 %42 to i64, !dbg !10340
  %43 = icmp eq i64 %_32, 0, !dbg !10340
  br i1 %43, label %bb30, label %bb29, !dbg !10340

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10346
  %45 = zext i1 %44 to i8, !dbg !10346
  store i8 %45, ptr %0, align 1, !dbg !10346
  br label %bb111, !dbg !10346

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10347
  %47 = zext i1 %46 to i8, !dbg !10347
  store i8 %47, ptr %0, align 1, !dbg !10347
  br label %bb111, !dbg !10347

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_48 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h3166164540f009f6E"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_48, label %bb47, label %bb56, !dbg !10335

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !10336
  %_38 = xor i1 %_39, true, !dbg !10337
  br i1 %_38, label %bb37, label %bb41, !dbg !10337

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a49000a8806776ae52fbedb9a2638ec9, i64 17) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !10339
  %50 = zext i1 %49 to i8, !dbg !10339
  store i8 %50, ptr %_44, align 1, !dbg !10339
  %51 = load i8, ptr %_44, align 1, !dbg !10339, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10339
  %_47 = zext i1 %52 to i64, !dbg !10339
  %53 = icmp eq i64 %_47, 0, !dbg !10339
  br i1 %53, label %bb45, label %bb44, !dbg !10339

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !10340
  %55 = zext i1 %54 to i8, !dbg !10340
  store i8 %55, ptr %_40, align 1, !dbg !10340
  %56 = load i8, ptr %_40, align 1, !dbg !10340, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10340
  %_43 = zext i1 %57 to i64, !dbg !10340
  %58 = icmp eq i64 %_43, 0, !dbg !10340
  br i1 %58, label %bb41, label %bb40, !dbg !10340

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10348
  %60 = zext i1 %59 to i8, !dbg !10348
  store i8 %60, ptr %0, align 1, !dbg !10348
  br label %bb111, !dbg !10348

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10349
  %62 = zext i1 %61 to i8, !dbg !10349
  store i8 %62, ptr %0, align 1, !dbg !10349
  br label %bb111, !dbg !10349

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_59 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h6ac72c9bcceb59b0E"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_59, label %bb58, label %bb67, !dbg !10335

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !10336
  %_49 = xor i1 %_50, true, !dbg !10337
  br i1 %_49, label %bb48, label %bb52, !dbg !10337

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c5961b0ae9ae4a08564a612c72baa76c, i64 29) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !10339
  %65 = zext i1 %64 to i8, !dbg !10339
  store i8 %65, ptr %_55, align 1, !dbg !10339
  %66 = load i8, ptr %_55, align 1, !dbg !10339, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10339
  %_58 = zext i1 %67 to i64, !dbg !10339
  %68 = icmp eq i64 %_58, 0, !dbg !10339
  br i1 %68, label %bb56, label %bb55, !dbg !10339

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !10340
  %70 = zext i1 %69 to i8, !dbg !10340
  store i8 %70, ptr %_51, align 1, !dbg !10340
  %71 = load i8, ptr %_51, align 1, !dbg !10340, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10340
  %_54 = zext i1 %72 to i64, !dbg !10340
  %73 = icmp eq i64 %_54, 0, !dbg !10340
  br i1 %73, label %bb52, label %bb51, !dbg !10340

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10350
  %75 = zext i1 %74 to i8, !dbg !10350
  store i8 %75, ptr %0, align 1, !dbg !10350
  br label %bb111, !dbg !10350

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10351
  %77 = zext i1 %76 to i8, !dbg !10351
  store i8 %77, ptr %0, align 1, !dbg !10351
  br label %bb111, !dbg !10351

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_70 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h93e0fadf37c84179E"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_70, label %bb69, label %bb78, !dbg !10335

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !10336
  %_60 = xor i1 %_61, true, !dbg !10337
  br i1 %_60, label %bb59, label %bb63, !dbg !10337

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4ae9b5b462839d60c41327e34c2f0e10, i64 30) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !10339
  %80 = zext i1 %79 to i8, !dbg !10339
  store i8 %80, ptr %_66, align 1, !dbg !10339
  %81 = load i8, ptr %_66, align 1, !dbg !10339, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10339
  %_69 = zext i1 %82 to i64, !dbg !10339
  %83 = icmp eq i64 %_69, 0, !dbg !10339
  br i1 %83, label %bb67, label %bb66, !dbg !10339

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !10340
  %85 = zext i1 %84 to i8, !dbg !10340
  store i8 %85, ptr %_62, align 1, !dbg !10340
  %86 = load i8, ptr %_62, align 1, !dbg !10340, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10340
  %_65 = zext i1 %87 to i64, !dbg !10340
  %88 = icmp eq i64 %_65, 0, !dbg !10340
  br i1 %88, label %bb63, label %bb62, !dbg !10340

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10352
  %90 = zext i1 %89 to i8, !dbg !10352
  store i8 %90, ptr %0, align 1, !dbg !10352
  br label %bb111, !dbg !10352

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10353
  %92 = zext i1 %91 to i8, !dbg !10353
  store i8 %92, ptr %0, align 1, !dbg !10353
  br label %bb111, !dbg !10353

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_81 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hd9c562fa24eefcf1E"(ptr align 8 %self) #8, !dbg !10335
  br i1 %_81, label %bb80, label %bb89, !dbg !10335

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !10336
  %_71 = xor i1 %_72, true, !dbg !10337
  br i1 %_71, label %bb70, label %bb74, !dbg !10337

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_85cca595269f62c6435ecb629d2c0750, i64 19) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !10339
  %95 = zext i1 %94 to i8, !dbg !10339
  store i8 %95, ptr %_77, align 1, !dbg !10339
  %96 = load i8, ptr %_77, align 1, !dbg !10339, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10339
  %_80 = zext i1 %97 to i64, !dbg !10339
  %98 = icmp eq i64 %_80, 0, !dbg !10339
  br i1 %98, label %bb78, label %bb77, !dbg !10339

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !10340
  %100 = zext i1 %99 to i8, !dbg !10340
  store i8 %100, ptr %_73, align 1, !dbg !10340
  %101 = load i8, ptr %_73, align 1, !dbg !10340, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10340
  %_76 = zext i1 %102 to i64, !dbg !10340
  %103 = icmp eq i64 %_76, 0, !dbg !10340
  br i1 %103, label %bb74, label %bb73, !dbg !10340

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10354
  %105 = zext i1 %104 to i8, !dbg !10354
  store i8 %105, ptr %0, align 1, !dbg !10354
  br label %bb111, !dbg !10354

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10355
  %107 = zext i1 %106 to i8, !dbg !10355
  store i8 %107, ptr %0, align 1, !dbg !10355
  br label %bb111, !dbg !10355

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10356, !noundef !25
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h077e061a3438aff4E() #8, !dbg !10357
  store i64 %108, ptr %_97, align 8, !dbg !10357
; call x86_64::registers::model_specific::EferFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17hbf54f9ad5898d825E(ptr align 8 %_97) #8, !dbg !10357
  %_94 = xor i64 %_95, -1, !dbg !10358
  %109 = and i64 %_93, %_94, !dbg !10356
  store i64 %109, ptr %extra_bits, align 8, !dbg !10356
  %_98 = load i64, ptr %extra_bits, align 8, !dbg !10359, !noundef !25
  %110 = icmp eq i64 %_98, 0, !dbg !10359
  br i1 %110, label %bb105, label %bb92, !dbg !10359

bb80:                                             ; preds = %bb78
  %111 = load i8, ptr %first, align 1, !dbg !10336, !range !1562, !noundef !25
  %_83 = trunc i8 %111 to i1, !dbg !10336
  %_82 = xor i1 %_83, true, !dbg !10337
  br i1 %_82, label %bb81, label %bb85, !dbg !10337

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10338
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_53cb917c5379fcf43f5faa3b3b79e7e8, i64 27) #8, !dbg !10339
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %112 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !10339
  %113 = zext i1 %112 to i8, !dbg !10339
  store i8 %113, ptr %_88, align 1, !dbg !10339
  %114 = load i8, ptr %_88, align 1, !dbg !10339, !range !1562, !noundef !25
  %115 = trunc i8 %114 to i1, !dbg !10339
  %_91 = zext i1 %115 to i64, !dbg !10339
  %116 = icmp eq i64 %_91, 0, !dbg !10339
  br i1 %116, label %bb89, label %bb88, !dbg !10339

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %117 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !10340
  %118 = zext i1 %117 to i8, !dbg !10340
  store i8 %118, ptr %_84, align 1, !dbg !10340
  %119 = load i8, ptr %_84, align 1, !dbg !10340, !range !1562, !noundef !25
  %120 = trunc i8 %119 to i1, !dbg !10340
  %_87 = zext i1 %120 to i64, !dbg !10340
  %121 = icmp eq i64 %_87, 0, !dbg !10340
  br i1 %121, label %bb85, label %bb84, !dbg !10340

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %122 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10360
  %123 = zext i1 %122 to i8, !dbg !10360
  store i8 %123, ptr %0, align 1, !dbg !10360
  br label %bb111, !dbg !10360

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %124 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10361
  %125 = zext i1 %124 to i8, !dbg !10361
  store i8 %125, ptr %0, align 1, !dbg !10361
  br label %bb111, !dbg !10361

bb105:                                            ; preds = %bb100, %bb89
  %126 = load i8, ptr %first, align 1, !dbg !10362, !range !1562, !noundef !25
  %_113 = trunc i8 %126 to i1, !dbg !10362
  br i1 %_113, label %bb106, label %bb110, !dbg !10362

bb92:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10363, !range !1562, !noundef !25
  %_100 = trunc i8 %127 to i1, !dbg !10363
  %_99 = xor i1 %_100, true, !dbg !10364
  br i1 %_99, label %bb93, label %bb97, !dbg !10364

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10365
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10366
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_106) #8, !dbg !10366
  %129 = zext i1 %128 to i8, !dbg !10366
  store i8 %129, ptr %_105, align 1, !dbg !10366
  %130 = load i8, ptr %_105, align 1, !dbg !10366, !range !1562, !noundef !25
  %131 = trunc i8 %130 to i1, !dbg !10366
  %_108 = zext i1 %131 to i64, !dbg !10366
  %132 = icmp eq i64 %_108, 0, !dbg !10366
  br i1 %132, label %bb100, label %bb101, !dbg !10366

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_102 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10367
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_102) #8, !dbg !10367
  %134 = zext i1 %133 to i8, !dbg !10367
  store i8 %134, ptr %_101, align 1, !dbg !10367
  %135 = load i8, ptr %_101, align 1, !dbg !10367, !range !1562, !noundef !25
  %136 = trunc i8 %135 to i1, !dbg !10367
  %_104 = zext i1 %136 to i64, !dbg !10367
  %137 = icmp eq i64 %_104, 0, !dbg !10367
  br i1 %137, label %bb97, label %bb96, !dbg !10367

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10368
  %139 = zext i1 %138 to i8, !dbg !10368
  store i8 %139, ptr %0, align 1, !dbg !10368
  br label %bb111, !dbg !10368

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_110 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10369
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %140 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_110) #8, !dbg !10369
  %141 = zext i1 %140 to i8, !dbg !10369
  store i8 %141, ptr %_109, align 1, !dbg !10369
  %142 = load i8, ptr %_109, align 1, !dbg !10369, !range !1562, !noundef !25
  %143 = trunc i8 %142 to i1, !dbg !10369
  %_112 = zext i1 %143 to i64, !dbg !10369
  %144 = icmp eq i64 %_112, 0, !dbg !10369
  br i1 %144, label %bb105, label %bb104, !dbg !10369

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %145 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10370
  %146 = zext i1 %145 to i8, !dbg !10370
  store i8 %146, ptr %0, align 1, !dbg !10370
  br label %bb111, !dbg !10370

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %147 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10371
  %148 = zext i1 %147 to i8, !dbg !10371
  store i8 %148, ptr %0, align 1, !dbg !10371
  br label %bb111, !dbg !10371

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10372
  br label %bb111, !dbg !10342

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_115 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10373
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_115) #8, !dbg !10373
  %150 = zext i1 %149 to i8, !dbg !10373
  store i8 %150, ptr %_114, align 1, !dbg !10373
  %151 = load i8, ptr %_114, align 1, !dbg !10373, !range !1562, !noundef !25
  %152 = trunc i8 %151 to i1, !dbg !10373
  %_117 = zext i1 %152 to i64, !dbg !10373
  %153 = icmp eq i64 %_117, 0, !dbg !10373
  br i1 %153, label %bb110, label %bb109, !dbg !10373

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10374
  %155 = zext i1 %154 to i8, !dbg !10374
  store i8 %155, ptr %0, align 1, !dbg !10374
  br label %bb111, !dbg !10374

bb6:                                              ; No predecessors!
  unreachable, !dbg !10340
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc543c1747c25c057E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10375 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10378, metadata !DIExpression()), !dbg !10380
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10379, metadata !DIExpression()), !dbg !10381
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10382
  ret i1 %0, !dbg !10383
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h60507bf3091b3f6cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10384 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10387, metadata !DIExpression()), !dbg !10389
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10388, metadata !DIExpression()), !dbg !10390
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10391
  ret i1 %0, !dbg !10392
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0110ef3f38154a1fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10393 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10396, metadata !DIExpression()), !dbg !10398
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10397, metadata !DIExpression()), !dbg !10399
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10400
  ret i1 %0, !dbg !10401
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h05b9ccc0ef14023aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10402 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10405, metadata !DIExpression()), !dbg !10407
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10406, metadata !DIExpression()), !dbg !10408
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10409
  ret i1 %0, !dbg !10410
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h077e061a3438aff4E() unnamed_addr #0 !dbg !10411 {
start:
  %0 = alloca i64, align 8
  store i64 64769, ptr %0, align 8, !dbg !10415
  %1 = load i64, ptr %0, align 8, !dbg !10416, !noundef !25
  ret i64 %1, !dbg !10416
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17hbf54f9ad5898d825E(ptr align 8 %self) unnamed_addr #0 !dbg !10417 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10422, metadata !DIExpression()), !dbg !10423
  %0 = load i64, ptr %self, align 8, !dbg !10424, !noundef !25
  ret i64 %0, !dbg !10425
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h2dd5a6b3c2e9ae6eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10426 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10432, metadata !DIExpression()), !dbg !10434
  br i1 false, label %bb2, label %bb1, !dbg !10434

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10434, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10434
  %1 = zext i1 %_5 to i8, !dbg !10434
  store i8 %1, ptr %_2, align 1, !dbg !10434
  br label %bb3, !dbg !10434

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10434
  br label %bb3, !dbg !10434

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10434, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10434
  br i1 %3, label %bb4, label %bb5, !dbg !10434

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10434, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !10434
  %4 = icmp eq i64 %_7, 1, !dbg !10434
  %5 = zext i1 %4 to i8, !dbg !10434
  store i8 %5, ptr %0, align 1, !dbg !10434
  br label %bb6, !dbg !10434

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10434
  br label %bb6, !dbg !10434

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10435, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10435
  ret i1 %7, !dbg !10435
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h134bb95e6ccf4a1aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10436 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10438, metadata !DIExpression()), !dbg !10440
  br i1 false, label %bb2, label %bb1, !dbg !10440

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10440, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10440
  %1 = zext i1 %_5 to i8, !dbg !10440
  store i8 %1, ptr %_2, align 1, !dbg !10440
  br label %bb3, !dbg !10440

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10440
  br label %bb3, !dbg !10440

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10440, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10440
  br i1 %3, label %bb4, label %bb5, !dbg !10440

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10440, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !10440
  %4 = icmp eq i64 %_7, 256, !dbg !10440
  %5 = zext i1 %4 to i8, !dbg !10440
  store i8 %5, ptr %0, align 1, !dbg !10440
  br label %bb6, !dbg !10440

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10440
  br label %bb6, !dbg !10440

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10441, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10441
  ret i1 %7, !dbg !10441
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17hcd4c921db2104191E"(ptr align 8 %self) unnamed_addr #0 !dbg !10442 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10444, metadata !DIExpression()), !dbg !10446
  br i1 false, label %bb2, label %bb1, !dbg !10446

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10446, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10446
  %1 = zext i1 %_5 to i8, !dbg !10446
  store i8 %1, ptr %_2, align 1, !dbg !10446
  br label %bb3, !dbg !10446

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10446
  br label %bb3, !dbg !10446

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10446, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10446
  br i1 %3, label %bb4, label %bb5, !dbg !10446

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10446, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !10446
  %4 = icmp eq i64 %_7, 1024, !dbg !10446
  %5 = zext i1 %4 to i8, !dbg !10446
  store i8 %5, ptr %0, align 1, !dbg !10446
  br label %bb6, !dbg !10446

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10446
  br label %bb6, !dbg !10446

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10447, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10447
  ret i1 %7, !dbg !10447
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h65e242484a69f31cE"(ptr align 8 %self) unnamed_addr #0 !dbg !10448 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10450, metadata !DIExpression()), !dbg !10452
  br i1 false, label %bb2, label %bb1, !dbg !10452

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10452, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10452
  %1 = zext i1 %_5 to i8, !dbg !10452
  store i8 %1, ptr %_2, align 1, !dbg !10452
  br label %bb3, !dbg !10452

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10452
  br label %bb3, !dbg !10452

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10452, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10452
  br i1 %3, label %bb4, label %bb5, !dbg !10452

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10452, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !10452
  %4 = icmp eq i64 %_7, 2048, !dbg !10452
  %5 = zext i1 %4 to i8, !dbg !10452
  store i8 %5, ptr %0, align 1, !dbg !10452
  br label %bb6, !dbg !10452

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10452
  br label %bb6, !dbg !10452

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10453, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10453
  ret i1 %7, !dbg !10453
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h3166164540f009f6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10454 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10456, metadata !DIExpression()), !dbg !10458
  br i1 false, label %bb2, label %bb1, !dbg !10458

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10458, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10458
  %1 = zext i1 %_5 to i8, !dbg !10458
  store i8 %1, ptr %_2, align 1, !dbg !10458
  br label %bb3, !dbg !10458

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10458
  br label %bb3, !dbg !10458

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10458, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10458
  br i1 %3, label %bb4, label %bb5, !dbg !10458

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10458, !noundef !25
  %_7 = and i64 %_8, 4096, !dbg !10458
  %4 = icmp eq i64 %_7, 4096, !dbg !10458
  %5 = zext i1 %4 to i8, !dbg !10458
  store i8 %5, ptr %0, align 1, !dbg !10458
  br label %bb6, !dbg !10458

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10458
  br label %bb6, !dbg !10458

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10459, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10459
  ret i1 %7, !dbg !10459
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h6ac72c9bcceb59b0E"(ptr align 8 %self) unnamed_addr #0 !dbg !10460 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10462, metadata !DIExpression()), !dbg !10464
  br i1 false, label %bb2, label %bb1, !dbg !10464

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10464, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10464
  %1 = zext i1 %_5 to i8, !dbg !10464
  store i8 %1, ptr %_2, align 1, !dbg !10464
  br label %bb3, !dbg !10464

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10464
  br label %bb3, !dbg !10464

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10464, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10464
  br i1 %3, label %bb4, label %bb5, !dbg !10464

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10464, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !10464
  %4 = icmp eq i64 %_7, 8192, !dbg !10464
  %5 = zext i1 %4 to i8, !dbg !10464
  store i8 %5, ptr %0, align 1, !dbg !10464
  br label %bb6, !dbg !10464

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10464
  br label %bb6, !dbg !10464

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10465, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10465
  ret i1 %7, !dbg !10465
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h93e0fadf37c84179E"(ptr align 8 %self) unnamed_addr #0 !dbg !10466 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10468, metadata !DIExpression()), !dbg !10470
  br i1 false, label %bb2, label %bb1, !dbg !10470

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10470, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10470
  %1 = zext i1 %_5 to i8, !dbg !10470
  store i8 %1, ptr %_2, align 1, !dbg !10470
  br label %bb3, !dbg !10470

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10470
  br label %bb3, !dbg !10470

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10470, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10470
  br i1 %3, label %bb4, label %bb5, !dbg !10470

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10470, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !10470
  %4 = icmp eq i64 %_7, 16384, !dbg !10470
  %5 = zext i1 %4 to i8, !dbg !10470
  store i8 %5, ptr %0, align 1, !dbg !10470
  br label %bb6, !dbg !10470

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10470
  br label %bb6, !dbg !10470

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10471, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10471
  ret i1 %7, !dbg !10471
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hd9c562fa24eefcf1E"(ptr align 8 %self) unnamed_addr #0 !dbg !10472 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10474, metadata !DIExpression()), !dbg !10476
  br i1 false, label %bb2, label %bb1, !dbg !10476

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10476, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10476
  %1 = zext i1 %_5 to i8, !dbg !10476
  store i8 %1, ptr %_2, align 1, !dbg !10476
  br label %bb3, !dbg !10476

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10476
  br label %bb3, !dbg !10476

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10476, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10476
  br i1 %3, label %bb4, label %bb5, !dbg !10476

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10476, !noundef !25
  %_7 = and i64 %_8, 32768, !dbg !10476
  %4 = icmp eq i64 %_7, 32768, !dbg !10476
  %5 = zext i1 %4 to i8, !dbg !10476
  store i8 %5, ptr %0, align 1, !dbg !10476
  br label %bb6, !dbg !10476

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10476
  br label %bb6, !dbg !10476

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10477, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10477
  ret i1 %7, !dbg !10477
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h637e4771eb1efbddE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10478 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_114 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_101 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10491, metadata !DIExpression()), !dbg !10573
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10493, metadata !DIExpression()), !dbg !10574
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10495, metadata !DIExpression()), !dbg !10575
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10497, metadata !DIExpression()), !dbg !10576
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10499, metadata !DIExpression()), !dbg !10577
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10501, metadata !DIExpression()), !dbg !10578
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10503, metadata !DIExpression()), !dbg !10579
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10505, metadata !DIExpression()), !dbg !10580
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10507, metadata !DIExpression()), !dbg !10581
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10509, metadata !DIExpression()), !dbg !10582
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10511, metadata !DIExpression()), !dbg !10583
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10513, metadata !DIExpression()), !dbg !10584
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10515, metadata !DIExpression()), !dbg !10585
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10517, metadata !DIExpression()), !dbg !10586
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10519, metadata !DIExpression()), !dbg !10587
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10521, metadata !DIExpression()), !dbg !10588
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10523, metadata !DIExpression()), !dbg !10589
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10525, metadata !DIExpression()), !dbg !10590
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10527, metadata !DIExpression()), !dbg !10591
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10529, metadata !DIExpression()), !dbg !10592
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10531, metadata !DIExpression()), !dbg !10593
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10533, metadata !DIExpression()), !dbg !10594
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10535, metadata !DIExpression()), !dbg !10595
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10537, metadata !DIExpression()), !dbg !10596
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10539, metadata !DIExpression()), !dbg !10597
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10541, metadata !DIExpression()), !dbg !10598
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10543, metadata !DIExpression()), !dbg !10599
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10545, metadata !DIExpression()), !dbg !10600
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10547, metadata !DIExpression()), !dbg !10601
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10549, metadata !DIExpression()), !dbg !10602
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10551, metadata !DIExpression()), !dbg !10603
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10553, metadata !DIExpression()), !dbg !10604
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10557, metadata !DIExpression()), !dbg !10605
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10559, metadata !DIExpression()), !dbg !10606
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10561, metadata !DIExpression()), !dbg !10607
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10563, metadata !DIExpression()), !dbg !10608
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10565, metadata !DIExpression()), !dbg !10609
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10567, metadata !DIExpression()), !dbg !10610
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10569, metadata !DIExpression()), !dbg !10611
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10571, metadata !DIExpression()), !dbg !10612
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10612
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10487, metadata !DIExpression()), !dbg !10613
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10612
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10488, metadata !DIExpression()), !dbg !10614
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10489, metadata !DIExpression()), !dbg !10615
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10555, metadata !DIExpression()), !dbg !10616
  store i8 1, ptr %first, align 1, !dbg !10617
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h884731cd58e7a980E"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_4, label %bb2, label %bb12, !dbg !10618

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h05b3b1f8e4fc5864E"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_15, label %bb14, label %bb23, !dbg !10618

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10619
  %_5 = xor i1 %_6, true, !dbg !10620
  br i1 %_5, label %bb3, label %bb8, !dbg !10620

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_da3386472e802af11e2daae8d71f4e5f, i64 9) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !10622
  %3 = zext i1 %2 to i8, !dbg !10622
  store i8 %3, ptr %_11, align 1, !dbg !10622
  %4 = load i8, ptr %_11, align 1, !dbg !10622, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10622
  %_14 = zext i1 %5 to i64, !dbg !10622
  %6 = icmp eq i64 %_14, 0, !dbg !10622
  br i1 %6, label %bb12, label %bb11, !dbg !10622

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !10623
  %8 = zext i1 %7 to i8, !dbg !10623
  store i8 %8, ptr %_7, align 1, !dbg !10623
  %9 = load i8, ptr %_7, align 1, !dbg !10623, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10623
  %_10 = zext i1 %10 to i64, !dbg !10623
  %11 = icmp eq i64 %_10, 0, !dbg !10623
  br i1 %11, label %bb8, label %bb7, !dbg !10623

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10624
  %13 = zext i1 %12 to i8, !dbg !10624
  store i8 %13, ptr %0, align 1, !dbg !10624
  br label %bb111, !dbg !10624

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10625, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10625
  ret i1 %15, !dbg !10625

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10626
  %17 = zext i1 %16 to i8, !dbg !10626
  store i8 %17, ptr %0, align 1, !dbg !10626
  br label %bb111, !dbg !10626

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17hcf03b0bc8a1e9928E"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_26, label %bb25, label %bb34, !dbg !10618

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !10619
  %_16 = xor i1 %_17, true, !dbg !10620
  br i1 %_16, label %bb15, label %bb19, !dbg !10620

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c5393e416f6a9c358373398c6a9847ba, i64 15) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !10622
  %20 = zext i1 %19 to i8, !dbg !10622
  store i8 %20, ptr %_22, align 1, !dbg !10622
  %21 = load i8, ptr %_22, align 1, !dbg !10622, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10622
  %_25 = zext i1 %22 to i64, !dbg !10622
  %23 = icmp eq i64 %_25, 0, !dbg !10622
  br i1 %23, label %bb23, label %bb22, !dbg !10622

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !10623
  %25 = zext i1 %24 to i8, !dbg !10623
  store i8 %25, ptr %_18, align 1, !dbg !10623
  %26 = load i8, ptr %_18, align 1, !dbg !10623, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10623
  %_21 = zext i1 %27 to i64, !dbg !10623
  %28 = icmp eq i64 %_21, 0, !dbg !10623
  br i1 %28, label %bb19, label %bb18, !dbg !10623

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10627
  %30 = zext i1 %29 to i8, !dbg !10627
  store i8 %30, ptr %0, align 1, !dbg !10627
  br label %bb111, !dbg !10627

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10628
  %32 = zext i1 %31 to i8, !dbg !10628
  store i8 %32, ptr %0, align 1, !dbg !10628
  br label %bb111, !dbg !10628

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h08f611663a2b68f8E"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_37, label %bb36, label %bb45, !dbg !10618

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !10619
  %_27 = xor i1 %_28, true, !dbg !10620
  br i1 %_27, label %bb26, label %bb30, !dbg !10620

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_79753b9dc8b617e3709620f1856e0c93, i64 10) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !10622
  %35 = zext i1 %34 to i8, !dbg !10622
  store i8 %35, ptr %_33, align 1, !dbg !10622
  %36 = load i8, ptr %_33, align 1, !dbg !10622, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10622
  %_36 = zext i1 %37 to i64, !dbg !10622
  %38 = icmp eq i64 %_36, 0, !dbg !10622
  br i1 %38, label %bb34, label %bb33, !dbg !10622

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !10623
  %40 = zext i1 %39 to i8, !dbg !10623
  store i8 %40, ptr %_29, align 1, !dbg !10623
  %41 = load i8, ptr %_29, align 1, !dbg !10623, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10623
  %_32 = zext i1 %42 to i64, !dbg !10623
  %43 = icmp eq i64 %_32, 0, !dbg !10623
  br i1 %43, label %bb30, label %bb29, !dbg !10623

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10629
  %45 = zext i1 %44 to i8, !dbg !10629
  store i8 %45, ptr %0, align 1, !dbg !10629
  br label %bb111, !dbg !10629

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10630
  %47 = zext i1 %46 to i8, !dbg !10630
  store i8 %47, ptr %0, align 1, !dbg !10630
  br label %bb111, !dbg !10630

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h54ef11a87e9cb0e7E"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_48, label %bb47, label %bb56, !dbg !10618

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !10619
  %_38 = xor i1 %_39, true, !dbg !10620
  br i1 %_38, label %bb37, label %bb41, !dbg !10620

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_9936f540789596be08e844c2303cb4eb, i64 17) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !10622
  %50 = zext i1 %49 to i8, !dbg !10622
  store i8 %50, ptr %_44, align 1, !dbg !10622
  %51 = load i8, ptr %_44, align 1, !dbg !10622, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10622
  %_47 = zext i1 %52 to i64, !dbg !10622
  %53 = icmp eq i64 %_47, 0, !dbg !10622
  br i1 %53, label %bb45, label %bb44, !dbg !10622

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !10623
  %55 = zext i1 %54 to i8, !dbg !10623
  store i8 %55, ptr %_40, align 1, !dbg !10623
  %56 = load i8, ptr %_40, align 1, !dbg !10623, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10623
  %_43 = zext i1 %57 to i64, !dbg !10623
  %58 = icmp eq i64 %_43, 0, !dbg !10623
  br i1 %58, label %bb41, label %bb40, !dbg !10623

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10631
  %60 = zext i1 %59 to i8, !dbg !10631
  store i8 %60, ptr %0, align 1, !dbg !10631
  br label %bb111, !dbg !10631

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10632
  %62 = zext i1 %61 to i8, !dbg !10632
  store i8 %62, ptr %0, align 1, !dbg !10632
  br label %bb111, !dbg !10632

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h3cacc31afd51b91bE"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_59, label %bb58, label %bb67, !dbg !10618

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !10619
  %_49 = xor i1 %_50, true, !dbg !10620
  br i1 %_49, label %bb48, label %bb52, !dbg !10620

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f5206af8d2786a9a878ae388075bf233, i64 19) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !10622
  %65 = zext i1 %64 to i8, !dbg !10622
  store i8 %65, ptr %_55, align 1, !dbg !10622
  %66 = load i8, ptr %_55, align 1, !dbg !10622, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10622
  %_58 = zext i1 %67 to i64, !dbg !10622
  %68 = icmp eq i64 %_58, 0, !dbg !10622
  br i1 %68, label %bb56, label %bb55, !dbg !10622

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !10623
  %70 = zext i1 %69 to i8, !dbg !10623
  store i8 %70, ptr %_51, align 1, !dbg !10623
  %71 = load i8, ptr %_51, align 1, !dbg !10623, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10623
  %_54 = zext i1 %72 to i64, !dbg !10623
  %73 = icmp eq i64 %_54, 0, !dbg !10623
  br i1 %73, label %bb52, label %bb51, !dbg !10623

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10633
  %75 = zext i1 %74 to i8, !dbg !10633
  store i8 %75, ptr %0, align 1, !dbg !10633
  br label %bb111, !dbg !10633

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10634
  %77 = zext i1 %76 to i8, !dbg !10634
  store i8 %77, ptr %0, align 1, !dbg !10634
  br label %bb111, !dbg !10634

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h1c50ef2059702cbdE"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_70, label %bb69, label %bb78, !dbg !10618

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !10619
  %_60 = xor i1 %_61, true, !dbg !10620
  br i1 %_60, label %bb59, label %bb63, !dbg !10620

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7ef313dde9a96c8e9a29e6aa277d98ef, i64 26) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !10622
  %80 = zext i1 %79 to i8, !dbg !10622
  store i8 %80, ptr %_66, align 1, !dbg !10622
  %81 = load i8, ptr %_66, align 1, !dbg !10622, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10622
  %_69 = zext i1 %82 to i64, !dbg !10622
  %83 = icmp eq i64 %_69, 0, !dbg !10622
  br i1 %83, label %bb67, label %bb66, !dbg !10622

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !10623
  %85 = zext i1 %84 to i8, !dbg !10623
  store i8 %85, ptr %_62, align 1, !dbg !10623
  %86 = load i8, ptr %_62, align 1, !dbg !10623, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10623
  %_65 = zext i1 %87 to i64, !dbg !10623
  %88 = icmp eq i64 %_65, 0, !dbg !10623
  br i1 %88, label %bb63, label %bb62, !dbg !10623

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10635
  %90 = zext i1 %89 to i8, !dbg !10635
  store i8 %90, ptr %0, align 1, !dbg !10635
  br label %bb111, !dbg !10635

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10636
  %92 = zext i1 %91 to i8, !dbg !10636
  store i8 %92, ptr %0, align 1, !dbg !10636
  br label %bb111, !dbg !10636

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h2c432c880bb24060E"(ptr align 8 %self) #8, !dbg !10618
  br i1 %_81, label %bb80, label %bb89, !dbg !10618

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !10619
  %_71 = xor i1 %_72, true, !dbg !10620
  br i1 %_71, label %bb70, label %bb74, !dbg !10620

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a94025a2df7033977ee2af5c062317bf, i64 19) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !10622
  %95 = zext i1 %94 to i8, !dbg !10622
  store i8 %95, ptr %_77, align 1, !dbg !10622
  %96 = load i8, ptr %_77, align 1, !dbg !10622, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10622
  %_80 = zext i1 %97 to i64, !dbg !10622
  %98 = icmp eq i64 %_80, 0, !dbg !10622
  br i1 %98, label %bb78, label %bb77, !dbg !10622

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !10623
  %100 = zext i1 %99 to i8, !dbg !10623
  store i8 %100, ptr %_73, align 1, !dbg !10623
  %101 = load i8, ptr %_73, align 1, !dbg !10623, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10623
  %_76 = zext i1 %102 to i64, !dbg !10623
  %103 = icmp eq i64 %_76, 0, !dbg !10623
  br i1 %103, label %bb74, label %bb73, !dbg !10623

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10637
  %105 = zext i1 %104 to i8, !dbg !10637
  store i8 %105, ptr %0, align 1, !dbg !10637
  br label %bb111, !dbg !10637

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10638
  %107 = zext i1 %106 to i8, !dbg !10638
  store i8 %107, ptr %0, align 1, !dbg !10638
  br label %bb111, !dbg !10638

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10639, !noundef !25
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17h6d95391cde4abdf6E() #8, !dbg !10640
  store i64 %108, ptr %_97, align 8, !dbg !10640
; call x86_64::registers::model_specific::CetFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h5d1668e5f74677a9E(ptr align 8 %_97) #8, !dbg !10640
  %_94 = xor i64 %_95, -1, !dbg !10641
  %109 = and i64 %_93, %_94, !dbg !10639
  store i64 %109, ptr %extra_bits, align 8, !dbg !10639
  %_98 = load i64, ptr %extra_bits, align 8, !dbg !10642, !noundef !25
  %110 = icmp eq i64 %_98, 0, !dbg !10642
  br i1 %110, label %bb105, label %bb92, !dbg !10642

bb80:                                             ; preds = %bb78
  %111 = load i8, ptr %first, align 1, !dbg !10619, !range !1562, !noundef !25
  %_83 = trunc i8 %111 to i1, !dbg !10619
  %_82 = xor i1 %_83, true, !dbg !10620
  br i1 %_82, label %bb81, label %bb85, !dbg !10620

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10621
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f0eed43fadb3dcdfb9210f44f842ca35, i64 11) #8, !dbg !10622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %112 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !10622
  %113 = zext i1 %112 to i8, !dbg !10622
  store i8 %113, ptr %_88, align 1, !dbg !10622
  %114 = load i8, ptr %_88, align 1, !dbg !10622, !range !1562, !noundef !25
  %115 = trunc i8 %114 to i1, !dbg !10622
  %_91 = zext i1 %115 to i64, !dbg !10622
  %116 = icmp eq i64 %_91, 0, !dbg !10622
  br i1 %116, label %bb89, label %bb88, !dbg !10622

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %117 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !10623
  %118 = zext i1 %117 to i8, !dbg !10623
  store i8 %118, ptr %_84, align 1, !dbg !10623
  %119 = load i8, ptr %_84, align 1, !dbg !10623, !range !1562, !noundef !25
  %120 = trunc i8 %119 to i1, !dbg !10623
  %_87 = zext i1 %120 to i64, !dbg !10623
  %121 = icmp eq i64 %_87, 0, !dbg !10623
  br i1 %121, label %bb85, label %bb84, !dbg !10623

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %122 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10643
  %123 = zext i1 %122 to i8, !dbg !10643
  store i8 %123, ptr %0, align 1, !dbg !10643
  br label %bb111, !dbg !10643

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %124 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10644
  %125 = zext i1 %124 to i8, !dbg !10644
  store i8 %125, ptr %0, align 1, !dbg !10644
  br label %bb111, !dbg !10644

bb105:                                            ; preds = %bb100, %bb89
  %126 = load i8, ptr %first, align 1, !dbg !10645, !range !1562, !noundef !25
  %_113 = trunc i8 %126 to i1, !dbg !10645
  br i1 %_113, label %bb106, label %bb110, !dbg !10645

bb92:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10646, !range !1562, !noundef !25
  %_100 = trunc i8 %127 to i1, !dbg !10646
  %_99 = xor i1 %_100, true, !dbg !10647
  br i1 %_99, label %bb93, label %bb97, !dbg !10647

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10648
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10649
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_106) #8, !dbg !10649
  %129 = zext i1 %128 to i8, !dbg !10649
  store i8 %129, ptr %_105, align 1, !dbg !10649
  %130 = load i8, ptr %_105, align 1, !dbg !10649, !range !1562, !noundef !25
  %131 = trunc i8 %130 to i1, !dbg !10649
  %_108 = zext i1 %131 to i64, !dbg !10649
  %132 = icmp eq i64 %_108, 0, !dbg !10649
  br i1 %132, label %bb100, label %bb101, !dbg !10649

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_102 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10650
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_102) #8, !dbg !10650
  %134 = zext i1 %133 to i8, !dbg !10650
  store i8 %134, ptr %_101, align 1, !dbg !10650
  %135 = load i8, ptr %_101, align 1, !dbg !10650, !range !1562, !noundef !25
  %136 = trunc i8 %135 to i1, !dbg !10650
  %_104 = zext i1 %136 to i64, !dbg !10650
  %137 = icmp eq i64 %_104, 0, !dbg !10650
  br i1 %137, label %bb97, label %bb96, !dbg !10650

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10651
  %139 = zext i1 %138 to i8, !dbg !10651
  store i8 %139, ptr %0, align 1, !dbg !10651
  br label %bb111, !dbg !10651

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_110 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10652
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %140 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_110) #8, !dbg !10652
  %141 = zext i1 %140 to i8, !dbg !10652
  store i8 %141, ptr %_109, align 1, !dbg !10652
  %142 = load i8, ptr %_109, align 1, !dbg !10652, !range !1562, !noundef !25
  %143 = trunc i8 %142 to i1, !dbg !10652
  %_112 = zext i1 %143 to i64, !dbg !10652
  %144 = icmp eq i64 %_112, 0, !dbg !10652
  br i1 %144, label %bb105, label %bb104, !dbg !10652

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %145 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10653
  %146 = zext i1 %145 to i8, !dbg !10653
  store i8 %146, ptr %0, align 1, !dbg !10653
  br label %bb111, !dbg !10653

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %147 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10654
  %148 = zext i1 %147 to i8, !dbg !10654
  store i8 %148, ptr %0, align 1, !dbg !10654
  br label %bb111, !dbg !10654

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10655
  br label %bb111, !dbg !10625

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_115 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10656
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_115) #8, !dbg !10656
  %150 = zext i1 %149 to i8, !dbg !10656
  store i8 %150, ptr %_114, align 1, !dbg !10656
  %151 = load i8, ptr %_114, align 1, !dbg !10656, !range !1562, !noundef !25
  %152 = trunc i8 %151 to i1, !dbg !10656
  %_117 = zext i1 %152 to i64, !dbg !10656
  %153 = icmp eq i64 %_117, 0, !dbg !10656
  br i1 %153, label %bb110, label %bb109, !dbg !10656

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10657
  %155 = zext i1 %154 to i8, !dbg !10657
  store i8 %155, ptr %0, align 1, !dbg !10657
  br label %bb111, !dbg !10657

bb6:                                              ; No predecessors!
  unreachable, !dbg !10623
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h187d4212d9c050e0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10658 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10661, metadata !DIExpression()), !dbg !10663
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10662, metadata !DIExpression()), !dbg !10664
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10665
  ret i1 %0, !dbg !10666
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h84bbe69a747c53bbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10667 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10670, metadata !DIExpression()), !dbg !10672
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10671, metadata !DIExpression()), !dbg !10673
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10674
  ret i1 %0, !dbg !10675
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3b0240495e869e9aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10676 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10679, metadata !DIExpression()), !dbg !10681
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10680, metadata !DIExpression()), !dbg !10682
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10683
  ret i1 %0, !dbg !10684
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h827cef7d359bdbdcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10685 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10688, metadata !DIExpression()), !dbg !10690
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10689, metadata !DIExpression()), !dbg !10691
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10692
  ret i1 %0, !dbg !10693
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17h6d95391cde4abdf6E() unnamed_addr #0 !dbg !10694 {
start:
  %0 = alloca i64, align 8
  store i64 3135, ptr %0, align 8, !dbg !10698
  %1 = load i64, ptr %0, align 8, !dbg !10699, !noundef !25
  ret i64 %1, !dbg !10699
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h5d1668e5f74677a9E(ptr align 8 %self) unnamed_addr #0 !dbg !10700 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10705, metadata !DIExpression()), !dbg !10706
  %0 = load i64, ptr %self, align 8, !dbg !10707, !noundef !25
  ret i64 %0, !dbg !10708
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h884731cd58e7a980E"(ptr align 8 %self) unnamed_addr #0 !dbg !10709 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10715, metadata !DIExpression()), !dbg !10717
  br i1 false, label %bb2, label %bb1, !dbg !10717

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10717, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10717
  %1 = zext i1 %_5 to i8, !dbg !10717
  store i8 %1, ptr %_2, align 1, !dbg !10717
  br label %bb3, !dbg !10717

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10717
  br label %bb3, !dbg !10717

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10717, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10717
  br i1 %3, label %bb4, label %bb5, !dbg !10717

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10717, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !10717
  %4 = icmp eq i64 %_7, 1, !dbg !10717
  %5 = zext i1 %4 to i8, !dbg !10717
  store i8 %5, ptr %0, align 1, !dbg !10717
  br label %bb6, !dbg !10717

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10717
  br label %bb6, !dbg !10717

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10718, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10718
  ret i1 %7, !dbg !10718
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h05b3b1f8e4fc5864E"(ptr align 8 %self) unnamed_addr #0 !dbg !10719 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10721, metadata !DIExpression()), !dbg !10723
  br i1 false, label %bb2, label %bb1, !dbg !10723

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10723, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10723
  %1 = zext i1 %_5 to i8, !dbg !10723
  store i8 %1, ptr %_2, align 1, !dbg !10723
  br label %bb3, !dbg !10723

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10723
  br label %bb3, !dbg !10723

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10723, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10723
  br i1 %3, label %bb4, label %bb5, !dbg !10723

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10723, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !10723
  %4 = icmp eq i64 %_7, 2, !dbg !10723
  %5 = zext i1 %4 to i8, !dbg !10723
  store i8 %5, ptr %0, align 1, !dbg !10723
  br label %bb6, !dbg !10723

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10723
  br label %bb6, !dbg !10723

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10724, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10724
  ret i1 %7, !dbg !10724
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17hcf03b0bc8a1e9928E"(ptr align 8 %self) unnamed_addr #0 !dbg !10725 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10727, metadata !DIExpression()), !dbg !10729
  br i1 false, label %bb2, label %bb1, !dbg !10729

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10729, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10729
  %1 = zext i1 %_5 to i8, !dbg !10729
  store i8 %1, ptr %_2, align 1, !dbg !10729
  br label %bb3, !dbg !10729

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10729
  br label %bb3, !dbg !10729

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10729, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10729
  br i1 %3, label %bb4, label %bb5, !dbg !10729

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10729, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !10729
  %4 = icmp eq i64 %_7, 4, !dbg !10729
  %5 = zext i1 %4 to i8, !dbg !10729
  store i8 %5, ptr %0, align 1, !dbg !10729
  br label %bb6, !dbg !10729

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10729
  br label %bb6, !dbg !10729

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10730, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10730
  ret i1 %7, !dbg !10730
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h08f611663a2b68f8E"(ptr align 8 %self) unnamed_addr #0 !dbg !10731 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10733, metadata !DIExpression()), !dbg !10735
  br i1 false, label %bb2, label %bb1, !dbg !10735

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10735, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10735
  %1 = zext i1 %_5 to i8, !dbg !10735
  store i8 %1, ptr %_2, align 1, !dbg !10735
  br label %bb3, !dbg !10735

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10735
  br label %bb3, !dbg !10735

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10735, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10735
  br i1 %3, label %bb4, label %bb5, !dbg !10735

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10735, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !10735
  %4 = icmp eq i64 %_7, 8, !dbg !10735
  %5 = zext i1 %4 to i8, !dbg !10735
  store i8 %5, ptr %0, align 1, !dbg !10735
  br label %bb6, !dbg !10735

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10735
  br label %bb6, !dbg !10735

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10736, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10736
  ret i1 %7, !dbg !10736
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h54ef11a87e9cb0e7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10737 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10739, metadata !DIExpression()), !dbg !10741
  br i1 false, label %bb2, label %bb1, !dbg !10741

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10741, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10741
  %1 = zext i1 %_5 to i8, !dbg !10741
  store i8 %1, ptr %_2, align 1, !dbg !10741
  br label %bb3, !dbg !10741

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10741
  br label %bb3, !dbg !10741

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10741, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10741
  br i1 %3, label %bb4, label %bb5, !dbg !10741

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10741, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !10741
  %4 = icmp eq i64 %_7, 16, !dbg !10741
  %5 = zext i1 %4 to i8, !dbg !10741
  store i8 %5, ptr %0, align 1, !dbg !10741
  br label %bb6, !dbg !10741

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10741
  br label %bb6, !dbg !10741

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10742, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10742
  ret i1 %7, !dbg !10742
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h3cacc31afd51b91bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10743 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10745, metadata !DIExpression()), !dbg !10747
  br i1 false, label %bb2, label %bb1, !dbg !10747

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10747, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10747
  %1 = zext i1 %_5 to i8, !dbg !10747
  store i8 %1, ptr %_2, align 1, !dbg !10747
  br label %bb3, !dbg !10747

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10747
  br label %bb3, !dbg !10747

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10747, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10747
  br i1 %3, label %bb4, label %bb5, !dbg !10747

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10747, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !10747
  %4 = icmp eq i64 %_7, 32, !dbg !10747
  %5 = zext i1 %4 to i8, !dbg !10747
  store i8 %5, ptr %0, align 1, !dbg !10747
  br label %bb6, !dbg !10747

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10747
  br label %bb6, !dbg !10747

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10748, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10748
  ret i1 %7, !dbg !10748
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h1c50ef2059702cbdE"(ptr align 8 %self) unnamed_addr #0 !dbg !10749 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10751, metadata !DIExpression()), !dbg !10753
  br i1 false, label %bb2, label %bb1, !dbg !10753

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10753, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10753
  %1 = zext i1 %_5 to i8, !dbg !10753
  store i8 %1, ptr %_2, align 1, !dbg !10753
  br label %bb3, !dbg !10753

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10753
  br label %bb3, !dbg !10753

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10753, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10753
  br i1 %3, label %bb4, label %bb5, !dbg !10753

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10753, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !10753
  %4 = icmp eq i64 %_7, 1024, !dbg !10753
  %5 = zext i1 %4 to i8, !dbg !10753
  store i8 %5, ptr %0, align 1, !dbg !10753
  br label %bb6, !dbg !10753

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10753
  br label %bb6, !dbg !10753

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10754, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10754
  ret i1 %7, !dbg !10754
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h2c432c880bb24060E"(ptr align 8 %self) unnamed_addr #0 !dbg !10755 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10757, metadata !DIExpression()), !dbg !10759
  br i1 false, label %bb2, label %bb1, !dbg !10759

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10759, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10759
  %1 = zext i1 %_5 to i8, !dbg !10759
  store i8 %1, ptr %_2, align 1, !dbg !10759
  br label %bb3, !dbg !10759

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10759
  br label %bb3, !dbg !10759

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10759, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10759
  br i1 %3, label %bb4, label %bb5, !dbg !10759

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10759, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !10759
  %4 = icmp eq i64 %_7, 2048, !dbg !10759
  %5 = zext i1 %4 to i8, !dbg !10759
  store i8 %5, ptr %0, align 1, !dbg !10759
  br label %bb6, !dbg !10759

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10759
  br label %bb6, !dbg !10759

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10760, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10760
  ret i1 %7, !dbg !10760
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1d45052b76dfe41E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10761 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_213 = alloca i8, align 1
  %_208 = alloca i8, align 1
  %_204 = alloca i8, align 1
  %_200 = alloca i8, align 1
  %_196 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10775, metadata !DIExpression()), !dbg !10929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10777, metadata !DIExpression()), !dbg !10930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10779, metadata !DIExpression()), !dbg !10931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10781, metadata !DIExpression()), !dbg !10932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10783, metadata !DIExpression()), !dbg !10933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10785, metadata !DIExpression()), !dbg !10934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10787, metadata !DIExpression()), !dbg !10935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10789, metadata !DIExpression()), !dbg !10936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10791, metadata !DIExpression()), !dbg !10937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10793, metadata !DIExpression()), !dbg !10938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10795, metadata !DIExpression()), !dbg !10939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10797, metadata !DIExpression()), !dbg !10940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10799, metadata !DIExpression()), !dbg !10941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10801, metadata !DIExpression()), !dbg !10942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10803, metadata !DIExpression()), !dbg !10943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10805, metadata !DIExpression()), !dbg !10944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10807, metadata !DIExpression()), !dbg !10945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10809, metadata !DIExpression()), !dbg !10946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10811, metadata !DIExpression()), !dbg !10947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10813, metadata !DIExpression()), !dbg !10948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10815, metadata !DIExpression()), !dbg !10949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10817, metadata !DIExpression()), !dbg !10950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10819, metadata !DIExpression()), !dbg !10951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10821, metadata !DIExpression()), !dbg !10952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10823, metadata !DIExpression()), !dbg !10953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10825, metadata !DIExpression()), !dbg !10954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10827, metadata !DIExpression()), !dbg !10955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10829, metadata !DIExpression()), !dbg !10956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10831, metadata !DIExpression()), !dbg !10957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10833, metadata !DIExpression()), !dbg !10958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10835, metadata !DIExpression()), !dbg !10959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10837, metadata !DIExpression()), !dbg !10960
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10839, metadata !DIExpression()), !dbg !10961
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10841, metadata !DIExpression()), !dbg !10962
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10843, metadata !DIExpression()), !dbg !10963
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10845, metadata !DIExpression()), !dbg !10964
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10847, metadata !DIExpression()), !dbg !10965
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10849, metadata !DIExpression()), !dbg !10966
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10851, metadata !DIExpression()), !dbg !10967
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10853, metadata !DIExpression()), !dbg !10968
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10855, metadata !DIExpression()), !dbg !10969
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10857, metadata !DIExpression()), !dbg !10970
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10859, metadata !DIExpression()), !dbg !10971
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10861, metadata !DIExpression()), !dbg !10972
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10863, metadata !DIExpression()), !dbg !10973
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10865, metadata !DIExpression()), !dbg !10974
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10867, metadata !DIExpression()), !dbg !10975
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10869, metadata !DIExpression()), !dbg !10976
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10871, metadata !DIExpression()), !dbg !10977
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10873, metadata !DIExpression()), !dbg !10978
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10875, metadata !DIExpression()), !dbg !10979
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10877, metadata !DIExpression()), !dbg !10980
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10879, metadata !DIExpression()), !dbg !10981
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10881, metadata !DIExpression()), !dbg !10982
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10883, metadata !DIExpression()), !dbg !10983
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10885, metadata !DIExpression()), !dbg !10984
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10887, metadata !DIExpression()), !dbg !10985
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10889, metadata !DIExpression()), !dbg !10986
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10891, metadata !DIExpression()), !dbg !10987
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10893, metadata !DIExpression()), !dbg !10988
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10895, metadata !DIExpression()), !dbg !10989
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10897, metadata !DIExpression()), !dbg !10990
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10899, metadata !DIExpression()), !dbg !10991
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10901, metadata !DIExpression()), !dbg !10992
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10903, metadata !DIExpression()), !dbg !10993
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10905, metadata !DIExpression()), !dbg !10994
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10907, metadata !DIExpression()), !dbg !10995
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10909, metadata !DIExpression()), !dbg !10996
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10913, metadata !DIExpression()), !dbg !10997
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10915, metadata !DIExpression()), !dbg !10998
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10917, metadata !DIExpression()), !dbg !10999
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10919, metadata !DIExpression()), !dbg !11000
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10921, metadata !DIExpression()), !dbg !11001
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10923, metadata !DIExpression()), !dbg !11002
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10925, metadata !DIExpression()), !dbg !11003
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10927, metadata !DIExpression()), !dbg !11004
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11004
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10771, metadata !DIExpression()), !dbg !11005
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11004
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10772, metadata !DIExpression()), !dbg !11006
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10773, metadata !DIExpression()), !dbg !11007
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10911, metadata !DIExpression()), !dbg !11008
  store i8 1, ptr %first, align 1, !dbg !11009
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h78362012f9c11476E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_4, label %bb2, label %bb12, !dbg !11010

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_15 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hf73acc4ca0cffb3fE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_15, label %bb14, label %bb23, !dbg !11010

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11011
  %_5 = xor i1 %_6, true, !dbg !11012
  br i1 %_5, label %bb3, label %bb8, !dbg !11012

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_350dbcb10d3dac789bff2c27a189e81f, i64 17) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !11014
  %3 = zext i1 %2 to i8, !dbg !11014
  store i8 %3, ptr %_11, align 1, !dbg !11014
  %4 = load i8, ptr %_11, align 1, !dbg !11014, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11014
  %_14 = zext i1 %5 to i64, !dbg !11014
  %6 = icmp eq i64 %_14, 0, !dbg !11014
  br i1 %6, label %bb12, label %bb11, !dbg !11014

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !11015
  %8 = zext i1 %7 to i8, !dbg !11015
  store i8 %8, ptr %_7, align 1, !dbg !11015
  %9 = load i8, ptr %_7, align 1, !dbg !11015, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11015
  %_10 = zext i1 %10 to i64, !dbg !11015
  %11 = icmp eq i64 %_10, 0, !dbg !11015
  br i1 %11, label %bb8, label %bb7, !dbg !11015

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11016
  %13 = zext i1 %12 to i8, !dbg !11016
  store i8 %13, ptr %0, align 1, !dbg !11016
  br label %bb210, !dbg !11016

bb210:                                            ; preds = %bb209, %bb208, %bb203, %bb200, %bb195, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11017, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11017
  ret i1 %15, !dbg !11017

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11018
  %17 = zext i1 %16 to i8, !dbg !11018
  store i8 %17, ptr %0, align 1, !dbg !11018
  br label %bb210, !dbg !11018

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_26 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h861d942cc18a846fE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_26, label %bb25, label %bb34, !dbg !11010

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !11011
  %_16 = xor i1 %_17, true, !dbg !11012
  br i1 %_16, label %bb15, label %bb19, !dbg !11012

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7ec7b854ddb106bca3d2e3aadc6beb75, i64 8) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !11014
  %20 = zext i1 %19 to i8, !dbg !11014
  store i8 %20, ptr %_22, align 1, !dbg !11014
  %21 = load i8, ptr %_22, align 1, !dbg !11014, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11014
  %_25 = zext i1 %22 to i64, !dbg !11014
  %23 = icmp eq i64 %_25, 0, !dbg !11014
  br i1 %23, label %bb23, label %bb22, !dbg !11014

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !11015
  %25 = zext i1 %24 to i8, !dbg !11015
  store i8 %25, ptr %_18, align 1, !dbg !11015
  %26 = load i8, ptr %_18, align 1, !dbg !11015, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11015
  %_21 = zext i1 %27 to i64, !dbg !11015
  %28 = icmp eq i64 %_21, 0, !dbg !11015
  br i1 %28, label %bb19, label %bb18, !dbg !11015

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11019
  %30 = zext i1 %29 to i8, !dbg !11019
  store i8 %30, ptr %0, align 1, !dbg !11019
  br label %bb210, !dbg !11019

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11020
  %32 = zext i1 %31 to i8, !dbg !11020
  store i8 %32, ptr %0, align 1, !dbg !11020
  br label %bb210, !dbg !11020

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_37 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h1961e2184bbad9beE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_37, label %bb36, label %bb45, !dbg !11010

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !11011
  %_27 = xor i1 %_28, true, !dbg !11012
  br i1 %_27, label %bb26, label %bb30, !dbg !11012

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_0698b50985094ab5232d42d450db30cb, i64 14) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !11014
  %35 = zext i1 %34 to i8, !dbg !11014
  store i8 %35, ptr %_33, align 1, !dbg !11014
  %36 = load i8, ptr %_33, align 1, !dbg !11014, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11014
  %_36 = zext i1 %37 to i64, !dbg !11014
  %38 = icmp eq i64 %_36, 0, !dbg !11014
  br i1 %38, label %bb34, label %bb33, !dbg !11014

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !11015
  %40 = zext i1 %39 to i8, !dbg !11015
  store i8 %40, ptr %_29, align 1, !dbg !11015
  %41 = load i8, ptr %_29, align 1, !dbg !11015, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11015
  %_32 = zext i1 %42 to i64, !dbg !11015
  %43 = icmp eq i64 %_32, 0, !dbg !11015
  br i1 %43, label %bb30, label %bb29, !dbg !11015

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11021
  %45 = zext i1 %44 to i8, !dbg !11021
  store i8 %45, ptr %0, align 1, !dbg !11021
  br label %bb210, !dbg !11021

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11022
  %47 = zext i1 %46 to i8, !dbg !11022
  store i8 %47, ptr %0, align 1, !dbg !11022
  br label %bb210, !dbg !11022

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_48 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17heed730042994288aE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_48, label %bb47, label %bb56, !dbg !11010

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !11011
  %_38 = xor i1 %_39, true, !dbg !11012
  br i1 %_38, label %bb37, label %bb41, !dbg !11012

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3b8b4793b1ea451345d29976e468891f, i64 8) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !11014
  %50 = zext i1 %49 to i8, !dbg !11014
  store i8 %50, ptr %_44, align 1, !dbg !11014
  %51 = load i8, ptr %_44, align 1, !dbg !11014, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11014
  %_47 = zext i1 %52 to i64, !dbg !11014
  %53 = icmp eq i64 %_47, 0, !dbg !11014
  br i1 %53, label %bb45, label %bb44, !dbg !11014

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !11015
  %55 = zext i1 %54 to i8, !dbg !11015
  store i8 %55, ptr %_40, align 1, !dbg !11015
  %56 = load i8, ptr %_40, align 1, !dbg !11015, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11015
  %_43 = zext i1 %57 to i64, !dbg !11015
  %58 = icmp eq i64 %_43, 0, !dbg !11015
  br i1 %58, label %bb41, label %bb40, !dbg !11015

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11023
  %60 = zext i1 %59 to i8, !dbg !11023
  store i8 %60, ptr %0, align 1, !dbg !11023
  br label %bb210, !dbg !11023

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11024
  %62 = zext i1 %61 to i8, !dbg !11024
  store i8 %62, ptr %0, align 1, !dbg !11024
  br label %bb210, !dbg !11024

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_59 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h45eb09e1a7437960E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_59, label %bb58, label %bb67, !dbg !11010

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !11011
  %_49 = xor i1 %_50, true, !dbg !11012
  br i1 %_49, label %bb48, label %bb52, !dbg !11012

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7ea326424015707213a4540a6b01ccbc, i64 9) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !11014
  %65 = zext i1 %64 to i8, !dbg !11014
  store i8 %65, ptr %_55, align 1, !dbg !11014
  %66 = load i8, ptr %_55, align 1, !dbg !11014, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11014
  %_58 = zext i1 %67 to i64, !dbg !11014
  %68 = icmp eq i64 %_58, 0, !dbg !11014
  br i1 %68, label %bb56, label %bb55, !dbg !11014

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !11015
  %70 = zext i1 %69 to i8, !dbg !11015
  store i8 %70, ptr %_51, align 1, !dbg !11015
  %71 = load i8, ptr %_51, align 1, !dbg !11015, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11015
  %_54 = zext i1 %72 to i64, !dbg !11015
  %73 = icmp eq i64 %_54, 0, !dbg !11015
  br i1 %73, label %bb52, label %bb51, !dbg !11015

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11025
  %75 = zext i1 %74 to i8, !dbg !11025
  store i8 %75, ptr %0, align 1, !dbg !11025
  br label %bb210, !dbg !11025

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11026
  %77 = zext i1 %76 to i8, !dbg !11026
  store i8 %77, ptr %0, align 1, !dbg !11026
  br label %bb210, !dbg !11026

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_70 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h4a677ce56823df0eE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_70, label %bb69, label %bb78, !dbg !11010

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !11011
  %_60 = xor i1 %_61, true, !dbg !11012
  br i1 %_60, label %bb59, label %bb63, !dbg !11012

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_65c8d9334162f88c29e9094988ececd2, i64 9) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !11014
  %80 = zext i1 %79 to i8, !dbg !11014
  store i8 %80, ptr %_66, align 1, !dbg !11014
  %81 = load i8, ptr %_66, align 1, !dbg !11014, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11014
  %_69 = zext i1 %82 to i64, !dbg !11014
  %83 = icmp eq i64 %_69, 0, !dbg !11014
  br i1 %83, label %bb67, label %bb66, !dbg !11014

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !11015
  %85 = zext i1 %84 to i8, !dbg !11015
  store i8 %85, ptr %_62, align 1, !dbg !11015
  %86 = load i8, ptr %_62, align 1, !dbg !11015, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11015
  %_65 = zext i1 %87 to i64, !dbg !11015
  %88 = icmp eq i64 %_65, 0, !dbg !11015
  br i1 %88, label %bb63, label %bb62, !dbg !11015

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11027
  %90 = zext i1 %89 to i8, !dbg !11027
  store i8 %90, ptr %0, align 1, !dbg !11027
  br label %bb210, !dbg !11027

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11028
  %92 = zext i1 %91 to i8, !dbg !11028
  store i8 %92, ptr %0, align 1, !dbg !11028
  br label %bb210, !dbg !11028

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_81 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h8965b03d9178aac4E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_81, label %bb80, label %bb89, !dbg !11010

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !11011
  %_71 = xor i1 %_72, true, !dbg !11012
  br i1 %_71, label %bb70, label %bb74, !dbg !11012

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f71adfd8f709c3a17b5ee7464b0e65a7, i64 19) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !11014
  %95 = zext i1 %94 to i8, !dbg !11014
  store i8 %95, ptr %_77, align 1, !dbg !11014
  %96 = load i8, ptr %_77, align 1, !dbg !11014, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11014
  %_80 = zext i1 %97 to i64, !dbg !11014
  %98 = icmp eq i64 %_80, 0, !dbg !11014
  br i1 %98, label %bb78, label %bb77, !dbg !11014

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !11015
  %100 = zext i1 %99 to i8, !dbg !11015
  store i8 %100, ptr %_73, align 1, !dbg !11015
  %101 = load i8, ptr %_73, align 1, !dbg !11015, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11015
  %_76 = zext i1 %102 to i64, !dbg !11015
  %103 = icmp eq i64 %_76, 0, !dbg !11015
  br i1 %103, label %bb74, label %bb73, !dbg !11015

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11029
  %105 = zext i1 %104 to i8, !dbg !11029
  store i8 %105, ptr %0, align 1, !dbg !11029
  br label %bb210, !dbg !11029

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11030
  %107 = zext i1 %106 to i8, !dbg !11030
  store i8 %107, ptr %0, align 1, !dbg !11030
  br label %bb210, !dbg !11030

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_92 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h60789be4fe61bfabE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_92, label %bb91, label %bb100, !dbg !11010

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !11011
  %_82 = xor i1 %_83, true, !dbg !11012
  br i1 %_82, label %bb81, label %bb85, !dbg !11012

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_9bd11bca8ae23cc51d3a6341c95b96fc, i64 22) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !11014
  %110 = zext i1 %109 to i8, !dbg !11014
  store i8 %110, ptr %_88, align 1, !dbg !11014
  %111 = load i8, ptr %_88, align 1, !dbg !11014, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11014
  %_91 = zext i1 %112 to i64, !dbg !11014
  %113 = icmp eq i64 %_91, 0, !dbg !11014
  br i1 %113, label %bb89, label %bb88, !dbg !11014

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !11015
  %115 = zext i1 %114 to i8, !dbg !11015
  store i8 %115, ptr %_84, align 1, !dbg !11015
  %116 = load i8, ptr %_84, align 1, !dbg !11015, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11015
  %_87 = zext i1 %117 to i64, !dbg !11015
  %118 = icmp eq i64 %_87, 0, !dbg !11015
  br i1 %118, label %bb85, label %bb84, !dbg !11015

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11031
  %120 = zext i1 %119 to i8, !dbg !11031
  store i8 %120, ptr %0, align 1, !dbg !11031
  br label %bb210, !dbg !11031

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11032
  %122 = zext i1 %121 to i8, !dbg !11032
  store i8 %122, ptr %0, align 1, !dbg !11032
  br label %bb210, !dbg !11032

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_103 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17hbd2b1f9802ef7087E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_103, label %bb102, label %bb111, !dbg !11010

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !11011
  %_93 = xor i1 %_94, true, !dbg !11012
  br i1 %_93, label %bb92, label %bb96, !dbg !11012

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_14a79a8e897526cc9db098787ad82623, i64 13) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !11014
  %125 = zext i1 %124 to i8, !dbg !11014
  store i8 %125, ptr %_99, align 1, !dbg !11014
  %126 = load i8, ptr %_99, align 1, !dbg !11014, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11014
  %_102 = zext i1 %127 to i64, !dbg !11014
  %128 = icmp eq i64 %_102, 0, !dbg !11014
  br i1 %128, label %bb100, label %bb99, !dbg !11014

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !11015
  %130 = zext i1 %129 to i8, !dbg !11015
  store i8 %130, ptr %_95, align 1, !dbg !11015
  %131 = load i8, ptr %_95, align 1, !dbg !11015, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11015
  %_98 = zext i1 %132 to i64, !dbg !11015
  %133 = icmp eq i64 %_98, 0, !dbg !11015
  br i1 %133, label %bb96, label %bb95, !dbg !11015

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11033
  %135 = zext i1 %134 to i8, !dbg !11033
  store i8 %135, ptr %0, align 1, !dbg !11033
  br label %bb210, !dbg !11033

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11034
  %137 = zext i1 %136 to i8, !dbg !11034
  store i8 %137, ptr %0, align 1, !dbg !11034
  br label %bb210, !dbg !11034

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h37a2b71e105ff3b4E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_114, label %bb113, label %bb122, !dbg !11010

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !11011
  %_104 = xor i1 %_105, true, !dbg !11012
  br i1 %_104, label %bb103, label %bb107, !dbg !11012

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_e7459e65b76b299ed2a1432c4b4f7567, i64 19) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !11014
  %140 = zext i1 %139 to i8, !dbg !11014
  store i8 %140, ptr %_110, align 1, !dbg !11014
  %141 = load i8, ptr %_110, align 1, !dbg !11014, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11014
  %_113 = zext i1 %142 to i64, !dbg !11014
  %143 = icmp eq i64 %_113, 0, !dbg !11014
  br i1 %143, label %bb111, label %bb110, !dbg !11014

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !11015
  %145 = zext i1 %144 to i8, !dbg !11015
  store i8 %145, ptr %_106, align 1, !dbg !11015
  %146 = load i8, ptr %_106, align 1, !dbg !11015, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11015
  %_109 = zext i1 %147 to i64, !dbg !11015
  %148 = icmp eq i64 %_109, 0, !dbg !11015
  br i1 %148, label %bb107, label %bb106, !dbg !11015

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11035
  %150 = zext i1 %149 to i8, !dbg !11035
  store i8 %150, ptr %0, align 1, !dbg !11035
  br label %bb210, !dbg !11035

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11036
  %152 = zext i1 %151 to i8, !dbg !11036
  store i8 %152, ptr %0, align 1, !dbg !11036
  br label %bb210, !dbg !11036

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_125 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h61a6c3c2795ac3daE"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_125, label %bb124, label %bb133, !dbg !11010

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !11011
  %_115 = xor i1 %_116, true, !dbg !11012
  br i1 %_115, label %bb114, label %bb118, !dbg !11012

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c, i64 13) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !11014
  %155 = zext i1 %154 to i8, !dbg !11014
  store i8 %155, ptr %_121, align 1, !dbg !11014
  %156 = load i8, ptr %_121, align 1, !dbg !11014, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !11014
  %_124 = zext i1 %157 to i64, !dbg !11014
  %158 = icmp eq i64 %_124, 0, !dbg !11014
  br i1 %158, label %bb122, label %bb121, !dbg !11014

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !11015
  %160 = zext i1 %159 to i8, !dbg !11015
  store i8 %160, ptr %_117, align 1, !dbg !11015
  %161 = load i8, ptr %_117, align 1, !dbg !11015, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !11015
  %_120 = zext i1 %162 to i64, !dbg !11015
  %163 = icmp eq i64 %_120, 0, !dbg !11015
  br i1 %163, label %bb118, label %bb117, !dbg !11015

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11037
  %165 = zext i1 %164 to i8, !dbg !11037
  store i8 %165, ptr %0, align 1, !dbg !11037
  br label %bb210, !dbg !11037

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11038
  %167 = zext i1 %166 to i8, !dbg !11038
  store i8 %167, ptr %0, align 1, !dbg !11038
  br label %bb210, !dbg !11038

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_136 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hbef8e8ea4835e992E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_136, label %bb135, label %bb144, !dbg !11010

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !11011
  %_126 = xor i1 %_127, true, !dbg !11012
  br i1 %_126, label %bb125, label %bb129, !dbg !11012

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_826c9a205ee91afd7a96fabeb2473cae, i64 14) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_133) #8, !dbg !11014
  %170 = zext i1 %169 to i8, !dbg !11014
  store i8 %170, ptr %_132, align 1, !dbg !11014
  %171 = load i8, ptr %_132, align 1, !dbg !11014, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !11014
  %_135 = zext i1 %172 to i64, !dbg !11014
  %173 = icmp eq i64 %_135, 0, !dbg !11014
  br i1 %173, label %bb133, label %bb132, !dbg !11014

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_129) #8, !dbg !11015
  %175 = zext i1 %174 to i8, !dbg !11015
  store i8 %175, ptr %_128, align 1, !dbg !11015
  %176 = load i8, ptr %_128, align 1, !dbg !11015, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !11015
  %_131 = zext i1 %177 to i64, !dbg !11015
  %178 = icmp eq i64 %_131, 0, !dbg !11015
  br i1 %178, label %bb129, label %bb128, !dbg !11015

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11039
  %180 = zext i1 %179 to i8, !dbg !11039
  store i8 %180, ptr %0, align 1, !dbg !11039
  br label %bb210, !dbg !11039

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11040
  %182 = zext i1 %181 to i8, !dbg !11040
  store i8 %182, ptr %0, align 1, !dbg !11040
  br label %bb210, !dbg !11040

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_147 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h5661b8db5b8ffe10E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_147, label %bb146, label %bb155, !dbg !11010

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !11011
  %_137 = xor i1 %_138, true, !dbg !11012
  br i1 %_137, label %bb136, label %bb140, !dbg !11012

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_39fe69eff977a9c06b2c3eead5f36a7c, i64 14) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_144) #8, !dbg !11014
  %185 = zext i1 %184 to i8, !dbg !11014
  store i8 %185, ptr %_143, align 1, !dbg !11014
  %186 = load i8, ptr %_143, align 1, !dbg !11014, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !11014
  %_146 = zext i1 %187 to i64, !dbg !11014
  %188 = icmp eq i64 %_146, 0, !dbg !11014
  br i1 %188, label %bb144, label %bb143, !dbg !11014

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_140) #8, !dbg !11015
  %190 = zext i1 %189 to i8, !dbg !11015
  store i8 %190, ptr %_139, align 1, !dbg !11015
  %191 = load i8, ptr %_139, align 1, !dbg !11015, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !11015
  %_142 = zext i1 %192 to i64, !dbg !11015
  %193 = icmp eq i64 %_142, 0, !dbg !11015
  br i1 %193, label %bb140, label %bb139, !dbg !11015

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11041
  %195 = zext i1 %194 to i8, !dbg !11041
  store i8 %195, ptr %0, align 1, !dbg !11041
  br label %bb210, !dbg !11041

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11042
  %197 = zext i1 %196 to i8, !dbg !11042
  store i8 %197, ptr %0, align 1, !dbg !11042
  br label %bb210, !dbg !11042

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_158 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hcd013604983e9714E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_158, label %bb157, label %bb166, !dbg !11010

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !11011
  %_148 = xor i1 %_149, true, !dbg !11012
  br i1 %_148, label %bb147, label %bb151, !dbg !11012

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6f1c269e29791eb3e3eba5768c9e1567, i64 25) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_155) #8, !dbg !11014
  %200 = zext i1 %199 to i8, !dbg !11014
  store i8 %200, ptr %_154, align 1, !dbg !11014
  %201 = load i8, ptr %_154, align 1, !dbg !11014, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !11014
  %_157 = zext i1 %202 to i64, !dbg !11014
  %203 = icmp eq i64 %_157, 0, !dbg !11014
  br i1 %203, label %bb155, label %bb154, !dbg !11014

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_151) #8, !dbg !11015
  %205 = zext i1 %204 to i8, !dbg !11015
  store i8 %205, ptr %_150, align 1, !dbg !11015
  %206 = load i8, ptr %_150, align 1, !dbg !11015, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !11015
  %_153 = zext i1 %207 to i64, !dbg !11015
  %208 = icmp eq i64 %_153, 0, !dbg !11015
  br i1 %208, label %bb151, label %bb150, !dbg !11015

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11043
  %210 = zext i1 %209 to i8, !dbg !11043
  store i8 %210, ptr %0, align 1, !dbg !11043
  br label %bb210, !dbg !11043

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11044
  %212 = zext i1 %211 to i8, !dbg !11044
  store i8 %212, ptr %0, align 1, !dbg !11044
  br label %bb210, !dbg !11044

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_169 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hd1e74a96ffa68146E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_169, label %bb168, label %bb177, !dbg !11010

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !11011
  %_159 = xor i1 %_160, true, !dbg !11012
  br i1 %_159, label %bb158, label %bb162, !dbg !11012

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7bc910930806376fb8f9536a186e7134, i64 25) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_166) #8, !dbg !11014
  %215 = zext i1 %214 to i8, !dbg !11014
  store i8 %215, ptr %_165, align 1, !dbg !11014
  %216 = load i8, ptr %_165, align 1, !dbg !11014, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !11014
  %_168 = zext i1 %217 to i64, !dbg !11014
  %218 = icmp eq i64 %_168, 0, !dbg !11014
  br i1 %218, label %bb166, label %bb165, !dbg !11014

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_162) #8, !dbg !11015
  %220 = zext i1 %219 to i8, !dbg !11015
  store i8 %220, ptr %_161, align 1, !dbg !11015
  %221 = load i8, ptr %_161, align 1, !dbg !11015, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !11015
  %_164 = zext i1 %222 to i64, !dbg !11015
  %223 = icmp eq i64 %_164, 0, !dbg !11015
  br i1 %223, label %bb162, label %bb161, !dbg !11015

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11045
  %225 = zext i1 %224 to i8, !dbg !11045
  store i8 %225, ptr %0, align 1, !dbg !11045
  br label %bb210, !dbg !11045

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11046
  %227 = zext i1 %226 to i8, !dbg !11046
  store i8 %227, ptr %0, align 1, !dbg !11046
  br label %bb210, !dbg !11046

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_180 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17hf25c16dc8f074df1E"(ptr align 4 %self) #8, !dbg !11010
  br i1 %_180, label %bb179, label %bb188, !dbg !11010

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !11011
  %_170 = xor i1 %_171, true, !dbg !11012
  br i1 %_170, label %bb169, label %bb173, !dbg !11012

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_430c7d8c98839de51a05c8fe3af9a348, i64 21) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_177) #8, !dbg !11014
  %230 = zext i1 %229 to i8, !dbg !11014
  store i8 %230, ptr %_176, align 1, !dbg !11014
  %231 = load i8, ptr %_176, align 1, !dbg !11014, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !11014
  %_179 = zext i1 %232 to i64, !dbg !11014
  %233 = icmp eq i64 %_179, 0, !dbg !11014
  br i1 %233, label %bb177, label %bb176, !dbg !11014

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_173) #8, !dbg !11015
  %235 = zext i1 %234 to i8, !dbg !11015
  store i8 %235, ptr %_172, align 1, !dbg !11015
  %236 = load i8, ptr %_172, align 1, !dbg !11015, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !11015
  %_175 = zext i1 %237 to i64, !dbg !11015
  %238 = icmp eq i64 %_175, 0, !dbg !11015
  br i1 %238, label %bb173, label %bb172, !dbg !11015

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11047
  %240 = zext i1 %239 to i8, !dbg !11047
  store i8 %240, ptr %0, align 1, !dbg !11047
  br label %bb210, !dbg !11047

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11048
  %242 = zext i1 %241 to i8, !dbg !11048
  store i8 %242, ptr %0, align 1, !dbg !11048
  br label %bb210, !dbg !11048

bb188:                                            ; preds = %bb184, %bb177
  %_192 = load i32, ptr %self, align 4, !dbg !11049, !noundef !25
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h49980ccaaf3f068aE() #8, !dbg !11050
  store i32 %243, ptr %_196, align 4, !dbg !11050
; call x86_64::registers::mxcsr::MxCsr::bits
  %_194 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h44988226d0ed2439E(ptr align 4 %_196) #8, !dbg !11050
  %_193 = xor i32 %_194, -1, !dbg !11051
  %244 = and i32 %_192, %_193, !dbg !11049
  store i32 %244, ptr %extra_bits, align 4, !dbg !11049
  %_197 = load i32, ptr %extra_bits, align 4, !dbg !11052, !noundef !25
  %245 = icmp eq i32 %_197, 0, !dbg !11052
  br i1 %245, label %bb204, label %bb191, !dbg !11052

bb179:                                            ; preds = %bb177
  %246 = load i8, ptr %first, align 1, !dbg !11011, !range !1562, !noundef !25
  %_182 = trunc i8 %246 to i1, !dbg !11011
  %_181 = xor i1 %_182, true, !dbg !11012
  br i1 %_181, label %bb180, label %bb184, !dbg !11012

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11013
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_b9fade50705e3555d0d831a1f9a510ab, i64 13) #8, !dbg !11014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %247 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_188) #8, !dbg !11014
  %248 = zext i1 %247 to i8, !dbg !11014
  store i8 %248, ptr %_187, align 1, !dbg !11014
  %249 = load i8, ptr %_187, align 1, !dbg !11014, !range !1562, !noundef !25
  %250 = trunc i8 %249 to i1, !dbg !11014
  %_190 = zext i1 %250 to i64, !dbg !11014
  %251 = icmp eq i64 %_190, 0, !dbg !11014
  br i1 %251, label %bb188, label %bb187, !dbg !11014

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %252 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_184) #8, !dbg !11015
  %253 = zext i1 %252 to i8, !dbg !11015
  store i8 %253, ptr %_183, align 1, !dbg !11015
  %254 = load i8, ptr %_183, align 1, !dbg !11015, !range !1562, !noundef !25
  %255 = trunc i8 %254 to i1, !dbg !11015
  %_186 = zext i1 %255 to i64, !dbg !11015
  %256 = icmp eq i64 %_186, 0, !dbg !11015
  br i1 %256, label %bb184, label %bb183, !dbg !11015

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %257 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11053
  %258 = zext i1 %257 to i8, !dbg !11053
  store i8 %258, ptr %0, align 1, !dbg !11053
  br label %bb210, !dbg !11053

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %259 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11054
  %260 = zext i1 %259 to i8, !dbg !11054
  store i8 %260, ptr %0, align 1, !dbg !11054
  br label %bb210, !dbg !11054

bb204:                                            ; preds = %bb199, %bb188
  %261 = load i8, ptr %first, align 1, !dbg !11055, !range !1562, !noundef !25
  %_212 = trunc i8 %261 to i1, !dbg !11055
  br i1 %_212, label %bb205, label %bb209, !dbg !11055

bb191:                                            ; preds = %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11056, !range !1562, !noundef !25
  %_199 = trunc i8 %262 to i1, !dbg !11056
  %_198 = xor i1 %_199, true, !dbg !11057
  br i1 %_198, label %bb192, label %bb196, !dbg !11057

bb196:                                            ; preds = %bb192, %bb191
  store i8 0, ptr %first, align 1, !dbg !11058
; call core::fmt::Formatter::write_str
  %_205 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11059
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_205) #8, !dbg !11059
  %264 = zext i1 %263 to i8, !dbg !11059
  store i8 %264, ptr %_204, align 1, !dbg !11059
  %265 = load i8, ptr %_204, align 1, !dbg !11059, !range !1562, !noundef !25
  %266 = trunc i8 %265 to i1, !dbg !11059
  %_207 = zext i1 %266 to i64, !dbg !11059
  %267 = icmp eq i64 %_207, 0, !dbg !11059
  br i1 %267, label %bb199, label %bb200, !dbg !11059

bb192:                                            ; preds = %bb191
; call core::fmt::Formatter::write_str
  %_201 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11060
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_201) #8, !dbg !11060
  %269 = zext i1 %268 to i8, !dbg !11060
  store i8 %269, ptr %_200, align 1, !dbg !11060
  %270 = load i8, ptr %_200, align 1, !dbg !11060, !range !1562, !noundef !25
  %271 = trunc i8 %270 to i1, !dbg !11060
  %_203 = zext i1 %271 to i64, !dbg !11060
  %272 = icmp eq i64 %_203, 0, !dbg !11060
  br i1 %272, label %bb196, label %bb195, !dbg !11060

bb195:                                            ; preds = %bb192
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11061
  %274 = zext i1 %273 to i8, !dbg !11061
  store i8 %274, ptr %0, align 1, !dbg !11061
  br label %bb210, !dbg !11061

bb199:                                            ; preds = %bb196
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_209 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hb81d13d043ef51c9E"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !11062
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %275 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_209) #8, !dbg !11062
  %276 = zext i1 %275 to i8, !dbg !11062
  store i8 %276, ptr %_208, align 1, !dbg !11062
  %277 = load i8, ptr %_208, align 1, !dbg !11062, !range !1562, !noundef !25
  %278 = trunc i8 %277 to i1, !dbg !11062
  %_211 = zext i1 %278 to i64, !dbg !11062
  %279 = icmp eq i64 %_211, 0, !dbg !11062
  br i1 %279, label %bb204, label %bb203, !dbg !11062

bb200:                                            ; preds = %bb196
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %280 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11063
  %281 = zext i1 %280 to i8, !dbg !11063
  store i8 %281, ptr %0, align 1, !dbg !11063
  br label %bb210, !dbg !11063

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %282 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11064
  %283 = zext i1 %282 to i8, !dbg !11064
  store i8 %283, ptr %0, align 1, !dbg !11064
  br label %bb210, !dbg !11064

bb209:                                            ; preds = %bb205, %bb204
  store i8 0, ptr %0, align 1, !dbg !11065
  br label %bb210, !dbg !11017

bb205:                                            ; preds = %bb204
; call core::fmt::Formatter::write_str
  %_214 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11066
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_214) #8, !dbg !11066
  %285 = zext i1 %284 to i8, !dbg !11066
  store i8 %285, ptr %_213, align 1, !dbg !11066
  %286 = load i8, ptr %_213, align 1, !dbg !11066, !range !1562, !noundef !25
  %287 = trunc i8 %286 to i1, !dbg !11066
  %_216 = zext i1 %287 to i64, !dbg !11066
  %288 = icmp eq i64 %_216, 0, !dbg !11066
  br i1 %288, label %bb209, label %bb208, !dbg !11066

bb208:                                            ; preds = %bb205
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11067
  %290 = zext i1 %289 to i8, !dbg !11067
  store i8 %290, ptr %0, align 1, !dbg !11067
  br label %bb210, !dbg !11067

bb6:                                              ; No predecessors!
  unreachable, !dbg !11015
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h44de68e14847d1e0E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11068 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11071, metadata !DIExpression()), !dbg !11073
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11072, metadata !DIExpression()), !dbg !11074
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h159af1b154e03adaE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11075
  ret i1 %0, !dbg !11076
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17hb45d8c2d8a59cba0E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11077 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11080, metadata !DIExpression()), !dbg !11082
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11081, metadata !DIExpression()), !dbg !11083
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h1c62e4438b7e7f7eE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11084
  ret i1 %0, !dbg !11085
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h318dcc6ea8977ce4E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11086 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11089, metadata !DIExpression()), !dbg !11091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11090, metadata !DIExpression()), !dbg !11092
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hb81d13d043ef51c9E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11093
  ret i1 %0, !dbg !11094
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hd1ef3101197f5a64E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11095 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11098, metadata !DIExpression()), !dbg !11100
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11099, metadata !DIExpression()), !dbg !11101
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h5c2128be05ede0f4E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11102
  ret i1 %0, !dbg !11103
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h49980ccaaf3f068aE() unnamed_addr #0 !dbg !11104 {
start:
  %0 = alloca i32, align 4
  store i32 65535, ptr %0, align 4, !dbg !11108
  %1 = load i32, ptr %0, align 4, !dbg !11109, !noundef !25
  ret i32 %1, !dbg !11109
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h44988226d0ed2439E(ptr align 4 %self) unnamed_addr #0 !dbg !11110 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11115, metadata !DIExpression()), !dbg !11116
  %0 = load i32, ptr %self, align 4, !dbg !11117, !noundef !25
  ret i32 %0, !dbg !11118
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h78362012f9c11476E"(ptr align 4 %self) unnamed_addr #0 !dbg !11119 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11125, metadata !DIExpression()), !dbg !11128
  br i1 false, label %bb2, label %bb1, !dbg !11128

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11128, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11128
  %1 = zext i1 %_5 to i8, !dbg !11128
  store i8 %1, ptr %_2, align 1, !dbg !11128
  br label %bb3, !dbg !11128

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11128
  br label %bb3, !dbg !11128

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11128, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11128
  br i1 %3, label %bb4, label %bb5, !dbg !11128

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11128, !noundef !25
  %_7 = and i32 %_8, 1, !dbg !11128
  %4 = icmp eq i32 %_7, 1, !dbg !11128
  %5 = zext i1 %4 to i8, !dbg !11128
  store i8 %5, ptr %0, align 1, !dbg !11128
  br label %bb6, !dbg !11128

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11128
  br label %bb6, !dbg !11128

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11129, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11129
  ret i1 %7, !dbg !11129
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hf73acc4ca0cffb3fE"(ptr align 4 %self) unnamed_addr #0 !dbg !11130 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11132, metadata !DIExpression()), !dbg !11134
  br i1 false, label %bb2, label %bb1, !dbg !11134

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11134, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11134
  %1 = zext i1 %_5 to i8, !dbg !11134
  store i8 %1, ptr %_2, align 1, !dbg !11134
  br label %bb3, !dbg !11134

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11134
  br label %bb3, !dbg !11134

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11134, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11134
  br i1 %3, label %bb4, label %bb5, !dbg !11134

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11134, !noundef !25
  %_7 = and i32 %_8, 2, !dbg !11134
  %4 = icmp eq i32 %_7, 2, !dbg !11134
  %5 = zext i1 %4 to i8, !dbg !11134
  store i8 %5, ptr %0, align 1, !dbg !11134
  br label %bb6, !dbg !11134

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11134
  br label %bb6, !dbg !11134

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11135, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11135
  ret i1 %7, !dbg !11135
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h861d942cc18a846fE"(ptr align 4 %self) unnamed_addr #0 !dbg !11136 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11138, metadata !DIExpression()), !dbg !11140
  br i1 false, label %bb2, label %bb1, !dbg !11140

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11140, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11140
  %1 = zext i1 %_5 to i8, !dbg !11140
  store i8 %1, ptr %_2, align 1, !dbg !11140
  br label %bb3, !dbg !11140

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11140
  br label %bb3, !dbg !11140

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11140, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11140
  br i1 %3, label %bb4, label %bb5, !dbg !11140

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11140, !noundef !25
  %_7 = and i32 %_8, 4, !dbg !11140
  %4 = icmp eq i32 %_7, 4, !dbg !11140
  %5 = zext i1 %4 to i8, !dbg !11140
  store i8 %5, ptr %0, align 1, !dbg !11140
  br label %bb6, !dbg !11140

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11140
  br label %bb6, !dbg !11140

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11141, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11141
  ret i1 %7, !dbg !11141
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h1961e2184bbad9beE"(ptr align 4 %self) unnamed_addr #0 !dbg !11142 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11144, metadata !DIExpression()), !dbg !11146
  br i1 false, label %bb2, label %bb1, !dbg !11146

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11146, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11146
  %1 = zext i1 %_5 to i8, !dbg !11146
  store i8 %1, ptr %_2, align 1, !dbg !11146
  br label %bb3, !dbg !11146

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11146
  br label %bb3, !dbg !11146

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11146, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11146
  br i1 %3, label %bb4, label %bb5, !dbg !11146

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11146, !noundef !25
  %_7 = and i32 %_8, 8, !dbg !11146
  %4 = icmp eq i32 %_7, 8, !dbg !11146
  %5 = zext i1 %4 to i8, !dbg !11146
  store i8 %5, ptr %0, align 1, !dbg !11146
  br label %bb6, !dbg !11146

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11146
  br label %bb6, !dbg !11146

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11147, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11147
  ret i1 %7, !dbg !11147
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17heed730042994288aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11148 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11150, metadata !DIExpression()), !dbg !11152
  br i1 false, label %bb2, label %bb1, !dbg !11152

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11152, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11152
  %1 = zext i1 %_5 to i8, !dbg !11152
  store i8 %1, ptr %_2, align 1, !dbg !11152
  br label %bb3, !dbg !11152

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11152
  br label %bb3, !dbg !11152

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11152, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11152
  br i1 %3, label %bb4, label %bb5, !dbg !11152

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11152, !noundef !25
  %_7 = and i32 %_8, 16, !dbg !11152
  %4 = icmp eq i32 %_7, 16, !dbg !11152
  %5 = zext i1 %4 to i8, !dbg !11152
  store i8 %5, ptr %0, align 1, !dbg !11152
  br label %bb6, !dbg !11152

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11152
  br label %bb6, !dbg !11152

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11153, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11153
  ret i1 %7, !dbg !11153
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h45eb09e1a7437960E"(ptr align 4 %self) unnamed_addr #0 !dbg !11154 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11156, metadata !DIExpression()), !dbg !11158
  br i1 false, label %bb2, label %bb1, !dbg !11158

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11158, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11158
  %1 = zext i1 %_5 to i8, !dbg !11158
  store i8 %1, ptr %_2, align 1, !dbg !11158
  br label %bb3, !dbg !11158

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11158
  br label %bb3, !dbg !11158

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11158, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11158
  br i1 %3, label %bb4, label %bb5, !dbg !11158

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11158, !noundef !25
  %_7 = and i32 %_8, 32, !dbg !11158
  %4 = icmp eq i32 %_7, 32, !dbg !11158
  %5 = zext i1 %4 to i8, !dbg !11158
  store i8 %5, ptr %0, align 1, !dbg !11158
  br label %bb6, !dbg !11158

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11158
  br label %bb6, !dbg !11158

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11159, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11159
  ret i1 %7, !dbg !11159
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h4a677ce56823df0eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11160 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11162, metadata !DIExpression()), !dbg !11164
  br i1 false, label %bb2, label %bb1, !dbg !11164

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11164, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11164
  %1 = zext i1 %_5 to i8, !dbg !11164
  store i8 %1, ptr %_2, align 1, !dbg !11164
  br label %bb3, !dbg !11164

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11164
  br label %bb3, !dbg !11164

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11164, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11164
  br i1 %3, label %bb4, label %bb5, !dbg !11164

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11164, !noundef !25
  %_7 = and i32 %_8, 64, !dbg !11164
  %4 = icmp eq i32 %_7, 64, !dbg !11164
  %5 = zext i1 %4 to i8, !dbg !11164
  store i8 %5, ptr %0, align 1, !dbg !11164
  br label %bb6, !dbg !11164

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11164
  br label %bb6, !dbg !11164

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11165, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11165
  ret i1 %7, !dbg !11165
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h8965b03d9178aac4E"(ptr align 4 %self) unnamed_addr #0 !dbg !11166 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11168, metadata !DIExpression()), !dbg !11170
  br i1 false, label %bb2, label %bb1, !dbg !11170

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11170, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11170
  %1 = zext i1 %_5 to i8, !dbg !11170
  store i8 %1, ptr %_2, align 1, !dbg !11170
  br label %bb3, !dbg !11170

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11170
  br label %bb3, !dbg !11170

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11170, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11170
  br i1 %3, label %bb4, label %bb5, !dbg !11170

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11170, !noundef !25
  %_7 = and i32 %_8, 128, !dbg !11170
  %4 = icmp eq i32 %_7, 128, !dbg !11170
  %5 = zext i1 %4 to i8, !dbg !11170
  store i8 %5, ptr %0, align 1, !dbg !11170
  br label %bb6, !dbg !11170

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11170
  br label %bb6, !dbg !11170

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11171, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11171
  ret i1 %7, !dbg !11171
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h60789be4fe61bfabE"(ptr align 4 %self) unnamed_addr #0 !dbg !11172 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11174, metadata !DIExpression()), !dbg !11176
  br i1 false, label %bb2, label %bb1, !dbg !11176

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11176, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11176
  %1 = zext i1 %_5 to i8, !dbg !11176
  store i8 %1, ptr %_2, align 1, !dbg !11176
  br label %bb3, !dbg !11176

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11176
  br label %bb3, !dbg !11176

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11176, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11176
  br i1 %3, label %bb4, label %bb5, !dbg !11176

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11176, !noundef !25
  %_7 = and i32 %_8, 256, !dbg !11176
  %4 = icmp eq i32 %_7, 256, !dbg !11176
  %5 = zext i1 %4 to i8, !dbg !11176
  store i8 %5, ptr %0, align 1, !dbg !11176
  br label %bb6, !dbg !11176

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11176
  br label %bb6, !dbg !11176

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11177, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11177
  ret i1 %7, !dbg !11177
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17hbd2b1f9802ef7087E"(ptr align 4 %self) unnamed_addr #0 !dbg !11178 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11180, metadata !DIExpression()), !dbg !11182
  br i1 false, label %bb2, label %bb1, !dbg !11182

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11182, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11182
  %1 = zext i1 %_5 to i8, !dbg !11182
  store i8 %1, ptr %_2, align 1, !dbg !11182
  br label %bb3, !dbg !11182

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11182
  br label %bb3, !dbg !11182

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11182, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11182
  br i1 %3, label %bb4, label %bb5, !dbg !11182

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11182, !noundef !25
  %_7 = and i32 %_8, 512, !dbg !11182
  %4 = icmp eq i32 %_7, 512, !dbg !11182
  %5 = zext i1 %4 to i8, !dbg !11182
  store i8 %5, ptr %0, align 1, !dbg !11182
  br label %bb6, !dbg !11182

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11182
  br label %bb6, !dbg !11182

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11183, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11183
  ret i1 %7, !dbg !11183
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h37a2b71e105ff3b4E"(ptr align 4 %self) unnamed_addr #0 !dbg !11184 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11186, metadata !DIExpression()), !dbg !11188
  br i1 false, label %bb2, label %bb1, !dbg !11188

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11188, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11188
  %1 = zext i1 %_5 to i8, !dbg !11188
  store i8 %1, ptr %_2, align 1, !dbg !11188
  br label %bb3, !dbg !11188

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11188
  br label %bb3, !dbg !11188

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11188, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11188
  br i1 %3, label %bb4, label %bb5, !dbg !11188

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11188, !noundef !25
  %_7 = and i32 %_8, 1024, !dbg !11188
  %4 = icmp eq i32 %_7, 1024, !dbg !11188
  %5 = zext i1 %4 to i8, !dbg !11188
  store i8 %5, ptr %0, align 1, !dbg !11188
  br label %bb6, !dbg !11188

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11188
  br label %bb6, !dbg !11188

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11189, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11189
  ret i1 %7, !dbg !11189
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h61a6c3c2795ac3daE"(ptr align 4 %self) unnamed_addr #0 !dbg !11190 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11192, metadata !DIExpression()), !dbg !11194
  br i1 false, label %bb2, label %bb1, !dbg !11194

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11194, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11194
  %1 = zext i1 %_5 to i8, !dbg !11194
  store i8 %1, ptr %_2, align 1, !dbg !11194
  br label %bb3, !dbg !11194

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11194
  br label %bb3, !dbg !11194

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11194, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11194
  br i1 %3, label %bb4, label %bb5, !dbg !11194

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11194, !noundef !25
  %_7 = and i32 %_8, 2048, !dbg !11194
  %4 = icmp eq i32 %_7, 2048, !dbg !11194
  %5 = zext i1 %4 to i8, !dbg !11194
  store i8 %5, ptr %0, align 1, !dbg !11194
  br label %bb6, !dbg !11194

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11194
  br label %bb6, !dbg !11194

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11195, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11195
  ret i1 %7, !dbg !11195
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hbef8e8ea4835e992E"(ptr align 4 %self) unnamed_addr #0 !dbg !11196 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11198, metadata !DIExpression()), !dbg !11200
  br i1 false, label %bb2, label %bb1, !dbg !11200

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11200, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11200
  %1 = zext i1 %_5 to i8, !dbg !11200
  store i8 %1, ptr %_2, align 1, !dbg !11200
  br label %bb3, !dbg !11200

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11200
  br label %bb3, !dbg !11200

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11200, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11200
  br i1 %3, label %bb4, label %bb5, !dbg !11200

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11200, !noundef !25
  %_7 = and i32 %_8, 4096, !dbg !11200
  %4 = icmp eq i32 %_7, 4096, !dbg !11200
  %5 = zext i1 %4 to i8, !dbg !11200
  store i8 %5, ptr %0, align 1, !dbg !11200
  br label %bb6, !dbg !11200

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11200
  br label %bb6, !dbg !11200

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11201, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11201
  ret i1 %7, !dbg !11201
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h5661b8db5b8ffe10E"(ptr align 4 %self) unnamed_addr #0 !dbg !11202 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11204, metadata !DIExpression()), !dbg !11206
  br i1 false, label %bb2, label %bb1, !dbg !11206

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11206, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11206
  %1 = zext i1 %_5 to i8, !dbg !11206
  store i8 %1, ptr %_2, align 1, !dbg !11206
  br label %bb3, !dbg !11206

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11206
  br label %bb3, !dbg !11206

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11206, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11206
  br i1 %3, label %bb4, label %bb5, !dbg !11206

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11206, !noundef !25
  %_7 = and i32 %_8, 8192, !dbg !11206
  %4 = icmp eq i32 %_7, 8192, !dbg !11206
  %5 = zext i1 %4 to i8, !dbg !11206
  store i8 %5, ptr %0, align 1, !dbg !11206
  br label %bb6, !dbg !11206

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11206
  br label %bb6, !dbg !11206

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11207, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11207
  ret i1 %7, !dbg !11207
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hcd013604983e9714E"(ptr align 4 %self) unnamed_addr #0 !dbg !11208 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11210, metadata !DIExpression()), !dbg !11212
  br i1 false, label %bb2, label %bb1, !dbg !11212

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11212, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11212
  %1 = zext i1 %_5 to i8, !dbg !11212
  store i8 %1, ptr %_2, align 1, !dbg !11212
  br label %bb3, !dbg !11212

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11212
  br label %bb3, !dbg !11212

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11212, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11212
  br i1 %3, label %bb4, label %bb5, !dbg !11212

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11212, !noundef !25
  %_7 = and i32 %_8, 16384, !dbg !11212
  %4 = icmp eq i32 %_7, 16384, !dbg !11212
  %5 = zext i1 %4 to i8, !dbg !11212
  store i8 %5, ptr %0, align 1, !dbg !11212
  br label %bb6, !dbg !11212

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11212
  br label %bb6, !dbg !11212

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11213, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11213
  ret i1 %7, !dbg !11213
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hd1e74a96ffa68146E"(ptr align 4 %self) unnamed_addr #0 !dbg !11214 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11216, metadata !DIExpression()), !dbg !11218
  br i1 false, label %bb2, label %bb1, !dbg !11218

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11218, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11218
  %1 = zext i1 %_5 to i8, !dbg !11218
  store i8 %1, ptr %_2, align 1, !dbg !11218
  br label %bb3, !dbg !11218

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11218
  br label %bb3, !dbg !11218

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11218, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11218
  br i1 %3, label %bb4, label %bb5, !dbg !11218

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11218, !noundef !25
  %_7 = and i32 %_8, 24576, !dbg !11218
  %4 = icmp eq i32 %_7, 24576, !dbg !11218
  %5 = zext i1 %4 to i8, !dbg !11218
  store i8 %5, ptr %0, align 1, !dbg !11218
  br label %bb6, !dbg !11218

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11218
  br label %bb6, !dbg !11218

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11219, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11219
  ret i1 %7, !dbg !11219
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17hf25c16dc8f074df1E"(ptr align 4 %self) unnamed_addr #0 !dbg !11220 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11222, metadata !DIExpression()), !dbg !11224
  br i1 false, label %bb2, label %bb1, !dbg !11224

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11224, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11224
  %1 = zext i1 %_5 to i8, !dbg !11224
  store i8 %1, ptr %_2, align 1, !dbg !11224
  br label %bb3, !dbg !11224

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11224
  br label %bb3, !dbg !11224

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11224, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11224
  br i1 %3, label %bb4, label %bb5, !dbg !11224

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11224, !noundef !25
  %_7 = and i32 %_8, 32768, !dbg !11224
  %4 = icmp eq i32 %_7, 32768, !dbg !11224
  %5 = zext i1 %4 to i8, !dbg !11224
  store i8 %5, ptr %0, align 1, !dbg !11224
  br label %bb6, !dbg !11224

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11224
  br label %bb6, !dbg !11224

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11225, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11225
  ret i1 %7, !dbg !11225
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c8e295f3a22602fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11226 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_224 = alloca i8, align 1
  %_219 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11240, metadata !DIExpression()), !dbg !11402
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11242, metadata !DIExpression()), !dbg !11403
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11244, metadata !DIExpression()), !dbg !11404
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11246, metadata !DIExpression()), !dbg !11405
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11248, metadata !DIExpression()), !dbg !11406
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11250, metadata !DIExpression()), !dbg !11407
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11252, metadata !DIExpression()), !dbg !11408
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11254, metadata !DIExpression()), !dbg !11409
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11256, metadata !DIExpression()), !dbg !11410
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11258, metadata !DIExpression()), !dbg !11411
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11260, metadata !DIExpression()), !dbg !11412
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11262, metadata !DIExpression()), !dbg !11413
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11264, metadata !DIExpression()), !dbg !11414
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11266, metadata !DIExpression()), !dbg !11415
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11268, metadata !DIExpression()), !dbg !11416
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11270, metadata !DIExpression()), !dbg !11417
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11272, metadata !DIExpression()), !dbg !11418
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11274, metadata !DIExpression()), !dbg !11419
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11276, metadata !DIExpression()), !dbg !11420
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11278, metadata !DIExpression()), !dbg !11421
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11280, metadata !DIExpression()), !dbg !11422
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11282, metadata !DIExpression()), !dbg !11423
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11284, metadata !DIExpression()), !dbg !11424
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11286, metadata !DIExpression()), !dbg !11425
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11288, metadata !DIExpression()), !dbg !11426
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11290, metadata !DIExpression()), !dbg !11427
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11292, metadata !DIExpression()), !dbg !11428
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11294, metadata !DIExpression()), !dbg !11429
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11296, metadata !DIExpression()), !dbg !11430
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11298, metadata !DIExpression()), !dbg !11431
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11300, metadata !DIExpression()), !dbg !11432
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11302, metadata !DIExpression()), !dbg !11433
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11304, metadata !DIExpression()), !dbg !11434
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11306, metadata !DIExpression()), !dbg !11435
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11308, metadata !DIExpression()), !dbg !11436
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11310, metadata !DIExpression()), !dbg !11437
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11312, metadata !DIExpression()), !dbg !11438
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11314, metadata !DIExpression()), !dbg !11439
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11316, metadata !DIExpression()), !dbg !11440
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11318, metadata !DIExpression()), !dbg !11441
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11320, metadata !DIExpression()), !dbg !11442
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11322, metadata !DIExpression()), !dbg !11443
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11324, metadata !DIExpression()), !dbg !11444
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11326, metadata !DIExpression()), !dbg !11445
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11328, metadata !DIExpression()), !dbg !11446
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11330, metadata !DIExpression()), !dbg !11447
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11332, metadata !DIExpression()), !dbg !11448
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11334, metadata !DIExpression()), !dbg !11449
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11336, metadata !DIExpression()), !dbg !11450
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11338, metadata !DIExpression()), !dbg !11451
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11340, metadata !DIExpression()), !dbg !11452
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11342, metadata !DIExpression()), !dbg !11453
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11344, metadata !DIExpression()), !dbg !11454
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11346, metadata !DIExpression()), !dbg !11455
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11348, metadata !DIExpression()), !dbg !11456
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11350, metadata !DIExpression()), !dbg !11457
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11352, metadata !DIExpression()), !dbg !11458
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11354, metadata !DIExpression()), !dbg !11459
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11356, metadata !DIExpression()), !dbg !11460
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11358, metadata !DIExpression()), !dbg !11461
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11360, metadata !DIExpression()), !dbg !11462
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11362, metadata !DIExpression()), !dbg !11463
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11364, metadata !DIExpression()), !dbg !11464
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11366, metadata !DIExpression()), !dbg !11465
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11368, metadata !DIExpression()), !dbg !11466
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11370, metadata !DIExpression()), !dbg !11467
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11372, metadata !DIExpression()), !dbg !11468
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11374, metadata !DIExpression()), !dbg !11469
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11376, metadata !DIExpression()), !dbg !11470
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11378, metadata !DIExpression()), !dbg !11471
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11380, metadata !DIExpression()), !dbg !11472
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11382, metadata !DIExpression()), !dbg !11473
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11386, metadata !DIExpression()), !dbg !11474
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11388, metadata !DIExpression()), !dbg !11475
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11390, metadata !DIExpression()), !dbg !11476
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11392, metadata !DIExpression()), !dbg !11477
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11394, metadata !DIExpression()), !dbg !11478
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11396, metadata !DIExpression()), !dbg !11479
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11398, metadata !DIExpression()), !dbg !11480
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11400, metadata !DIExpression()), !dbg !11481
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11481
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11236, metadata !DIExpression()), !dbg !11482
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11481
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11237, metadata !DIExpression()), !dbg !11483
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11238, metadata !DIExpression()), !dbg !11484
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11384, metadata !DIExpression()), !dbg !11485
  store i8 1, ptr %first, align 1, !dbg !11486
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h6e5ee4bced3dde73E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_4, label %bb2, label %bb12, !dbg !11487

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_15 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3f18c3a55bde7658E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_15, label %bb14, label %bb23, !dbg !11487

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11488
  %_5 = xor i1 %_6, true, !dbg !11489
  br i1 %_5, label %bb3, label %bb8, !dbg !11489

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ec5b1b162c2450c572509f04758eccff, i64 2) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !11491
  %3 = zext i1 %2 to i8, !dbg !11491
  store i8 %3, ptr %_11, align 1, !dbg !11491
  %4 = load i8, ptr %_11, align 1, !dbg !11491, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11491
  %_14 = zext i1 %5 to i64, !dbg !11491
  %6 = icmp eq i64 %_14, 0, !dbg !11491
  br i1 %6, label %bb12, label %bb11, !dbg !11491

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !11492
  %8 = zext i1 %7 to i8, !dbg !11492
  store i8 %8, ptr %_7, align 1, !dbg !11492
  %9 = load i8, ptr %_7, align 1, !dbg !11492, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11492
  %_10 = zext i1 %10 to i64, !dbg !11492
  %11 = icmp eq i64 %_10, 0, !dbg !11492
  br i1 %11, label %bb8, label %bb7, !dbg !11492

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11493
  %13 = zext i1 %12 to i8, !dbg !11493
  store i8 %13, ptr %0, align 1, !dbg !11493
  br label %bb221, !dbg !11493

bb221:                                            ; preds = %bb220, %bb219, %bb214, %bb211, %bb206, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11494, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11494
  ret i1 %15, !dbg !11494

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11495
  %17 = zext i1 %16 to i8, !dbg !11495
  store i8 %17, ptr %0, align 1, !dbg !11495
  br label %bb221, !dbg !11495

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_26 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h03bd34373412295dE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_26, label %bb25, label %bb34, !dbg !11487

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !11488
  %_16 = xor i1 %_17, true, !dbg !11489
  br i1 %_16, label %bb15, label %bb19, !dbg !11489

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c6278bda13d4e203e2ffdae4ef6347fb, i64 25) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !11491
  %20 = zext i1 %19 to i8, !dbg !11491
  store i8 %20, ptr %_22, align 1, !dbg !11491
  %21 = load i8, ptr %_22, align 1, !dbg !11491, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11491
  %_25 = zext i1 %22 to i64, !dbg !11491
  %23 = icmp eq i64 %_25, 0, !dbg !11491
  br i1 %23, label %bb23, label %bb22, !dbg !11491

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !11492
  %25 = zext i1 %24 to i8, !dbg !11492
  store i8 %25, ptr %_18, align 1, !dbg !11492
  %26 = load i8, ptr %_18, align 1, !dbg !11492, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11492
  %_21 = zext i1 %27 to i64, !dbg !11492
  %28 = icmp eq i64 %_21, 0, !dbg !11492
  br i1 %28, label %bb19, label %bb18, !dbg !11492

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11496
  %30 = zext i1 %29 to i8, !dbg !11496
  store i8 %30, ptr %0, align 1, !dbg !11496
  br label %bb221, !dbg !11496

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11497
  %32 = zext i1 %31 to i8, !dbg !11497
  store i8 %32, ptr %0, align 1, !dbg !11497
  br label %bb221, !dbg !11497

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_37 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hb57865a3e659e67dE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_37, label %bb36, label %bb45, !dbg !11487

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !11488
  %_27 = xor i1 %_28, true, !dbg !11489
  br i1 %_27, label %bb26, label %bb30, !dbg !11489

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3ebb970fb6c33a3b0fe01f3bf4af376e, i64 17) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !11491
  %35 = zext i1 %34 to i8, !dbg !11491
  store i8 %35, ptr %_33, align 1, !dbg !11491
  %36 = load i8, ptr %_33, align 1, !dbg !11491, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11491
  %_36 = zext i1 %37 to i64, !dbg !11491
  %38 = icmp eq i64 %_36, 0, !dbg !11491
  br i1 %38, label %bb34, label %bb33, !dbg !11491

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !11492
  %40 = zext i1 %39 to i8, !dbg !11492
  store i8 %40, ptr %_29, align 1, !dbg !11492
  %41 = load i8, ptr %_29, align 1, !dbg !11492, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11492
  %_32 = zext i1 %42 to i64, !dbg !11492
  %43 = icmp eq i64 %_32, 0, !dbg !11492
  br i1 %43, label %bb30, label %bb29, !dbg !11492

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11498
  %45 = zext i1 %44 to i8, !dbg !11498
  store i8 %45, ptr %0, align 1, !dbg !11498
  br label %bb221, !dbg !11498

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11499
  %47 = zext i1 %46 to i8, !dbg !11499
  store i8 %47, ptr %0, align 1, !dbg !11499
  br label %bb221, !dbg !11499

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_48 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hfa7e50bcd52e26d1E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_48, label %bb47, label %bb56, !dbg !11487

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !11488
  %_38 = xor i1 %_39, true, !dbg !11489
  br i1 %_38, label %bb37, label %bb41, !dbg !11489

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3a1e4c5d12171e7bfcd85ba51395866c, i64 15) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !11491
  %50 = zext i1 %49 to i8, !dbg !11491
  store i8 %50, ptr %_44, align 1, !dbg !11491
  %51 = load i8, ptr %_44, align 1, !dbg !11491, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11491
  %_47 = zext i1 %52 to i64, !dbg !11491
  %53 = icmp eq i64 %_47, 0, !dbg !11491
  br i1 %53, label %bb45, label %bb44, !dbg !11491

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !11492
  %55 = zext i1 %54 to i8, !dbg !11492
  store i8 %55, ptr %_40, align 1, !dbg !11492
  %56 = load i8, ptr %_40, align 1, !dbg !11492, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11492
  %_43 = zext i1 %57 to i64, !dbg !11492
  %58 = icmp eq i64 %_43, 0, !dbg !11492
  br i1 %58, label %bb41, label %bb40, !dbg !11492

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11500
  %60 = zext i1 %59 to i8, !dbg !11500
  store i8 %60, ptr %0, align 1, !dbg !11500
  br label %bb221, !dbg !11500

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11501
  %62 = zext i1 %61 to i8, !dbg !11501
  store i8 %62, ptr %0, align 1, !dbg !11501
  br label %bb221, !dbg !11501

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_59 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h941a0e658d778866E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_59, label %bb58, label %bb67, !dbg !11487

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !11488
  %_49 = xor i1 %_50, true, !dbg !11489
  br i1 %_49, label %bb48, label %bb52, !dbg !11489

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_1528d1162bff7baa34e9aa2de578cb61, i64 17) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !11491
  %65 = zext i1 %64 to i8, !dbg !11491
  store i8 %65, ptr %_55, align 1, !dbg !11491
  %66 = load i8, ptr %_55, align 1, !dbg !11491, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11491
  %_58 = zext i1 %67 to i64, !dbg !11491
  %68 = icmp eq i64 %_58, 0, !dbg !11491
  br i1 %68, label %bb56, label %bb55, !dbg !11491

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !11492
  %70 = zext i1 %69 to i8, !dbg !11492
  store i8 %70, ptr %_51, align 1, !dbg !11492
  %71 = load i8, ptr %_51, align 1, !dbg !11492, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11492
  %_54 = zext i1 %72 to i64, !dbg !11492
  %73 = icmp eq i64 %_54, 0, !dbg !11492
  br i1 %73, label %bb52, label %bb51, !dbg !11492

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11502
  %75 = zext i1 %74 to i8, !dbg !11502
  store i8 %75, ptr %0, align 1, !dbg !11502
  br label %bb221, !dbg !11502

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11503
  %77 = zext i1 %76 to i8, !dbg !11503
  store i8 %77, ptr %0, align 1, !dbg !11503
  br label %bb221, !dbg !11503

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_70 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h9e4bf074f6311c6dE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_70, label %bb69, label %bb78, !dbg !11487

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !11488
  %_60 = xor i1 %_61, true, !dbg !11489
  br i1 %_60, label %bb59, label %bb63, !dbg !11489

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_1d6fa5f529e55e2b73521861ceb2d701, i64 11) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !11491
  %80 = zext i1 %79 to i8, !dbg !11491
  store i8 %80, ptr %_66, align 1, !dbg !11491
  %81 = load i8, ptr %_66, align 1, !dbg !11491, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11491
  %_69 = zext i1 %82 to i64, !dbg !11491
  %83 = icmp eq i64 %_69, 0, !dbg !11491
  br i1 %83, label %bb67, label %bb66, !dbg !11491

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !11492
  %85 = zext i1 %84 to i8, !dbg !11492
  store i8 %85, ptr %_62, align 1, !dbg !11492
  %86 = load i8, ptr %_62, align 1, !dbg !11492, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11492
  %_65 = zext i1 %87 to i64, !dbg !11492
  %88 = icmp eq i64 %_65, 0, !dbg !11492
  br i1 %88, label %bb63, label %bb62, !dbg !11492

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11504
  %90 = zext i1 %89 to i8, !dbg !11504
  store i8 %90, ptr %0, align 1, !dbg !11504
  br label %bb221, !dbg !11504

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11505
  %92 = zext i1 %91 to i8, !dbg !11505
  store i8 %92, ptr %0, align 1, !dbg !11505
  br label %bb221, !dbg !11505

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_81 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h6cd7b5c3f1bd34deE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_81, label %bb80, label %bb89, !dbg !11487

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !11488
  %_71 = xor i1 %_72, true, !dbg !11489
  br i1 %_71, label %bb70, label %bb74, !dbg !11489

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_48ab5e7fe39f3329897899f9db12fc81, i64 11) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !11491
  %95 = zext i1 %94 to i8, !dbg !11491
  store i8 %95, ptr %_77, align 1, !dbg !11491
  %96 = load i8, ptr %_77, align 1, !dbg !11491, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11491
  %_80 = zext i1 %97 to i64, !dbg !11491
  %98 = icmp eq i64 %_80, 0, !dbg !11491
  br i1 %98, label %bb78, label %bb77, !dbg !11491

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !11492
  %100 = zext i1 %99 to i8, !dbg !11492
  store i8 %100, ptr %_73, align 1, !dbg !11492
  %101 = load i8, ptr %_73, align 1, !dbg !11492, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11492
  %_76 = zext i1 %102 to i64, !dbg !11492
  %103 = icmp eq i64 %_76, 0, !dbg !11492
  br i1 %103, label %bb74, label %bb73, !dbg !11492

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11506
  %105 = zext i1 %104 to i8, !dbg !11506
  store i8 %105, ptr %0, align 1, !dbg !11506
  br label %bb221, !dbg !11506

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11507
  %107 = zext i1 %106 to i8, !dbg !11507
  store i8 %107, ptr %0, align 1, !dbg !11507
  br label %bb221, !dbg !11507

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_92 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17he096e93ec3010db5E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_92, label %bb91, label %bb100, !dbg !11487

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !11488
  %_82 = xor i1 %_83, true, !dbg !11489
  br i1 %_82, label %bb81, label %bb85, !dbg !11489

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_9b5da51e8e50cb45b94d88b16558de7d, i64 9) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !11491
  %110 = zext i1 %109 to i8, !dbg !11491
  store i8 %110, ptr %_88, align 1, !dbg !11491
  %111 = load i8, ptr %_88, align 1, !dbg !11491, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11491
  %_91 = zext i1 %112 to i64, !dbg !11491
  %113 = icmp eq i64 %_91, 0, !dbg !11491
  br i1 %113, label %bb89, label %bb88, !dbg !11491

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !11492
  %115 = zext i1 %114 to i8, !dbg !11492
  store i8 %115, ptr %_84, align 1, !dbg !11492
  %116 = load i8, ptr %_84, align 1, !dbg !11492, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11492
  %_87 = zext i1 %117 to i64, !dbg !11492
  %118 = icmp eq i64 %_87, 0, !dbg !11492
  br i1 %118, label %bb85, label %bb84, !dbg !11492

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11508
  %120 = zext i1 %119 to i8, !dbg !11508
  store i8 %120, ptr %0, align 1, !dbg !11508
  br label %bb221, !dbg !11508

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11509
  %122 = zext i1 %121 to i8, !dbg !11509
  store i8 %122, ptr %0, align 1, !dbg !11509
  br label %bb221, !dbg !11509

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_103 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hacce12ee17f88a6cE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_103, label %bb102, label %bb111, !dbg !11487

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !11488
  %_93 = xor i1 %_94, true, !dbg !11489
  br i1 %_93, label %bb92, label %bb96, !dbg !11489

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ca8f9c3c90ddb14657eef011778f0d79, i64 8) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !11491
  %125 = zext i1 %124 to i8, !dbg !11491
  store i8 %125, ptr %_99, align 1, !dbg !11491
  %126 = load i8, ptr %_99, align 1, !dbg !11491, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11491
  %_102 = zext i1 %127 to i64, !dbg !11491
  %128 = icmp eq i64 %_102, 0, !dbg !11491
  br i1 %128, label %bb100, label %bb99, !dbg !11491

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !11492
  %130 = zext i1 %129 to i8, !dbg !11492
  store i8 %130, ptr %_95, align 1, !dbg !11492
  %131 = load i8, ptr %_95, align 1, !dbg !11492, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11492
  %_98 = zext i1 %132 to i64, !dbg !11492
  %133 = icmp eq i64 %_98, 0, !dbg !11492
  br i1 %133, label %bb96, label %bb95, !dbg !11492

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11510
  %135 = zext i1 %134 to i8, !dbg !11510
  store i8 %135, ptr %0, align 1, !dbg !11510
  br label %bb221, !dbg !11510

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11511
  %137 = zext i1 %136 to i8, !dbg !11511
  store i8 %137, ptr %0, align 1, !dbg !11511
  br label %bb221, !dbg !11511

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hb184504083b42d4bE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_114, label %bb113, label %bb122, !dbg !11487

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !11488
  %_104 = xor i1 %_105, true, !dbg !11489
  br i1 %_104, label %bb103, label %bb107, !dbg !11489

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_248573dbdb1f23c6f8497ef162ca133f, i64 13) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !11491
  %140 = zext i1 %139 to i8, !dbg !11491
  store i8 %140, ptr %_110, align 1, !dbg !11491
  %141 = load i8, ptr %_110, align 1, !dbg !11491, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11491
  %_113 = zext i1 %142 to i64, !dbg !11491
  %143 = icmp eq i64 %_113, 0, !dbg !11491
  br i1 %143, label %bb111, label %bb110, !dbg !11491

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !11492
  %145 = zext i1 %144 to i8, !dbg !11492
  store i8 %145, ptr %_106, align 1, !dbg !11492
  %146 = load i8, ptr %_106, align 1, !dbg !11492, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11492
  %_109 = zext i1 %147 to i64, !dbg !11492
  %148 = icmp eq i64 %_109, 0, !dbg !11492
  br i1 %148, label %bb107, label %bb106, !dbg !11492

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11512
  %150 = zext i1 %149 to i8, !dbg !11512
  store i8 %150, ptr %0, align 1, !dbg !11512
  br label %bb221, !dbg !11512

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11513
  %152 = zext i1 %151 to i8, !dbg !11513
  store i8 %152, ptr %0, align 1, !dbg !11513
  br label %bb221, !dbg !11513

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_125 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h5fc1038588514e92E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_125, label %bb124, label %bb133, !dbg !11487

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !11488
  %_115 = xor i1 %_116, true, !dbg !11489
  br i1 %_115, label %bb114, label %bb118, !dbg !11489

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_33e28c56fe990dd47deb92a17608e414, i64 14) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !11491
  %155 = zext i1 %154 to i8, !dbg !11491
  store i8 %155, ptr %_121, align 1, !dbg !11491
  %156 = load i8, ptr %_121, align 1, !dbg !11491, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !11491
  %_124 = zext i1 %157 to i64, !dbg !11491
  %158 = icmp eq i64 %_124, 0, !dbg !11491
  br i1 %158, label %bb122, label %bb121, !dbg !11491

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !11492
  %160 = zext i1 %159 to i8, !dbg !11492
  store i8 %160, ptr %_117, align 1, !dbg !11492
  %161 = load i8, ptr %_117, align 1, !dbg !11492, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !11492
  %_120 = zext i1 %162 to i64, !dbg !11492
  %163 = icmp eq i64 %_120, 0, !dbg !11492
  br i1 %163, label %bb118, label %bb117, !dbg !11492

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11514
  %165 = zext i1 %164 to i8, !dbg !11514
  store i8 %165, ptr %0, align 1, !dbg !11514
  br label %bb221, !dbg !11514

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11515
  %167 = zext i1 %166 to i8, !dbg !11515
  store i8 %167, ptr %0, align 1, !dbg !11515
  br label %bb221, !dbg !11515

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_136 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h0eae3b020cbad328E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_136, label %bb135, label %bb144, !dbg !11487

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !11488
  %_126 = xor i1 %_127, true, !dbg !11489
  br i1 %_126, label %bb125, label %bb129, !dbg !11489

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_301ac14af0c7742428f03f6fb56cbb88, i64 14) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_133) #8, !dbg !11491
  %170 = zext i1 %169 to i8, !dbg !11491
  store i8 %170, ptr %_132, align 1, !dbg !11491
  %171 = load i8, ptr %_132, align 1, !dbg !11491, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !11491
  %_135 = zext i1 %172 to i64, !dbg !11491
  %173 = icmp eq i64 %_135, 0, !dbg !11491
  br i1 %173, label %bb133, label %bb132, !dbg !11491

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_129) #8, !dbg !11492
  %175 = zext i1 %174 to i8, !dbg !11492
  store i8 %175, ptr %_128, align 1, !dbg !11492
  %176 = load i8, ptr %_128, align 1, !dbg !11492, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !11492
  %_131 = zext i1 %177 to i64, !dbg !11492
  %178 = icmp eq i64 %_131, 0, !dbg !11492
  br i1 %178, label %bb129, label %bb128, !dbg !11492

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11516
  %180 = zext i1 %179 to i8, !dbg !11516
  store i8 %180, ptr %0, align 1, !dbg !11516
  br label %bb221, !dbg !11516

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11517
  %182 = zext i1 %181 to i8, !dbg !11517
  store i8 %182, ptr %0, align 1, !dbg !11517
  br label %bb221, !dbg !11517

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_147 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h36f3faf88e5e62dcE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_147, label %bb146, label %bb155, !dbg !11487

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !11488
  %_137 = xor i1 %_138, true, !dbg !11489
  br i1 %_137, label %bb136, label %bb140, !dbg !11489

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4a4b1b5fd7f29778851f88943a80f7e2, i64 9) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_144) #8, !dbg !11491
  %185 = zext i1 %184 to i8, !dbg !11491
  store i8 %185, ptr %_143, align 1, !dbg !11491
  %186 = load i8, ptr %_143, align 1, !dbg !11491, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !11491
  %_146 = zext i1 %187 to i64, !dbg !11491
  %188 = icmp eq i64 %_146, 0, !dbg !11491
  br i1 %188, label %bb144, label %bb143, !dbg !11491

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_140) #8, !dbg !11492
  %190 = zext i1 %189 to i8, !dbg !11492
  store i8 %190, ptr %_139, align 1, !dbg !11492
  %191 = load i8, ptr %_139, align 1, !dbg !11492, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !11492
  %_142 = zext i1 %192 to i64, !dbg !11492
  %193 = icmp eq i64 %_142, 0, !dbg !11492
  br i1 %193, label %bb140, label %bb139, !dbg !11492

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11518
  %195 = zext i1 %194 to i8, !dbg !11518
  store i8 %195, ptr %0, align 1, !dbg !11518
  br label %bb221, !dbg !11518

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11519
  %197 = zext i1 %196 to i8, !dbg !11519
  store i8 %197, ptr %0, align 1, !dbg !11519
  br label %bb221, !dbg !11519

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_158 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h84d465f8aa220b59E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_158, label %bb157, label %bb166, !dbg !11487

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !11488
  %_148 = xor i1 %_149, true, !dbg !11489
  br i1 %_148, label %bb147, label %bb151, !dbg !11489

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_99472ab79f8778654111cd8cd4dce1f6, i64 9) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_155) #8, !dbg !11491
  %200 = zext i1 %199 to i8, !dbg !11491
  store i8 %200, ptr %_154, align 1, !dbg !11491
  %201 = load i8, ptr %_154, align 1, !dbg !11491, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !11491
  %_157 = zext i1 %202 to i64, !dbg !11491
  %203 = icmp eq i64 %_157, 0, !dbg !11491
  br i1 %203, label %bb155, label %bb154, !dbg !11491

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_151) #8, !dbg !11492
  %205 = zext i1 %204 to i8, !dbg !11492
  store i8 %205, ptr %_150, align 1, !dbg !11492
  %206 = load i8, ptr %_150, align 1, !dbg !11492, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !11492
  %_153 = zext i1 %207 to i64, !dbg !11492
  %208 = icmp eq i64 %_153, 0, !dbg !11492
  br i1 %208, label %bb151, label %bb150, !dbg !11492

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11520
  %210 = zext i1 %209 to i8, !dbg !11520
  store i8 %210, ptr %0, align 1, !dbg !11520
  br label %bb221, !dbg !11520

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11521
  %212 = zext i1 %211 to i8, !dbg !11521
  store i8 %212, ptr %0, align 1, !dbg !11521
  br label %bb221, !dbg !11521

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_169 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h9e37907760522f7bE"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_169, label %bb168, label %bb177, !dbg !11487

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !11488
  %_159 = xor i1 %_160, true, !dbg !11489
  br i1 %_159, label %bb158, label %bb162, !dbg !11489

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_233a007a17452bb68262e3c1f40af172, i64 9) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_166) #8, !dbg !11491
  %215 = zext i1 %214 to i8, !dbg !11491
  store i8 %215, ptr %_165, align 1, !dbg !11491
  %216 = load i8, ptr %_165, align 1, !dbg !11491, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !11491
  %_168 = zext i1 %217 to i64, !dbg !11491
  %218 = icmp eq i64 %_168, 0, !dbg !11491
  br i1 %218, label %bb166, label %bb165, !dbg !11491

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_162) #8, !dbg !11492
  %220 = zext i1 %219 to i8, !dbg !11492
  store i8 %220, ptr %_161, align 1, !dbg !11492
  %221 = load i8, ptr %_161, align 1, !dbg !11492, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !11492
  %_164 = zext i1 %222 to i64, !dbg !11492
  %223 = icmp eq i64 %_164, 0, !dbg !11492
  br i1 %223, label %bb162, label %bb161, !dbg !11492

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11522
  %225 = zext i1 %224 to i8, !dbg !11522
  store i8 %225, ptr %0, align 1, !dbg !11522
  br label %bb221, !dbg !11522

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11523
  %227 = zext i1 %226 to i8, !dbg !11523
  store i8 %227, ptr %0, align 1, !dbg !11523
  br label %bb221, !dbg !11523

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_180 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h96837ffa53328c04E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_180, label %bb179, label %bb188, !dbg !11487

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !11488
  %_170 = xor i1 %_171, true, !dbg !11489
  br i1 %_170, label %bb169, label %bb173, !dbg !11489

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_28c2c26bc7b83b08dda497f27d5e048a, i64 20) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_177) #8, !dbg !11491
  %230 = zext i1 %229 to i8, !dbg !11491
  store i8 %230, ptr %_176, align 1, !dbg !11491
  %231 = load i8, ptr %_176, align 1, !dbg !11491, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !11491
  %_179 = zext i1 %232 to i64, !dbg !11491
  %233 = icmp eq i64 %_179, 0, !dbg !11491
  br i1 %233, label %bb177, label %bb176, !dbg !11491

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_173) #8, !dbg !11492
  %235 = zext i1 %234 to i8, !dbg !11492
  store i8 %235, ptr %_172, align 1, !dbg !11492
  %236 = load i8, ptr %_172, align 1, !dbg !11492, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !11492
  %_175 = zext i1 %237 to i64, !dbg !11492
  %238 = icmp eq i64 %_175, 0, !dbg !11492
  br i1 %238, label %bb173, label %bb172, !dbg !11492

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11524
  %240 = zext i1 %239 to i8, !dbg !11524
  store i8 %240, ptr %0, align 1, !dbg !11524
  br label %bb221, !dbg !11524

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11525
  %242 = zext i1 %241 to i8, !dbg !11525
  store i8 %242, ptr %0, align 1, !dbg !11525
  br label %bb221, !dbg !11525

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h6ecb13098037d2c2E"(ptr align 8 %self) #8, !dbg !11487
  br i1 %_191, label %bb190, label %bb199, !dbg !11487

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_182 = trunc i8 %243 to i1, !dbg !11488
  %_181 = xor i1 %_182, true, !dbg !11489
  br i1 %_181, label %bb180, label %bb184, !dbg !11489

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4ac2882683871e4ddfd9eb00ed3ca0f8, i64 11) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_188) #8, !dbg !11491
  %245 = zext i1 %244 to i8, !dbg !11491
  store i8 %245, ptr %_187, align 1, !dbg !11491
  %246 = load i8, ptr %_187, align 1, !dbg !11491, !range !1562, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !11491
  %_190 = zext i1 %247 to i64, !dbg !11491
  %248 = icmp eq i64 %_190, 0, !dbg !11491
  br i1 %248, label %bb188, label %bb187, !dbg !11491

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_184) #8, !dbg !11492
  %250 = zext i1 %249 to i8, !dbg !11492
  store i8 %250, ptr %_183, align 1, !dbg !11492
  %251 = load i8, ptr %_183, align 1, !dbg !11492, !range !1562, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !11492
  %_186 = zext i1 %252 to i64, !dbg !11492
  %253 = icmp eq i64 %_186, 0, !dbg !11492
  br i1 %253, label %bb184, label %bb183, !dbg !11492

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11526
  %255 = zext i1 %254 to i8, !dbg !11526
  store i8 %255, ptr %0, align 1, !dbg !11526
  br label %bb221, !dbg !11526

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11527
  %257 = zext i1 %256 to i8, !dbg !11527
  store i8 %257, ptr %0, align 1, !dbg !11527
  br label %bb221, !dbg !11527

bb199:                                            ; preds = %bb195, %bb188
  %_203 = load i64, ptr %self, align 8, !dbg !11528, !noundef !25
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17h0548c6b8ef9b81ffE() #8, !dbg !11529
  store i64 %258, ptr %_207, align 8, !dbg !11529
; call x86_64::registers::rflags::RFlags::bits
  %_205 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17ha9a81c1f60e95f5dE(ptr align 8 %_207) #8, !dbg !11529
  %_204 = xor i64 %_205, -1, !dbg !11530
  %259 = and i64 %_203, %_204, !dbg !11528
  store i64 %259, ptr %extra_bits, align 8, !dbg !11528
  %_208 = load i64, ptr %extra_bits, align 8, !dbg !11531, !noundef !25
  %260 = icmp eq i64 %_208, 0, !dbg !11531
  br i1 %260, label %bb215, label %bb202, !dbg !11531

bb190:                                            ; preds = %bb188
  %261 = load i8, ptr %first, align 1, !dbg !11488, !range !1562, !noundef !25
  %_193 = trunc i8 %261 to i1, !dbg !11488
  %_192 = xor i1 %_193, true, !dbg !11489
  br i1 %_192, label %bb191, label %bb195, !dbg !11489

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !11490
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7fde2caa5e786cf03241bc614c426f83, i64 10) #8, !dbg !11491
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %262 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_199) #8, !dbg !11491
  %263 = zext i1 %262 to i8, !dbg !11491
  store i8 %263, ptr %_198, align 1, !dbg !11491
  %264 = load i8, ptr %_198, align 1, !dbg !11491, !range !1562, !noundef !25
  %265 = trunc i8 %264 to i1, !dbg !11491
  %_201 = zext i1 %265 to i64, !dbg !11491
  %266 = icmp eq i64 %_201, 0, !dbg !11491
  br i1 %266, label %bb199, label %bb198, !dbg !11491

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11492
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %267 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_195) #8, !dbg !11492
  %268 = zext i1 %267 to i8, !dbg !11492
  store i8 %268, ptr %_194, align 1, !dbg !11492
  %269 = load i8, ptr %_194, align 1, !dbg !11492, !range !1562, !noundef !25
  %270 = trunc i8 %269 to i1, !dbg !11492
  %_197 = zext i1 %270 to i64, !dbg !11492
  %271 = icmp eq i64 %_197, 0, !dbg !11492
  br i1 %271, label %bb195, label %bb194, !dbg !11492

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %272 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11532
  %273 = zext i1 %272 to i8, !dbg !11532
  store i8 %273, ptr %0, align 1, !dbg !11532
  br label %bb221, !dbg !11532

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11533
  %275 = zext i1 %274 to i8, !dbg !11533
  store i8 %275, ptr %0, align 1, !dbg !11533
  br label %bb221, !dbg !11533

bb215:                                            ; preds = %bb210, %bb199
  %276 = load i8, ptr %first, align 1, !dbg !11534, !range !1562, !noundef !25
  %_223 = trunc i8 %276 to i1, !dbg !11534
  br i1 %_223, label %bb216, label %bb220, !dbg !11534

bb202:                                            ; preds = %bb199
  %277 = load i8, ptr %first, align 1, !dbg !11535, !range !1562, !noundef !25
  %_210 = trunc i8 %277 to i1, !dbg !11535
  %_209 = xor i1 %_210, true, !dbg !11536
  br i1 %_209, label %bb203, label %bb207, !dbg !11536

bb207:                                            ; preds = %bb203, %bb202
  store i8 0, ptr %first, align 1, !dbg !11537
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11538
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %278 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_216) #8, !dbg !11538
  %279 = zext i1 %278 to i8, !dbg !11538
  store i8 %279, ptr %_215, align 1, !dbg !11538
  %280 = load i8, ptr %_215, align 1, !dbg !11538, !range !1562, !noundef !25
  %281 = trunc i8 %280 to i1, !dbg !11538
  %_218 = zext i1 %281 to i64, !dbg !11538
  %282 = icmp eq i64 %_218, 0, !dbg !11538
  br i1 %282, label %bb210, label %bb211, !dbg !11538

bb203:                                            ; preds = %bb202
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11539
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %283 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_212) #8, !dbg !11539
  %284 = zext i1 %283 to i8, !dbg !11539
  store i8 %284, ptr %_211, align 1, !dbg !11539
  %285 = load i8, ptr %_211, align 1, !dbg !11539, !range !1562, !noundef !25
  %286 = trunc i8 %285 to i1, !dbg !11539
  %_214 = zext i1 %286 to i64, !dbg !11539
  %287 = icmp eq i64 %_214, 0, !dbg !11539
  br i1 %287, label %bb207, label %bb206, !dbg !11539

bb206:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %288 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11540
  %289 = zext i1 %288 to i8, !dbg !11540
  store i8 %289, ptr %0, align 1, !dbg !11540
  br label %bb221, !dbg !11540

bb210:                                            ; preds = %bb207
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_220 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11541
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %290 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_220) #8, !dbg !11541
  %291 = zext i1 %290 to i8, !dbg !11541
  store i8 %291, ptr %_219, align 1, !dbg !11541
  %292 = load i8, ptr %_219, align 1, !dbg !11541, !range !1562, !noundef !25
  %293 = trunc i8 %292 to i1, !dbg !11541
  %_222 = zext i1 %293 to i64, !dbg !11541
  %294 = icmp eq i64 %_222, 0, !dbg !11541
  br i1 %294, label %bb215, label %bb214, !dbg !11541

bb211:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %295 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11542
  %296 = zext i1 %295 to i8, !dbg !11542
  store i8 %296, ptr %0, align 1, !dbg !11542
  br label %bb221, !dbg !11542

bb214:                                            ; preds = %bb210
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %297 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11543
  %298 = zext i1 %297 to i8, !dbg !11543
  store i8 %298, ptr %0, align 1, !dbg !11543
  br label %bb221, !dbg !11543

bb220:                                            ; preds = %bb216, %bb215
  store i8 0, ptr %0, align 1, !dbg !11544
  br label %bb221, !dbg !11494

bb216:                                            ; preds = %bb215
; call core::fmt::Formatter::write_str
  %_225 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %299 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_225) #8, !dbg !11545
  %300 = zext i1 %299 to i8, !dbg !11545
  store i8 %300, ptr %_224, align 1, !dbg !11545
  %301 = load i8, ptr %_224, align 1, !dbg !11545, !range !1562, !noundef !25
  %302 = trunc i8 %301 to i1, !dbg !11545
  %_227 = zext i1 %302 to i64, !dbg !11545
  %303 = icmp eq i64 %_227, 0, !dbg !11545
  br i1 %303, label %bb220, label %bb219, !dbg !11545

bb219:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %304 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11546
  %305 = zext i1 %304 to i8, !dbg !11546
  store i8 %305, ptr %0, align 1, !dbg !11546
  br label %bb221, !dbg !11546

bb6:                                              ; No predecessors!
  unreachable, !dbg !11492
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h05d4927cbde0ddfdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11547 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11550, metadata !DIExpression()), !dbg !11552
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11551, metadata !DIExpression()), !dbg !11553
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11554
  ret i1 %0, !dbg !11555
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc0c89b493b550a07E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11556 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11559, metadata !DIExpression()), !dbg !11561
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11560, metadata !DIExpression()), !dbg !11562
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11563
  ret i1 %0, !dbg !11564
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb6e2692e681526d1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11565 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11568, metadata !DIExpression()), !dbg !11570
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11569, metadata !DIExpression()), !dbg !11571
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11572
  ret i1 %0, !dbg !11573
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h50aba5d25f53279eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11574 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11577, metadata !DIExpression()), !dbg !11579
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11578, metadata !DIExpression()), !dbg !11580
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11581
  ret i1 %0, !dbg !11582
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17h0548c6b8ef9b81ffE() unnamed_addr #0 !dbg !11583 {
start:
  %0 = alloca i64, align 8
  store i64 4161493, ptr %0, align 8, !dbg !11587
  %1 = load i64, ptr %0, align 8, !dbg !11588, !noundef !25
  ret i64 %1, !dbg !11588
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17ha9a81c1f60e95f5dE(ptr align 8 %self) unnamed_addr #0 !dbg !11589 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11594, metadata !DIExpression()), !dbg !11595
  %0 = load i64, ptr %self, align 8, !dbg !11596, !noundef !25
  ret i64 %0, !dbg !11597
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h6e5ee4bced3dde73E"(ptr align 8 %self) unnamed_addr #0 !dbg !11598 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11604, metadata !DIExpression()), !dbg !11607
  br i1 false, label %bb2, label %bb1, !dbg !11607

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11607, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11607
  %1 = zext i1 %_5 to i8, !dbg !11607
  store i8 %1, ptr %_2, align 1, !dbg !11607
  br label %bb3, !dbg !11607

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11607
  br label %bb3, !dbg !11607

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11607, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11607
  br i1 %3, label %bb4, label %bb5, !dbg !11607

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11607, !noundef !25
  %_7 = and i64 %_8, 2097152, !dbg !11607
  %4 = icmp eq i64 %_7, 2097152, !dbg !11607
  %5 = zext i1 %4 to i8, !dbg !11607
  store i8 %5, ptr %0, align 1, !dbg !11607
  br label %bb6, !dbg !11607

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11607
  br label %bb6, !dbg !11607

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11608, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11608
  ret i1 %7, !dbg !11608
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3f18c3a55bde7658E"(ptr align 8 %self) unnamed_addr #0 !dbg !11609 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11611, metadata !DIExpression()), !dbg !11613
  br i1 false, label %bb2, label %bb1, !dbg !11613

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11613, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11613
  %1 = zext i1 %_5 to i8, !dbg !11613
  store i8 %1, ptr %_2, align 1, !dbg !11613
  br label %bb3, !dbg !11613

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11613
  br label %bb3, !dbg !11613

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11613, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11613
  br i1 %3, label %bb4, label %bb5, !dbg !11613

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11613, !noundef !25
  %_7 = and i64 %_8, 1048576, !dbg !11613
  %4 = icmp eq i64 %_7, 1048576, !dbg !11613
  %5 = zext i1 %4 to i8, !dbg !11613
  store i8 %5, ptr %0, align 1, !dbg !11613
  br label %bb6, !dbg !11613

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11613
  br label %bb6, !dbg !11613

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11614, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11614
  ret i1 %7, !dbg !11614
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h03bd34373412295dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11615 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11617, metadata !DIExpression()), !dbg !11619
  br i1 false, label %bb2, label %bb1, !dbg !11619

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11619, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11619
  %1 = zext i1 %_5 to i8, !dbg !11619
  store i8 %1, ptr %_2, align 1, !dbg !11619
  br label %bb3, !dbg !11619

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11619
  br label %bb3, !dbg !11619

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11619, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11619
  br i1 %3, label %bb4, label %bb5, !dbg !11619

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11619, !noundef !25
  %_7 = and i64 %_8, 524288, !dbg !11619
  %4 = icmp eq i64 %_7, 524288, !dbg !11619
  %5 = zext i1 %4 to i8, !dbg !11619
  store i8 %5, ptr %0, align 1, !dbg !11619
  br label %bb6, !dbg !11619

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11619
  br label %bb6, !dbg !11619

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11620, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11620
  ret i1 %7, !dbg !11620
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hb57865a3e659e67dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11621 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11623, metadata !DIExpression()), !dbg !11625
  br i1 false, label %bb2, label %bb1, !dbg !11625

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11625, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11625
  %1 = zext i1 %_5 to i8, !dbg !11625
  store i8 %1, ptr %_2, align 1, !dbg !11625
  br label %bb3, !dbg !11625

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11625
  br label %bb3, !dbg !11625

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11625, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11625
  br i1 %3, label %bb4, label %bb5, !dbg !11625

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11625, !noundef !25
  %_7 = and i64 %_8, 262144, !dbg !11625
  %4 = icmp eq i64 %_7, 262144, !dbg !11625
  %5 = zext i1 %4 to i8, !dbg !11625
  store i8 %5, ptr %0, align 1, !dbg !11625
  br label %bb6, !dbg !11625

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11625
  br label %bb6, !dbg !11625

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11626, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11626
  ret i1 %7, !dbg !11626
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hfa7e50bcd52e26d1E"(ptr align 8 %self) unnamed_addr #0 !dbg !11627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11629, metadata !DIExpression()), !dbg !11631
  br i1 false, label %bb2, label %bb1, !dbg !11631

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11631, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11631
  %1 = zext i1 %_5 to i8, !dbg !11631
  store i8 %1, ptr %_2, align 1, !dbg !11631
  br label %bb3, !dbg !11631

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11631
  br label %bb3, !dbg !11631

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11631, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11631
  br i1 %3, label %bb4, label %bb5, !dbg !11631

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11631, !noundef !25
  %_7 = and i64 %_8, 131072, !dbg !11631
  %4 = icmp eq i64 %_7, 131072, !dbg !11631
  %5 = zext i1 %4 to i8, !dbg !11631
  store i8 %5, ptr %0, align 1, !dbg !11631
  br label %bb6, !dbg !11631

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11631
  br label %bb6, !dbg !11631

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11632, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11632
  ret i1 %7, !dbg !11632
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h941a0e658d778866E"(ptr align 8 %self) unnamed_addr #0 !dbg !11633 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11635, metadata !DIExpression()), !dbg !11637
  br i1 false, label %bb2, label %bb1, !dbg !11637

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11637, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11637
  %1 = zext i1 %_5 to i8, !dbg !11637
  store i8 %1, ptr %_2, align 1, !dbg !11637
  br label %bb3, !dbg !11637

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11637
  br label %bb3, !dbg !11637

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11637, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11637
  br i1 %3, label %bb4, label %bb5, !dbg !11637

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11637, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !11637
  %4 = icmp eq i64 %_7, 65536, !dbg !11637
  %5 = zext i1 %4 to i8, !dbg !11637
  store i8 %5, ptr %0, align 1, !dbg !11637
  br label %bb6, !dbg !11637

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11637
  br label %bb6, !dbg !11637

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11638, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11638
  ret i1 %7, !dbg !11638
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h9e4bf074f6311c6dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11639 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11641, metadata !DIExpression()), !dbg !11643
  br i1 false, label %bb2, label %bb1, !dbg !11643

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11643, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11643
  %1 = zext i1 %_5 to i8, !dbg !11643
  store i8 %1, ptr %_2, align 1, !dbg !11643
  br label %bb3, !dbg !11643

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11643
  br label %bb3, !dbg !11643

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11643, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11643
  br i1 %3, label %bb4, label %bb5, !dbg !11643

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11643, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !11643
  %4 = icmp eq i64 %_7, 16384, !dbg !11643
  %5 = zext i1 %4 to i8, !dbg !11643
  store i8 %5, ptr %0, align 1, !dbg !11643
  br label %bb6, !dbg !11643

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11643
  br label %bb6, !dbg !11643

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11644, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11644
  ret i1 %7, !dbg !11644
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h6cd7b5c3f1bd34deE"(ptr align 8 %self) unnamed_addr #0 !dbg !11645 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11647, metadata !DIExpression()), !dbg !11649
  br i1 false, label %bb2, label %bb1, !dbg !11649

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11649, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11649
  %1 = zext i1 %_5 to i8, !dbg !11649
  store i8 %1, ptr %_2, align 1, !dbg !11649
  br label %bb3, !dbg !11649

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11649
  br label %bb3, !dbg !11649

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11649, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11649
  br i1 %3, label %bb4, label %bb5, !dbg !11649

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11649, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !11649
  %4 = icmp eq i64 %_7, 8192, !dbg !11649
  %5 = zext i1 %4 to i8, !dbg !11649
  store i8 %5, ptr %0, align 1, !dbg !11649
  br label %bb6, !dbg !11649

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11649
  br label %bb6, !dbg !11649

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11650, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11650
  ret i1 %7, !dbg !11650
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17he096e93ec3010db5E"(ptr align 8 %self) unnamed_addr #0 !dbg !11651 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11653, metadata !DIExpression()), !dbg !11655
  br i1 false, label %bb2, label %bb1, !dbg !11655

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11655, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11655
  %1 = zext i1 %_5 to i8, !dbg !11655
  store i8 %1, ptr %_2, align 1, !dbg !11655
  br label %bb3, !dbg !11655

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11655
  br label %bb3, !dbg !11655

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11655, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11655
  br i1 %3, label %bb4, label %bb5, !dbg !11655

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11655, !noundef !25
  %_7 = and i64 %_8, 4096, !dbg !11655
  %4 = icmp eq i64 %_7, 4096, !dbg !11655
  %5 = zext i1 %4 to i8, !dbg !11655
  store i8 %5, ptr %0, align 1, !dbg !11655
  br label %bb6, !dbg !11655

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11655
  br label %bb6, !dbg !11655

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11656, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11656
  ret i1 %7, !dbg !11656
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hacce12ee17f88a6cE"(ptr align 8 %self) unnamed_addr #0 !dbg !11657 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11659, metadata !DIExpression()), !dbg !11661
  br i1 false, label %bb2, label %bb1, !dbg !11661

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11661, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11661
  %1 = zext i1 %_5 to i8, !dbg !11661
  store i8 %1, ptr %_2, align 1, !dbg !11661
  br label %bb3, !dbg !11661

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11661
  br label %bb3, !dbg !11661

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11661, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11661
  br i1 %3, label %bb4, label %bb5, !dbg !11661

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11661, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !11661
  %4 = icmp eq i64 %_7, 2048, !dbg !11661
  %5 = zext i1 %4 to i8, !dbg !11661
  store i8 %5, ptr %0, align 1, !dbg !11661
  br label %bb6, !dbg !11661

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11661
  br label %bb6, !dbg !11661

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11662, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11662
  ret i1 %7, !dbg !11662
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hb184504083b42d4bE"(ptr align 8 %self) unnamed_addr #0 !dbg !11663 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11665, metadata !DIExpression()), !dbg !11667
  br i1 false, label %bb2, label %bb1, !dbg !11667

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11667, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11667
  %1 = zext i1 %_5 to i8, !dbg !11667
  store i8 %1, ptr %_2, align 1, !dbg !11667
  br label %bb3, !dbg !11667

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11667
  br label %bb3, !dbg !11667

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11667, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11667
  br i1 %3, label %bb4, label %bb5, !dbg !11667

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11667, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !11667
  %4 = icmp eq i64 %_7, 1024, !dbg !11667
  %5 = zext i1 %4 to i8, !dbg !11667
  store i8 %5, ptr %0, align 1, !dbg !11667
  br label %bb6, !dbg !11667

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11667
  br label %bb6, !dbg !11667

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11668, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11668
  ret i1 %7, !dbg !11668
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h5fc1038588514e92E"(ptr align 8 %self) unnamed_addr #0 !dbg !11669 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11671, metadata !DIExpression()), !dbg !11673
  br i1 false, label %bb2, label %bb1, !dbg !11673

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11673, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11673
  %1 = zext i1 %_5 to i8, !dbg !11673
  store i8 %1, ptr %_2, align 1, !dbg !11673
  br label %bb3, !dbg !11673

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11673
  br label %bb3, !dbg !11673

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11673, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11673
  br i1 %3, label %bb4, label %bb5, !dbg !11673

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11673, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !11673
  %4 = icmp eq i64 %_7, 512, !dbg !11673
  %5 = zext i1 %4 to i8, !dbg !11673
  store i8 %5, ptr %0, align 1, !dbg !11673
  br label %bb6, !dbg !11673

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11673
  br label %bb6, !dbg !11673

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11674, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11674
  ret i1 %7, !dbg !11674
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h0eae3b020cbad328E"(ptr align 8 %self) unnamed_addr #0 !dbg !11675 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11677, metadata !DIExpression()), !dbg !11679
  br i1 false, label %bb2, label %bb1, !dbg !11679

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11679, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11679
  %1 = zext i1 %_5 to i8, !dbg !11679
  store i8 %1, ptr %_2, align 1, !dbg !11679
  br label %bb3, !dbg !11679

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11679
  br label %bb3, !dbg !11679

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11679, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11679
  br i1 %3, label %bb4, label %bb5, !dbg !11679

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11679, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !11679
  %4 = icmp eq i64 %_7, 256, !dbg !11679
  %5 = zext i1 %4 to i8, !dbg !11679
  store i8 %5, ptr %0, align 1, !dbg !11679
  br label %bb6, !dbg !11679

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11679
  br label %bb6, !dbg !11679

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11680, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11680
  ret i1 %7, !dbg !11680
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h36f3faf88e5e62dcE"(ptr align 8 %self) unnamed_addr #0 !dbg !11681 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11683, metadata !DIExpression()), !dbg !11685
  br i1 false, label %bb2, label %bb1, !dbg !11685

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11685, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11685
  %1 = zext i1 %_5 to i8, !dbg !11685
  store i8 %1, ptr %_2, align 1, !dbg !11685
  br label %bb3, !dbg !11685

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11685
  br label %bb3, !dbg !11685

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11685, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11685
  br i1 %3, label %bb4, label %bb5, !dbg !11685

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11685, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !11685
  %4 = icmp eq i64 %_7, 128, !dbg !11685
  %5 = zext i1 %4 to i8, !dbg !11685
  store i8 %5, ptr %0, align 1, !dbg !11685
  br label %bb6, !dbg !11685

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11685
  br label %bb6, !dbg !11685

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11686, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11686
  ret i1 %7, !dbg !11686
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h84d465f8aa220b59E"(ptr align 8 %self) unnamed_addr #0 !dbg !11687 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11689, metadata !DIExpression()), !dbg !11691
  br i1 false, label %bb2, label %bb1, !dbg !11691

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11691, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11691
  %1 = zext i1 %_5 to i8, !dbg !11691
  store i8 %1, ptr %_2, align 1, !dbg !11691
  br label %bb3, !dbg !11691

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11691
  br label %bb3, !dbg !11691

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11691, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11691
  br i1 %3, label %bb4, label %bb5, !dbg !11691

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11691, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !11691
  %4 = icmp eq i64 %_7, 64, !dbg !11691
  %5 = zext i1 %4 to i8, !dbg !11691
  store i8 %5, ptr %0, align 1, !dbg !11691
  br label %bb6, !dbg !11691

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11691
  br label %bb6, !dbg !11691

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11692, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11692
  ret i1 %7, !dbg !11692
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h9e37907760522f7bE"(ptr align 8 %self) unnamed_addr #0 !dbg !11693 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11695, metadata !DIExpression()), !dbg !11697
  br i1 false, label %bb2, label %bb1, !dbg !11697

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11697, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11697
  %1 = zext i1 %_5 to i8, !dbg !11697
  store i8 %1, ptr %_2, align 1, !dbg !11697
  br label %bb3, !dbg !11697

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11697
  br label %bb3, !dbg !11697

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11697, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11697
  br i1 %3, label %bb4, label %bb5, !dbg !11697

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11697, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !11697
  %4 = icmp eq i64 %_7, 16, !dbg !11697
  %5 = zext i1 %4 to i8, !dbg !11697
  store i8 %5, ptr %0, align 1, !dbg !11697
  br label %bb6, !dbg !11697

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11697
  br label %bb6, !dbg !11697

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11698, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11698
  ret i1 %7, !dbg !11698
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h96837ffa53328c04E"(ptr align 8 %self) unnamed_addr #0 !dbg !11699 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11701, metadata !DIExpression()), !dbg !11703
  br i1 false, label %bb2, label %bb1, !dbg !11703

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11703, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11703
  %1 = zext i1 %_5 to i8, !dbg !11703
  store i8 %1, ptr %_2, align 1, !dbg !11703
  br label %bb3, !dbg !11703

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11703
  br label %bb3, !dbg !11703

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11703, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11703
  br i1 %3, label %bb4, label %bb5, !dbg !11703

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11703, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !11703
  %4 = icmp eq i64 %_7, 4, !dbg !11703
  %5 = zext i1 %4 to i8, !dbg !11703
  store i8 %5, ptr %0, align 1, !dbg !11703
  br label %bb6, !dbg !11703

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11703
  br label %bb6, !dbg !11703

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11704, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11704
  ret i1 %7, !dbg !11704
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h6ecb13098037d2c2E"(ptr align 8 %self) unnamed_addr #0 !dbg !11705 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11707, metadata !DIExpression()), !dbg !11709
  br i1 false, label %bb2, label %bb1, !dbg !11709

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11709, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11709
  %1 = zext i1 %_5 to i8, !dbg !11709
  store i8 %1, ptr %_2, align 1, !dbg !11709
  br label %bb3, !dbg !11709

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11709
  br label %bb3, !dbg !11709

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11709, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11709
  br i1 %3, label %bb4, label %bb5, !dbg !11709

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11709, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !11709
  %4 = icmp eq i64 %_7, 1, !dbg !11709
  %5 = zext i1 %4 to i8, !dbg !11709
  store i8 %5, ptr %0, align 1, !dbg !11709
  br label %bb6, !dbg !11709

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11709
  br label %bb6, !dbg !11709

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11710, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11710
  ret i1 %7, !dbg !11710
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h24751c90a68141cdE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11711 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11718, metadata !DIExpression()), !dbg !11720
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11719, metadata !DIExpression()), !dbg !11720
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_98375afb55e90f96f57ab62a1fa27cd9, i64 2) #8, !dbg !11720
  ret i1 %0, !dbg !11721
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha14ab8b04334b443E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11722 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11729, metadata !DIExpression()), !dbg !11731
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11730, metadata !DIExpression()), !dbg !11731
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6b11ef8a9190c43c951bec7a40cac59a, i64 2) #8, !dbg !11731
  ret i1 %0, !dbg !11732
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc19f93746f401b40E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11733 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11740, metadata !DIExpression()), !dbg !11742
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11741, metadata !DIExpression()), !dbg !11742
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3b607e04088b2e7242a777869149471c, i64 2) #8, !dbg !11742
  ret i1 %0, !dbg !11743
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hb98af9cdd9ed0a92E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11744 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11751, metadata !DIExpression()), !dbg !11753
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11752, metadata !DIExpression()), !dbg !11753
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_e948a861ba631e650e60399081c93095, i64 2) #8, !dbg !11753
  ret i1 %0, !dbg !11754
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17h25bca819b1bbd02fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11755 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11762, metadata !DIExpression()), !dbg !11764
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11763, metadata !DIExpression()), !dbg !11764
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_5571647c858c361d1c071a9c1a49a0cd, i64 2) #8, !dbg !11764
  ret i1 %0, !dbg !11765
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc33ca26e68437158E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11766 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11772, metadata !DIExpression()), !dbg !11774
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11773, metadata !DIExpression()), !dbg !11774
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_bea79a7c9df5c2071640f13b85c51d25, i64 2) #8, !dbg !11774
  ret i1 %0, !dbg !11775
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h97823d58dca68fefE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11776 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11785, metadata !DIExpression()), !dbg !11787
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11786, metadata !DIExpression()), !dbg !11787
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_280ce539e2c734d501835e1b4f95c081, i64 4) #8, !dbg !11787
  ret i1 %0, !dbg !11788
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8d0204d87094b030E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11789 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_147 = alloca i8, align 1
  %_142 = alloca i8, align 1
  %_138 = alloca i8, align 1
  %_134 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11802, metadata !DIExpression()), !dbg !11908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11804, metadata !DIExpression()), !dbg !11909
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11806, metadata !DIExpression()), !dbg !11910
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11808, metadata !DIExpression()), !dbg !11911
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11810, metadata !DIExpression()), !dbg !11912
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11812, metadata !DIExpression()), !dbg !11913
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11814, metadata !DIExpression()), !dbg !11914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11816, metadata !DIExpression()), !dbg !11915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11818, metadata !DIExpression()), !dbg !11916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11820, metadata !DIExpression()), !dbg !11917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11822, metadata !DIExpression()), !dbg !11918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11824, metadata !DIExpression()), !dbg !11919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11826, metadata !DIExpression()), !dbg !11920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11828, metadata !DIExpression()), !dbg !11921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11830, metadata !DIExpression()), !dbg !11922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11832, metadata !DIExpression()), !dbg !11923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11834, metadata !DIExpression()), !dbg !11924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11836, metadata !DIExpression()), !dbg !11925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11838, metadata !DIExpression()), !dbg !11926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11840, metadata !DIExpression()), !dbg !11927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11842, metadata !DIExpression()), !dbg !11928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11844, metadata !DIExpression()), !dbg !11929
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11846, metadata !DIExpression()), !dbg !11930
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11848, metadata !DIExpression()), !dbg !11931
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11850, metadata !DIExpression()), !dbg !11932
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11852, metadata !DIExpression()), !dbg !11933
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11854, metadata !DIExpression()), !dbg !11934
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11856, metadata !DIExpression()), !dbg !11935
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11858, metadata !DIExpression()), !dbg !11936
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11860, metadata !DIExpression()), !dbg !11937
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11862, metadata !DIExpression()), !dbg !11938
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11864, metadata !DIExpression()), !dbg !11939
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11866, metadata !DIExpression()), !dbg !11940
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11868, metadata !DIExpression()), !dbg !11941
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11870, metadata !DIExpression()), !dbg !11942
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11872, metadata !DIExpression()), !dbg !11943
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11874, metadata !DIExpression()), !dbg !11944
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11876, metadata !DIExpression()), !dbg !11945
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11878, metadata !DIExpression()), !dbg !11946
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11880, metadata !DIExpression()), !dbg !11947
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11882, metadata !DIExpression()), !dbg !11948
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11884, metadata !DIExpression()), !dbg !11949
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11886, metadata !DIExpression()), !dbg !11950
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11888, metadata !DIExpression()), !dbg !11951
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11892, metadata !DIExpression()), !dbg !11952
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11894, metadata !DIExpression()), !dbg !11953
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11896, metadata !DIExpression()), !dbg !11954
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11898, metadata !DIExpression()), !dbg !11955
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11900, metadata !DIExpression()), !dbg !11956
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11902, metadata !DIExpression()), !dbg !11957
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11904, metadata !DIExpression()), !dbg !11958
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11906, metadata !DIExpression()), !dbg !11959
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11959
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11798, metadata !DIExpression()), !dbg !11960
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11959
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11799, metadata !DIExpression()), !dbg !11961
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11800, metadata !DIExpression()), !dbg !11962
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11890, metadata !DIExpression()), !dbg !11963
  store i8 1, ptr %first, align 1, !dbg !11964
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h458278b8f2f4299aE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_4, label %bb2, label %bb12, !dbg !11965

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_15 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hb86417a9c210179eE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_15, label %bb14, label %bb23, !dbg !11965

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11966
  %_5 = xor i1 %_6, true, !dbg !11967
  br i1 %_5, label %bb3, label %bb8, !dbg !11967

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_747a0b7482a2129eb50740be0e7177f8, i64 3) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !11969
  %3 = zext i1 %2 to i8, !dbg !11969
  store i8 %3, ptr %_11, align 1, !dbg !11969
  %4 = load i8, ptr %_11, align 1, !dbg !11969, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11969
  %_14 = zext i1 %5 to i64, !dbg !11969
  %6 = icmp eq i64 %_14, 0, !dbg !11969
  br i1 %6, label %bb12, label %bb11, !dbg !11969

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !11970
  %8 = zext i1 %7 to i8, !dbg !11970
  store i8 %8, ptr %_7, align 1, !dbg !11970
  %9 = load i8, ptr %_7, align 1, !dbg !11970, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11970
  %_10 = zext i1 %10 to i64, !dbg !11970
  %11 = icmp eq i64 %_10, 0, !dbg !11970
  br i1 %11, label %bb8, label %bb7, !dbg !11970

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11971
  %13 = zext i1 %12 to i8, !dbg !11971
  store i8 %13, ptr %0, align 1, !dbg !11971
  br label %bb144, !dbg !11971

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11972, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11972
  ret i1 %15, !dbg !11972

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11973
  %17 = zext i1 %16 to i8, !dbg !11973
  store i8 %17, ptr %0, align 1, !dbg !11973
  br label %bb144, !dbg !11973

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_26 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h84160cfea6e40fd9E"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_26, label %bb25, label %bb34, !dbg !11965

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !11966
  %_16 = xor i1 %_17, true, !dbg !11967
  br i1 %_16, label %bb15, label %bb19, !dbg !11967

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4c9b6b069c5380fe8192d71e809390e7, i64 3) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !11969
  %20 = zext i1 %19 to i8, !dbg !11969
  store i8 %20, ptr %_22, align 1, !dbg !11969
  %21 = load i8, ptr %_22, align 1, !dbg !11969, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11969
  %_25 = zext i1 %22 to i64, !dbg !11969
  %23 = icmp eq i64 %_25, 0, !dbg !11969
  br i1 %23, label %bb23, label %bb22, !dbg !11969

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !11970
  %25 = zext i1 %24 to i8, !dbg !11970
  store i8 %25, ptr %_18, align 1, !dbg !11970
  %26 = load i8, ptr %_18, align 1, !dbg !11970, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11970
  %_21 = zext i1 %27 to i64, !dbg !11970
  %28 = icmp eq i64 %_21, 0, !dbg !11970
  br i1 %28, label %bb19, label %bb18, !dbg !11970

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11974
  %30 = zext i1 %29 to i8, !dbg !11974
  store i8 %30, ptr %0, align 1, !dbg !11974
  br label %bb144, !dbg !11974

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11975
  %32 = zext i1 %31 to i8, !dbg !11975
  store i8 %32, ptr %0, align 1, !dbg !11975
  br label %bb144, !dbg !11975

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_37 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17haa3e4e1e5af477a5E"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_37, label %bb36, label %bb45, !dbg !11965

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !11966
  %_27 = xor i1 %_28, true, !dbg !11967
  br i1 %_27, label %bb26, label %bb30, !dbg !11967

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_27097c54c41f8ec87311498f3d647372, i64 3) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !11969
  %35 = zext i1 %34 to i8, !dbg !11969
  store i8 %35, ptr %_33, align 1, !dbg !11969
  %36 = load i8, ptr %_33, align 1, !dbg !11969, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11969
  %_36 = zext i1 %37 to i64, !dbg !11969
  %38 = icmp eq i64 %_36, 0, !dbg !11969
  br i1 %38, label %bb34, label %bb33, !dbg !11969

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !11970
  %40 = zext i1 %39 to i8, !dbg !11970
  store i8 %40, ptr %_29, align 1, !dbg !11970
  %41 = load i8, ptr %_29, align 1, !dbg !11970, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11970
  %_32 = zext i1 %42 to i64, !dbg !11970
  %43 = icmp eq i64 %_32, 0, !dbg !11970
  br i1 %43, label %bb30, label %bb29, !dbg !11970

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11976
  %45 = zext i1 %44 to i8, !dbg !11976
  store i8 %45, ptr %0, align 1, !dbg !11976
  br label %bb144, !dbg !11976

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11977
  %47 = zext i1 %46 to i8, !dbg !11977
  store i8 %47, ptr %0, align 1, !dbg !11977
  br label %bb144, !dbg !11977

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_48 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h638bcb819e482b2eE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_48, label %bb47, label %bb56, !dbg !11965

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !11966
  %_38 = xor i1 %_39, true, !dbg !11967
  br i1 %_38, label %bb37, label %bb41, !dbg !11967

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ceddc304630e501171f8f2abc0a3543d, i64 3) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !11969
  %50 = zext i1 %49 to i8, !dbg !11969
  store i8 %50, ptr %_44, align 1, !dbg !11969
  %51 = load i8, ptr %_44, align 1, !dbg !11969, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11969
  %_47 = zext i1 %52 to i64, !dbg !11969
  %53 = icmp eq i64 %_47, 0, !dbg !11969
  br i1 %53, label %bb45, label %bb44, !dbg !11969

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !11970
  %55 = zext i1 %54 to i8, !dbg !11970
  store i8 %55, ptr %_40, align 1, !dbg !11970
  %56 = load i8, ptr %_40, align 1, !dbg !11970, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11970
  %_43 = zext i1 %57 to i64, !dbg !11970
  %58 = icmp eq i64 %_43, 0, !dbg !11970
  br i1 %58, label %bb41, label %bb40, !dbg !11970

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11978
  %60 = zext i1 %59 to i8, !dbg !11978
  store i8 %60, ptr %0, align 1, !dbg !11978
  br label %bb144, !dbg !11978

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11979
  %62 = zext i1 %61 to i8, !dbg !11979
  store i8 %62, ptr %0, align 1, !dbg !11979
  br label %bb144, !dbg !11979

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_59 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h66c2088a018e155fE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_59, label %bb58, label %bb67, !dbg !11965

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !11966
  %_49 = xor i1 %_50, true, !dbg !11967
  br i1 %_49, label %bb48, label %bb52, !dbg !11967

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_0b077b1fa356f3d470e2a7108b6ebd0a, i64 6) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !11969
  %65 = zext i1 %64 to i8, !dbg !11969
  store i8 %65, ptr %_55, align 1, !dbg !11969
  %66 = load i8, ptr %_55, align 1, !dbg !11969, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11969
  %_58 = zext i1 %67 to i64, !dbg !11969
  %68 = icmp eq i64 %_58, 0, !dbg !11969
  br i1 %68, label %bb56, label %bb55, !dbg !11969

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !11970
  %70 = zext i1 %69 to i8, !dbg !11970
  store i8 %70, ptr %_51, align 1, !dbg !11970
  %71 = load i8, ptr %_51, align 1, !dbg !11970, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11970
  %_54 = zext i1 %72 to i64, !dbg !11970
  %73 = icmp eq i64 %_54, 0, !dbg !11970
  br i1 %73, label %bb52, label %bb51, !dbg !11970

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11980
  %75 = zext i1 %74 to i8, !dbg !11980
  store i8 %75, ptr %0, align 1, !dbg !11980
  br label %bb144, !dbg !11980

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11981
  %77 = zext i1 %76 to i8, !dbg !11981
  store i8 %77, ptr %0, align 1, !dbg !11981
  br label %bb144, !dbg !11981

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_70 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hd5a5d8dcbf629ee5E"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_70, label %bb69, label %bb78, !dbg !11965

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !11966
  %_60 = xor i1 %_61, true, !dbg !11967
  br i1 %_60, label %bb59, label %bb63, !dbg !11967

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c71babe9862dd8a2a3503d16c9b86789, i64 6) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !11969
  %80 = zext i1 %79 to i8, !dbg !11969
  store i8 %80, ptr %_66, align 1, !dbg !11969
  %81 = load i8, ptr %_66, align 1, !dbg !11969, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11969
  %_69 = zext i1 %82 to i64, !dbg !11969
  %83 = icmp eq i64 %_69, 0, !dbg !11969
  br i1 %83, label %bb67, label %bb66, !dbg !11969

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !11970
  %85 = zext i1 %84 to i8, !dbg !11970
  store i8 %85, ptr %_62, align 1, !dbg !11970
  %86 = load i8, ptr %_62, align 1, !dbg !11970, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11970
  %_65 = zext i1 %87 to i64, !dbg !11970
  %88 = icmp eq i64 %_65, 0, !dbg !11970
  br i1 %88, label %bb63, label %bb62, !dbg !11970

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11982
  %90 = zext i1 %89 to i8, !dbg !11982
  store i8 %90, ptr %0, align 1, !dbg !11982
  br label %bb144, !dbg !11982

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11983
  %92 = zext i1 %91 to i8, !dbg !11983
  store i8 %92, ptr %0, align 1, !dbg !11983
  br label %bb144, !dbg !11983

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_81 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h94ceae3c4f208d0cE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_81, label %bb80, label %bb89, !dbg !11965

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !11966
  %_71 = xor i1 %_72, true, !dbg !11967
  br i1 %_71, label %bb70, label %bb74, !dbg !11967

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7815300b954b67ee90ccc1cd901baaf3, i64 6) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !11969
  %95 = zext i1 %94 to i8, !dbg !11969
  store i8 %95, ptr %_77, align 1, !dbg !11969
  %96 = load i8, ptr %_77, align 1, !dbg !11969, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11969
  %_80 = zext i1 %97 to i64, !dbg !11969
  %98 = icmp eq i64 %_80, 0, !dbg !11969
  br i1 %98, label %bb78, label %bb77, !dbg !11969

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !11970
  %100 = zext i1 %99 to i8, !dbg !11970
  store i8 %100, ptr %_73, align 1, !dbg !11970
  %101 = load i8, ptr %_73, align 1, !dbg !11970, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11970
  %_76 = zext i1 %102 to i64, !dbg !11970
  %103 = icmp eq i64 %_76, 0, !dbg !11970
  br i1 %103, label %bb74, label %bb73, !dbg !11970

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11984
  %105 = zext i1 %104 to i8, !dbg !11984
  store i8 %105, ptr %0, align 1, !dbg !11984
  br label %bb144, !dbg !11984

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11985
  %107 = zext i1 %106 to i8, !dbg !11985
  store i8 %107, ptr %0, align 1, !dbg !11985
  br label %bb144, !dbg !11985

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_92 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h8c2fc5fcfae296afE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_92, label %bb91, label %bb100, !dbg !11965

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !11966
  %_82 = xor i1 %_83, true, !dbg !11967
  br i1 %_82, label %bb81, label %bb85, !dbg !11967

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_8dd1ecb83146fedb5f2eb3909ab01554, i64 9) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !11969
  %110 = zext i1 %109 to i8, !dbg !11969
  store i8 %110, ptr %_88, align 1, !dbg !11969
  %111 = load i8, ptr %_88, align 1, !dbg !11969, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11969
  %_91 = zext i1 %112 to i64, !dbg !11969
  %113 = icmp eq i64 %_91, 0, !dbg !11969
  br i1 %113, label %bb89, label %bb88, !dbg !11969

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !11970
  %115 = zext i1 %114 to i8, !dbg !11970
  store i8 %115, ptr %_84, align 1, !dbg !11970
  %116 = load i8, ptr %_84, align 1, !dbg !11970, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11970
  %_87 = zext i1 %117 to i64, !dbg !11970
  %118 = icmp eq i64 %_87, 0, !dbg !11970
  br i1 %118, label %bb85, label %bb84, !dbg !11970

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11986
  %120 = zext i1 %119 to i8, !dbg !11986
  store i8 %120, ptr %0, align 1, !dbg !11986
  br label %bb144, !dbg !11986

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11987
  %122 = zext i1 %121 to i8, !dbg !11987
  store i8 %122, ptr %0, align 1, !dbg !11987
  br label %bb144, !dbg !11987

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_103 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17he2f27abd2545c813E"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_103, label %bb102, label %bb111, !dbg !11965

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !11966
  %_93 = xor i1 %_94, true, !dbg !11967
  br i1 %_93, label %bb92, label %bb96, !dbg !11967

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7fe0cf0b681130b7f34badff7028b4c6, i64 8) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !11969
  %125 = zext i1 %124 to i8, !dbg !11969
  store i8 %125, ptr %_99, align 1, !dbg !11969
  %126 = load i8, ptr %_99, align 1, !dbg !11969, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11969
  %_102 = zext i1 %127 to i64, !dbg !11969
  %128 = icmp eq i64 %_102, 0, !dbg !11969
  br i1 %128, label %bb100, label %bb99, !dbg !11969

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !11970
  %130 = zext i1 %129 to i8, !dbg !11970
  store i8 %130, ptr %_95, align 1, !dbg !11970
  %131 = load i8, ptr %_95, align 1, !dbg !11970, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11970
  %_98 = zext i1 %132 to i64, !dbg !11970
  %133 = icmp eq i64 %_98, 0, !dbg !11970
  br i1 %133, label %bb96, label %bb95, !dbg !11970

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11988
  %135 = zext i1 %134 to i8, !dbg !11988
  store i8 %135, ptr %0, align 1, !dbg !11988
  br label %bb144, !dbg !11988

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11989
  %137 = zext i1 %136 to i8, !dbg !11989
  store i8 %137, ptr %0, align 1, !dbg !11989
  br label %bb144, !dbg !11989

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_114 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hd8198fca698c66beE"(ptr align 8 %self) #8, !dbg !11965
  br i1 %_114, label %bb113, label %bb122, !dbg !11965

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !11966
  %_104 = xor i1 %_105, true, !dbg !11967
  br i1 %_104, label %bb103, label %bb107, !dbg !11967

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7e8fa1323df12a2587e570b6f5afbc88, i64 3) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !11969
  %140 = zext i1 %139 to i8, !dbg !11969
  store i8 %140, ptr %_110, align 1, !dbg !11969
  %141 = load i8, ptr %_110, align 1, !dbg !11969, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11969
  %_113 = zext i1 %142 to i64, !dbg !11969
  %143 = icmp eq i64 %_113, 0, !dbg !11969
  br i1 %143, label %bb111, label %bb110, !dbg !11969

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !11970
  %145 = zext i1 %144 to i8, !dbg !11970
  store i8 %145, ptr %_106, align 1, !dbg !11970
  %146 = load i8, ptr %_106, align 1, !dbg !11970, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11970
  %_109 = zext i1 %147 to i64, !dbg !11970
  %148 = icmp eq i64 %_109, 0, !dbg !11970
  br i1 %148, label %bb107, label %bb106, !dbg !11970

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11990
  %150 = zext i1 %149 to i8, !dbg !11990
  store i8 %150, ptr %0, align 1, !dbg !11990
  br label %bb144, !dbg !11990

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11991
  %152 = zext i1 %151 to i8, !dbg !11991
  store i8 %152, ptr %0, align 1, !dbg !11991
  br label %bb144, !dbg !11991

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !11992, !noundef !25
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17hae8989f3515d02abE() #8, !dbg !11993
  store i64 %153, ptr %_130, align 8, !dbg !11993
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h076e62f9dcfebe5fE(ptr align 8 %_130) #8, !dbg !11993
  %_127 = xor i64 %_128, -1, !dbg !11994
  %154 = and i64 %_126, %_127, !dbg !11992
  store i64 %154, ptr %extra_bits, align 8, !dbg !11992
  %_131 = load i64, ptr %extra_bits, align 8, !dbg !11995, !noundef !25
  %155 = icmp eq i64 %_131, 0, !dbg !11995
  br i1 %155, label %bb138, label %bb125, !dbg !11995

bb113:                                            ; preds = %bb111
  %156 = load i8, ptr %first, align 1, !dbg !11966, !range !1562, !noundef !25
  %_116 = trunc i8 %156 to i1, !dbg !11966
  %_115 = xor i1 %_116, true, !dbg !11967
  br i1 %_115, label %bb114, label %bb118, !dbg !11967

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11968
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_d10f39d8e09d915ca6db293020f9b83a, i64 3) #8, !dbg !11969
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %157 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !11969
  %158 = zext i1 %157 to i8, !dbg !11969
  store i8 %158, ptr %_121, align 1, !dbg !11969
  %159 = load i8, ptr %_121, align 1, !dbg !11969, !range !1562, !noundef !25
  %160 = trunc i8 %159 to i1, !dbg !11969
  %_124 = zext i1 %160 to i64, !dbg !11969
  %161 = icmp eq i64 %_124, 0, !dbg !11969
  br i1 %161, label %bb122, label %bb121, !dbg !11969

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %162 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !11970
  %163 = zext i1 %162 to i8, !dbg !11970
  store i8 %163, ptr %_117, align 1, !dbg !11970
  %164 = load i8, ptr %_117, align 1, !dbg !11970, !range !1562, !noundef !25
  %165 = trunc i8 %164 to i1, !dbg !11970
  %_120 = zext i1 %165 to i64, !dbg !11970
  %166 = icmp eq i64 %_120, 0, !dbg !11970
  br i1 %166, label %bb118, label %bb117, !dbg !11970

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %167 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11996
  %168 = zext i1 %167 to i8, !dbg !11996
  store i8 %168, ptr %0, align 1, !dbg !11996
  br label %bb144, !dbg !11996

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11997
  %170 = zext i1 %169 to i8, !dbg !11997
  store i8 %170, ptr %0, align 1, !dbg !11997
  br label %bb144, !dbg !11997

bb138:                                            ; preds = %bb133, %bb122
  %171 = load i8, ptr %first, align 1, !dbg !11998, !range !1562, !noundef !25
  %_146 = trunc i8 %171 to i1, !dbg !11998
  br i1 %_146, label %bb139, label %bb143, !dbg !11998

bb125:                                            ; preds = %bb122
  %172 = load i8, ptr %first, align 1, !dbg !11999, !range !1562, !noundef !25
  %_133 = trunc i8 %172 to i1, !dbg !11999
  %_132 = xor i1 %_133, true, !dbg !12000
  br i1 %_132, label %bb126, label %bb130, !dbg !12000

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !12001
; call core::fmt::Formatter::write_str
  %_139 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12002
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_139) #8, !dbg !12002
  %174 = zext i1 %173 to i8, !dbg !12002
  store i8 %174, ptr %_138, align 1, !dbg !12002
  %175 = load i8, ptr %_138, align 1, !dbg !12002, !range !1562, !noundef !25
  %176 = trunc i8 %175 to i1, !dbg !12002
  %_141 = zext i1 %176 to i64, !dbg !12002
  %177 = icmp eq i64 %_141, 0, !dbg !12002
  br i1 %177, label %bb133, label %bb134, !dbg !12002

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_135 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12003
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_135) #8, !dbg !12003
  %179 = zext i1 %178 to i8, !dbg !12003
  store i8 %179, ptr %_134, align 1, !dbg !12003
  %180 = load i8, ptr %_134, align 1, !dbg !12003, !range !1562, !noundef !25
  %181 = trunc i8 %180 to i1, !dbg !12003
  %_137 = zext i1 %181 to i64, !dbg !12003
  %182 = icmp eq i64 %_137, 0, !dbg !12003
  br i1 %182, label %bb130, label %bb129, !dbg !12003

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12004
  %184 = zext i1 %183 to i8, !dbg !12004
  store i8 %184, ptr %0, align 1, !dbg !12004
  br label %bb144, !dbg !12004

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_143 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12005
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %185 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_143) #8, !dbg !12005
  %186 = zext i1 %185 to i8, !dbg !12005
  store i8 %186, ptr %_142, align 1, !dbg !12005
  %187 = load i8, ptr %_142, align 1, !dbg !12005, !range !1562, !noundef !25
  %188 = trunc i8 %187 to i1, !dbg !12005
  %_145 = zext i1 %188 to i64, !dbg !12005
  %189 = icmp eq i64 %_145, 0, !dbg !12005
  br i1 %189, label %bb138, label %bb137, !dbg !12005

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %190 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12006
  %191 = zext i1 %190 to i8, !dbg !12006
  store i8 %191, ptr %0, align 1, !dbg !12006
  br label %bb144, !dbg !12006

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %192 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12007
  %193 = zext i1 %192 to i8, !dbg !12007
  store i8 %193, ptr %0, align 1, !dbg !12007
  br label %bb144, !dbg !12007

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !12008
  br label %bb144, !dbg !11972

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_148 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12009
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_148) #8, !dbg !12009
  %195 = zext i1 %194 to i8, !dbg !12009
  store i8 %195, ptr %_147, align 1, !dbg !12009
  %196 = load i8, ptr %_147, align 1, !dbg !12009, !range !1562, !noundef !25
  %197 = trunc i8 %196 to i1, !dbg !12009
  %_150 = zext i1 %197 to i64, !dbg !12009
  %198 = icmp eq i64 %_150, 0, !dbg !12009
  br i1 %198, label %bb143, label %bb142, !dbg !12009

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12010
  %200 = zext i1 %199 to i8, !dbg !12010
  store i8 %200, ptr %0, align 1, !dbg !12010
  br label %bb144, !dbg !12010

bb6:                                              ; No predecessors!
  unreachable, !dbg !11970
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h15cc97114ec42a12E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12011 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12014, metadata !DIExpression()), !dbg !12016
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12015, metadata !DIExpression()), !dbg !12017
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12018
  ret i1 %0, !dbg !12019
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h2ef5673b823a0f15E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12020 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12023, metadata !DIExpression()), !dbg !12025
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12024, metadata !DIExpression()), !dbg !12026
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12027
  ret i1 %0, !dbg !12028
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h63a479867eff41b4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12029 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12032, metadata !DIExpression()), !dbg !12034
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12033, metadata !DIExpression()), !dbg !12035
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12036
  ret i1 %0, !dbg !12037
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7b8083d8cfd5c1ecE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12038 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12041, metadata !DIExpression()), !dbg !12043
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12042, metadata !DIExpression()), !dbg !12044
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12045
  ret i1 %0, !dbg !12046
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17hae8989f3515d02abE() unnamed_addr #0 !dbg !12047 {
start:
  %0 = alloca i64, align 8
  store i64 4611686018427388671, ptr %0, align 8, !dbg !12051
  %1 = load i64, ptr %0, align 8, !dbg !12052, !noundef !25
  ret i64 %1, !dbg !12052
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h076e62f9dcfebe5fE(ptr align 8 %self) unnamed_addr #0 !dbg !12053 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12058, metadata !DIExpression()), !dbg !12059
  %0 = load i64, ptr %self, align 8, !dbg !12060, !noundef !25
  ret i64 %0, !dbg !12061
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h458278b8f2f4299aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12062 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12068, metadata !DIExpression()), !dbg !12070
  br i1 false, label %bb2, label %bb1, !dbg !12070

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12070, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12070
  %1 = zext i1 %_5 to i8, !dbg !12070
  store i8 %1, ptr %_2, align 1, !dbg !12070
  br label %bb3, !dbg !12070

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12070
  br label %bb3, !dbg !12070

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12070, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12070
  br i1 %3, label %bb4, label %bb5, !dbg !12070

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12070, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !12070
  %4 = icmp eq i64 %_7, 1, !dbg !12070
  %5 = zext i1 %4 to i8, !dbg !12070
  store i8 %5, ptr %0, align 1, !dbg !12070
  br label %bb6, !dbg !12070

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12070
  br label %bb6, !dbg !12070

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12071, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12071
  ret i1 %7, !dbg !12071
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hb86417a9c210179eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12072 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12074, metadata !DIExpression()), !dbg !12076
  br i1 false, label %bb2, label %bb1, !dbg !12076

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12076, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12076
  %1 = zext i1 %_5 to i8, !dbg !12076
  store i8 %1, ptr %_2, align 1, !dbg !12076
  br label %bb3, !dbg !12076

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12076
  br label %bb3, !dbg !12076

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12076, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12076
  br i1 %3, label %bb4, label %bb5, !dbg !12076

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12076, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !12076
  %4 = icmp eq i64 %_7, 2, !dbg !12076
  %5 = zext i1 %4 to i8, !dbg !12076
  store i8 %5, ptr %0, align 1, !dbg !12076
  br label %bb6, !dbg !12076

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12076
  br label %bb6, !dbg !12076

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12077, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12077
  ret i1 %7, !dbg !12077
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h84160cfea6e40fd9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12078 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12080, metadata !DIExpression()), !dbg !12082
  br i1 false, label %bb2, label %bb1, !dbg !12082

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12082, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12082
  %1 = zext i1 %_5 to i8, !dbg !12082
  store i8 %1, ptr %_2, align 1, !dbg !12082
  br label %bb3, !dbg !12082

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12082
  br label %bb3, !dbg !12082

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12082, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12082
  br i1 %3, label %bb4, label %bb5, !dbg !12082

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12082, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !12082
  %4 = icmp eq i64 %_7, 4, !dbg !12082
  %5 = zext i1 %4 to i8, !dbg !12082
  store i8 %5, ptr %0, align 1, !dbg !12082
  br label %bb6, !dbg !12082

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12082
  br label %bb6, !dbg !12082

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12083, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12083
  ret i1 %7, !dbg !12083
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17haa3e4e1e5af477a5E"(ptr align 8 %self) unnamed_addr #0 !dbg !12084 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12086, metadata !DIExpression()), !dbg !12088
  br i1 false, label %bb2, label %bb1, !dbg !12088

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12088, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12088
  %1 = zext i1 %_5 to i8, !dbg !12088
  store i8 %1, ptr %_2, align 1, !dbg !12088
  br label %bb3, !dbg !12088

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12088
  br label %bb3, !dbg !12088

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12088, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12088
  br i1 %3, label %bb4, label %bb5, !dbg !12088

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12088, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !12088
  %4 = icmp eq i64 %_7, 4, !dbg !12088
  %5 = zext i1 %4 to i8, !dbg !12088
  store i8 %5, ptr %0, align 1, !dbg !12088
  br label %bb6, !dbg !12088

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12088
  br label %bb6, !dbg !12088

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12089, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12089
  ret i1 %7, !dbg !12089
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h638bcb819e482b2eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12090 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12092, metadata !DIExpression()), !dbg !12094
  br i1 false, label %bb2, label %bb1, !dbg !12094

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12094, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12094
  %1 = zext i1 %_5 to i8, !dbg !12094
  store i8 %1, ptr %_2, align 1, !dbg !12094
  br label %bb3, !dbg !12094

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12094
  br label %bb3, !dbg !12094

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12094, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12094
  br i1 %3, label %bb4, label %bb5, !dbg !12094

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12094, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !12094
  %4 = icmp eq i64 %_7, 8, !dbg !12094
  %5 = zext i1 %4 to i8, !dbg !12094
  store i8 %5, ptr %0, align 1, !dbg !12094
  br label %bb6, !dbg !12094

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12094
  br label %bb6, !dbg !12094

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12095, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12095
  ret i1 %7, !dbg !12095
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h66c2088a018e155fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12096 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12098, metadata !DIExpression()), !dbg !12100
  br i1 false, label %bb2, label %bb1, !dbg !12100

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12100, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12100
  %1 = zext i1 %_5 to i8, !dbg !12100
  store i8 %1, ptr %_2, align 1, !dbg !12100
  br label %bb3, !dbg !12100

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12100
  br label %bb3, !dbg !12100

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12100, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12100
  br i1 %3, label %bb4, label %bb5, !dbg !12100

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12100, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !12100
  %4 = icmp eq i64 %_7, 16, !dbg !12100
  %5 = zext i1 %4 to i8, !dbg !12100
  store i8 %5, ptr %0, align 1, !dbg !12100
  br label %bb6, !dbg !12100

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12100
  br label %bb6, !dbg !12100

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12101, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12101
  ret i1 %7, !dbg !12101
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hd5a5d8dcbf629ee5E"(ptr align 8 %self) unnamed_addr #0 !dbg !12102 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12104, metadata !DIExpression()), !dbg !12106
  br i1 false, label %bb2, label %bb1, !dbg !12106

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12106, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12106
  %1 = zext i1 %_5 to i8, !dbg !12106
  store i8 %1, ptr %_2, align 1, !dbg !12106
  br label %bb3, !dbg !12106

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12106
  br label %bb3, !dbg !12106

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12106, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12106
  br i1 %3, label %bb4, label %bb5, !dbg !12106

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12106, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !12106
  %4 = icmp eq i64 %_7, 32, !dbg !12106
  %5 = zext i1 %4 to i8, !dbg !12106
  store i8 %5, ptr %0, align 1, !dbg !12106
  br label %bb6, !dbg !12106

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12106
  br label %bb6, !dbg !12106

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12107, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12107
  ret i1 %7, !dbg !12107
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h94ceae3c4f208d0cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12108 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12110, metadata !DIExpression()), !dbg !12112
  br i1 false, label %bb2, label %bb1, !dbg !12112

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12112, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12112
  %1 = zext i1 %_5 to i8, !dbg !12112
  store i8 %1, ptr %_2, align 1, !dbg !12112
  br label %bb3, !dbg !12112

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12112
  br label %bb3, !dbg !12112

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12112, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12112
  br i1 %3, label %bb4, label %bb5, !dbg !12112

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12112, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !12112
  %4 = icmp eq i64 %_7, 64, !dbg !12112
  %5 = zext i1 %4 to i8, !dbg !12112
  store i8 %5, ptr %0, align 1, !dbg !12112
  br label %bb6, !dbg !12112

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12112
  br label %bb6, !dbg !12112

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12113, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12113
  ret i1 %7, !dbg !12113
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h8c2fc5fcfae296afE"(ptr align 8 %self) unnamed_addr #0 !dbg !12114 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12116, metadata !DIExpression()), !dbg !12118
  br i1 false, label %bb2, label %bb1, !dbg !12118

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12118, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12118
  %1 = zext i1 %_5 to i8, !dbg !12118
  store i8 %1, ptr %_2, align 1, !dbg !12118
  br label %bb3, !dbg !12118

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12118
  br label %bb3, !dbg !12118

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12118, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12118
  br i1 %3, label %bb4, label %bb5, !dbg !12118

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12118, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !12118
  %4 = icmp eq i64 %_7, 128, !dbg !12118
  %5 = zext i1 %4 to i8, !dbg !12118
  store i8 %5, ptr %0, align 1, !dbg !12118
  br label %bb6, !dbg !12118

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12118
  br label %bb6, !dbg !12118

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12119, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12119
  ret i1 %7, !dbg !12119
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17he2f27abd2545c813E"(ptr align 8 %self) unnamed_addr #0 !dbg !12120 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12122, metadata !DIExpression()), !dbg !12124
  br i1 false, label %bb2, label %bb1, !dbg !12124

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12124, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12124
  %1 = zext i1 %_5 to i8, !dbg !12124
  store i8 %1, ptr %_2, align 1, !dbg !12124
  br label %bb3, !dbg !12124

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12124
  br label %bb3, !dbg !12124

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12124, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12124
  br i1 %3, label %bb4, label %bb5, !dbg !12124

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12124, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !12124
  %4 = icmp eq i64 %_7, 512, !dbg !12124
  %5 = zext i1 %4 to i8, !dbg !12124
  store i8 %5, ptr %0, align 1, !dbg !12124
  br label %bb6, !dbg !12124

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12124
  br label %bb6, !dbg !12124

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12125, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12125
  ret i1 %7, !dbg !12125
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hd8198fca698c66beE"(ptr align 8 %self) unnamed_addr #0 !dbg !12126 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12128, metadata !DIExpression()), !dbg !12130
  br i1 false, label %bb2, label %bb1, !dbg !12130

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12130, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12130
  %1 = zext i1 %_5 to i8, !dbg !12130
  store i8 %1, ptr %_2, align 1, !dbg !12130
  br label %bb3, !dbg !12130

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12130
  br label %bb3, !dbg !12130

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12130, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12130
  br i1 %3, label %bb4, label %bb5, !dbg !12130

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12130, !noundef !25
  %_7 = and i64 %_8, 4611686018427387904, !dbg !12130
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !12130
  %5 = zext i1 %4 to i8, !dbg !12130
  store i8 %5, ptr %0, align 1, !dbg !12130
  br label %bb6, !dbg !12130

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12130
  br label %bb6, !dbg !12130

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12131, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12131
  ret i1 %7, !dbg !12131
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17heae7711baa501bcdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12132 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12137, metadata !DIExpression()), !dbg !12139
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12138, metadata !DIExpression()), !dbg !12139
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12140
  store ptr %0, ptr %_10, align 8, !dbg !12140
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hbd5899068aa8e699E(ptr align 8 %f, ptr align 1 @alloc_6f20379aa2a1d56d01c571e34dc2a40c, i64 21, ptr align 1 @alloc_31b9803b92f4133f50a8f77a91f280cf, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc_f92b1a49cd2fef011d7606f6333298f2, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12139
  ret i1 %1, !dbg !12141
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e273a14eec76a3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12142 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12162, metadata !DIExpression()), !dbg !12169
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12163, metadata !DIExpression()), !dbg !12169
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12164, metadata !DIExpression()), !dbg !12170
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12168, metadata !DIExpression()), !dbg !12171
  %_3 = load i64, ptr %self, align 8, !dbg !12169, !range !1860, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !12169
  br i1 %1, label %bb3, label %bb1, !dbg !12169

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12172
  store ptr %2, ptr %__self_0, align 8, !dbg !12172
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_c3f6f9be125b7bcc4f28552e6284928b, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.4) #8, !dbg !12173
  %4 = zext i1 %3 to i8, !dbg !12173
  store i8 %4, ptr %0, align 1, !dbg !12173
  br label %bb4, !dbg !12173

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12174
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12174
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12166, metadata !DIExpression()), !dbg !12175
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12176
  store ptr %5, ptr %__self_1, align 8, !dbg !12176
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h79b7fcf72ffd84f0E(ptr align 8 %f, ptr align 1 @alloc_2feb0312c51e30b5442145f45f5b8b8c, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.4) #8, !dbg !12177
  %7 = zext i1 %6 to i8, !dbg !12177
  store i8 %7, ptr %0, align 1, !dbg !12177
  br label %bb4, !dbg !12177

bb2:                                              ; No predecessors!
  unreachable, !dbg !12169

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12178, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !12178
  ret i1 %9, !dbg !12178
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h0394b7864544f93cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12179 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_191 = alloca i8, align 1
  %_186 = alloca i8, align 1
  %_182 = alloca i8, align 1
  %_178 = alloca i8, align 1
  %_174 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12192, metadata !DIExpression()), !dbg !12330
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12194, metadata !DIExpression()), !dbg !12331
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12196, metadata !DIExpression()), !dbg !12332
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12198, metadata !DIExpression()), !dbg !12333
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12200, metadata !DIExpression()), !dbg !12334
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12202, metadata !DIExpression()), !dbg !12335
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12204, metadata !DIExpression()), !dbg !12336
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12206, metadata !DIExpression()), !dbg !12337
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12208, metadata !DIExpression()), !dbg !12338
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12210, metadata !DIExpression()), !dbg !12339
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12212, metadata !DIExpression()), !dbg !12340
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12214, metadata !DIExpression()), !dbg !12341
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12216, metadata !DIExpression()), !dbg !12342
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12218, metadata !DIExpression()), !dbg !12343
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12220, metadata !DIExpression()), !dbg !12344
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12222, metadata !DIExpression()), !dbg !12345
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12224, metadata !DIExpression()), !dbg !12346
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12226, metadata !DIExpression()), !dbg !12347
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12228, metadata !DIExpression()), !dbg !12348
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12230, metadata !DIExpression()), !dbg !12349
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12232, metadata !DIExpression()), !dbg !12350
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12234, metadata !DIExpression()), !dbg !12351
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12236, metadata !DIExpression()), !dbg !12352
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12238, metadata !DIExpression()), !dbg !12353
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12240, metadata !DIExpression()), !dbg !12354
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12242, metadata !DIExpression()), !dbg !12355
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12244, metadata !DIExpression()), !dbg !12356
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12246, metadata !DIExpression()), !dbg !12357
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12248, metadata !DIExpression()), !dbg !12358
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12250, metadata !DIExpression()), !dbg !12359
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12252, metadata !DIExpression()), !dbg !12360
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12254, metadata !DIExpression()), !dbg !12361
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12256, metadata !DIExpression()), !dbg !12362
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12258, metadata !DIExpression()), !dbg !12363
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12260, metadata !DIExpression()), !dbg !12364
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12262, metadata !DIExpression()), !dbg !12365
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12264, metadata !DIExpression()), !dbg !12366
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12266, metadata !DIExpression()), !dbg !12367
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12268, metadata !DIExpression()), !dbg !12368
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12270, metadata !DIExpression()), !dbg !12369
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12272, metadata !DIExpression()), !dbg !12370
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12274, metadata !DIExpression()), !dbg !12371
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12276, metadata !DIExpression()), !dbg !12372
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12278, metadata !DIExpression()), !dbg !12373
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12280, metadata !DIExpression()), !dbg !12374
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12282, metadata !DIExpression()), !dbg !12375
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12284, metadata !DIExpression()), !dbg !12376
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12286, metadata !DIExpression()), !dbg !12377
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12288, metadata !DIExpression()), !dbg !12378
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12290, metadata !DIExpression()), !dbg !12379
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12292, metadata !DIExpression()), !dbg !12380
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12294, metadata !DIExpression()), !dbg !12381
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12296, metadata !DIExpression()), !dbg !12382
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12298, metadata !DIExpression()), !dbg !12383
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12300, metadata !DIExpression()), !dbg !12384
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12302, metadata !DIExpression()), !dbg !12385
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12304, metadata !DIExpression()), !dbg !12386
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12306, metadata !DIExpression()), !dbg !12387
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12308, metadata !DIExpression()), !dbg !12388
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12310, metadata !DIExpression()), !dbg !12389
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12314, metadata !DIExpression()), !dbg !12390
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12316, metadata !DIExpression()), !dbg !12391
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12318, metadata !DIExpression()), !dbg !12392
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12320, metadata !DIExpression()), !dbg !12393
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12322, metadata !DIExpression()), !dbg !12394
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12324, metadata !DIExpression()), !dbg !12395
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12326, metadata !DIExpression()), !dbg !12396
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12328, metadata !DIExpression()), !dbg !12397
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12397
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12188, metadata !DIExpression()), !dbg !12398
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12397
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12189, metadata !DIExpression()), !dbg !12399
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12190, metadata !DIExpression()), !dbg !12400
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12312, metadata !DIExpression()), !dbg !12401
  store i8 1, ptr %first, align 1, !dbg !12402
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb8ac5022956321aeE"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_4, label %bb2, label %bb12, !dbg !12403

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h5553a2b6399586e2E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_15, label %bb14, label %bb23, !dbg !12403

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !12404
  %_5 = xor i1 %_6, true, !dbg !12405
  br i1 %_5, label %bb3, label %bb8, !dbg !12405

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !12407
  %3 = zext i1 %2 to i8, !dbg !12407
  store i8 %3, ptr %_11, align 1, !dbg !12407
  %4 = load i8, ptr %_11, align 1, !dbg !12407, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !12407
  %_14 = zext i1 %5 to i64, !dbg !12407
  %6 = icmp eq i64 %_14, 0, !dbg !12407
  br i1 %6, label %bb12, label %bb11, !dbg !12407

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !12408
  %8 = zext i1 %7 to i8, !dbg !12408
  store i8 %8, ptr %_7, align 1, !dbg !12408
  %9 = load i8, ptr %_7, align 1, !dbg !12408, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !12408
  %_10 = zext i1 %10 to i64, !dbg !12408
  %11 = icmp eq i64 %_10, 0, !dbg !12408
  br i1 %11, label %bb8, label %bb7, !dbg !12408

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12409
  %13 = zext i1 %12 to i8, !dbg !12409
  store i8 %13, ptr %0, align 1, !dbg !12409
  br label %bb188, !dbg !12409

bb188:                                            ; preds = %bb187, %bb186, %bb181, %bb178, %bb173, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12410, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !12410
  ret i1 %15, !dbg !12410

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12411
  %17 = zext i1 %16 to i8, !dbg !12411
  store i8 %17, ptr %0, align 1, !dbg !12411
  br label %bb188, !dbg !12411

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_26 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h0a4a801487b7f26aE"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_26, label %bb25, label %bb34, !dbg !12403

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !12404
  %_16 = xor i1 %_17, true, !dbg !12405
  br i1 %_16, label %bb15, label %bb19, !dbg !12405

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !12407
  %20 = zext i1 %19 to i8, !dbg !12407
  store i8 %20, ptr %_22, align 1, !dbg !12407
  %21 = load i8, ptr %_22, align 1, !dbg !12407, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !12407
  %_25 = zext i1 %22 to i64, !dbg !12407
  %23 = icmp eq i64 %_25, 0, !dbg !12407
  br i1 %23, label %bb23, label %bb22, !dbg !12407

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !12408
  %25 = zext i1 %24 to i8, !dbg !12408
  store i8 %25, ptr %_18, align 1, !dbg !12408
  %26 = load i8, ptr %_18, align 1, !dbg !12408, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !12408
  %_21 = zext i1 %27 to i64, !dbg !12408
  %28 = icmp eq i64 %_21, 0, !dbg !12408
  br i1 %28, label %bb19, label %bb18, !dbg !12408

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12412
  %30 = zext i1 %29 to i8, !dbg !12412
  store i8 %30, ptr %0, align 1, !dbg !12412
  br label %bb188, !dbg !12412

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12413
  %32 = zext i1 %31 to i8, !dbg !12413
  store i8 %32, ptr %0, align 1, !dbg !12413
  br label %bb188, !dbg !12413

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_37 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h3c23b9fd5b1b21f8E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_37, label %bb36, label %bb45, !dbg !12403

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !12404
  %_27 = xor i1 %_28, true, !dbg !12405
  br i1 %_27, label %bb26, label %bb30, !dbg !12405

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4779be00e11e2bd8325eff7e3ba8aad0, i64 10) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !12407
  %35 = zext i1 %34 to i8, !dbg !12407
  store i8 %35, ptr %_33, align 1, !dbg !12407
  %36 = load i8, ptr %_33, align 1, !dbg !12407, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !12407
  %_36 = zext i1 %37 to i64, !dbg !12407
  %38 = icmp eq i64 %_36, 0, !dbg !12407
  br i1 %38, label %bb34, label %bb33, !dbg !12407

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !12408
  %40 = zext i1 %39 to i8, !dbg !12408
  store i8 %40, ptr %_29, align 1, !dbg !12408
  %41 = load i8, ptr %_29, align 1, !dbg !12408, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !12408
  %_32 = zext i1 %42 to i64, !dbg !12408
  %43 = icmp eq i64 %_32, 0, !dbg !12408
  br i1 %43, label %bb30, label %bb29, !dbg !12408

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12414
  %45 = zext i1 %44 to i8, !dbg !12414
  store i8 %45, ptr %0, align 1, !dbg !12414
  br label %bb188, !dbg !12414

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12415
  %47 = zext i1 %46 to i8, !dbg !12415
  store i8 %47, ptr %0, align 1, !dbg !12415
  br label %bb188, !dbg !12415

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_48 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17hacd1d78a53ad0b39E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_48, label %bb47, label %bb56, !dbg !12403

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !12404
  %_38 = xor i1 %_39, true, !dbg !12405
  br i1 %_38, label %bb37, label %bb41, !dbg !12405

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f86c4fad9e5b2f292a414639f3972d45, i64 10) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !12407
  %50 = zext i1 %49 to i8, !dbg !12407
  store i8 %50, ptr %_44, align 1, !dbg !12407
  %51 = load i8, ptr %_44, align 1, !dbg !12407, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !12407
  %_47 = zext i1 %52 to i64, !dbg !12407
  %53 = icmp eq i64 %_47, 0, !dbg !12407
  br i1 %53, label %bb45, label %bb44, !dbg !12407

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !12408
  %55 = zext i1 %54 to i8, !dbg !12408
  store i8 %55, ptr %_40, align 1, !dbg !12408
  %56 = load i8, ptr %_40, align 1, !dbg !12408, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !12408
  %_43 = zext i1 %57 to i64, !dbg !12408
  %58 = icmp eq i64 %_43, 0, !dbg !12408
  br i1 %58, label %bb41, label %bb40, !dbg !12408

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12416
  %60 = zext i1 %59 to i8, !dbg !12416
  store i8 %60, ptr %0, align 1, !dbg !12416
  br label %bb188, !dbg !12416

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12417
  %62 = zext i1 %61 to i8, !dbg !12417
  store i8 %62, ptr %0, align 1, !dbg !12417
  br label %bb188, !dbg !12417

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_59 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317ha340fab0c5627743E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_59, label %bb58, label %bb67, !dbg !12403

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !12404
  %_49 = xor i1 %_50, true, !dbg !12405
  br i1 %_49, label %bb48, label %bb52, !dbg !12405

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_7cdabe8725204f339f10fa2c47255f59, i64 12) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !12407
  %65 = zext i1 %64 to i8, !dbg !12407
  store i8 %65, ptr %_55, align 1, !dbg !12407
  %66 = load i8, ptr %_55, align 1, !dbg !12407, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !12407
  %_58 = zext i1 %67 to i64, !dbg !12407
  %68 = icmp eq i64 %_58, 0, !dbg !12407
  br i1 %68, label %bb56, label %bb55, !dbg !12407

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !12408
  %70 = zext i1 %69 to i8, !dbg !12408
  store i8 %70, ptr %_51, align 1, !dbg !12408
  %71 = load i8, ptr %_51, align 1, !dbg !12408, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !12408
  %_54 = zext i1 %72 to i64, !dbg !12408
  %73 = icmp eq i64 %_54, 0, !dbg !12408
  br i1 %73, label %bb52, label %bb51, !dbg !12408

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12418
  %75 = zext i1 %74 to i8, !dbg !12418
  store i8 %75, ptr %0, align 1, !dbg !12418
  br label %bb188, !dbg !12418

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12419
  %77 = zext i1 %76 to i8, !dbg !12419
  store i8 %77, ptr %0, align 1, !dbg !12419
  br label %bb188, !dbg !12419

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_70 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hb30c6e0080e59976E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_70, label %bb69, label %bb78, !dbg !12403

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !12404
  %_60 = xor i1 %_61, true, !dbg !12405
  br i1 %_60, label %bb59, label %bb63, !dbg !12405

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_895698829804386bab9259fb3a96be93, i64 10) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !12407
  %80 = zext i1 %79 to i8, !dbg !12407
  store i8 %80, ptr %_66, align 1, !dbg !12407
  %81 = load i8, ptr %_66, align 1, !dbg !12407, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !12407
  %_69 = zext i1 %82 to i64, !dbg !12407
  %83 = icmp eq i64 %_69, 0, !dbg !12407
  br i1 %83, label %bb67, label %bb66, !dbg !12407

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !12408
  %85 = zext i1 %84 to i8, !dbg !12408
  store i8 %85, ptr %_62, align 1, !dbg !12408
  %86 = load i8, ptr %_62, align 1, !dbg !12408, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !12408
  %_65 = zext i1 %87 to i64, !dbg !12408
  %88 = icmp eq i64 %_65, 0, !dbg !12408
  br i1 %88, label %bb63, label %bb62, !dbg !12408

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12420
  %90 = zext i1 %89 to i8, !dbg !12420
  store i8 %90, ptr %0, align 1, !dbg !12420
  br label %bb188, !dbg !12420

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12421
  %92 = zext i1 %91 to i8, !dbg !12421
  store i8 %92, ptr %0, align 1, !dbg !12421
  br label %bb188, !dbg !12421

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_81 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hdf432c97ffd5512bE"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_81, label %bb80, label %bb89, !dbg !12403

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !12404
  %_71 = xor i1 %_72, true, !dbg !12405
  br i1 %_71, label %bb70, label %bb74, !dbg !12405

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !12407
  %95 = zext i1 %94 to i8, !dbg !12407
  store i8 %95, ptr %_77, align 1, !dbg !12407
  %96 = load i8, ptr %_77, align 1, !dbg !12407, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !12407
  %_80 = zext i1 %97 to i64, !dbg !12407
  %98 = icmp eq i64 %_80, 0, !dbg !12407
  br i1 %98, label %bb78, label %bb77, !dbg !12407

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !12408
  %100 = zext i1 %99 to i8, !dbg !12408
  store i8 %100, ptr %_73, align 1, !dbg !12408
  %101 = load i8, ptr %_73, align 1, !dbg !12408, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !12408
  %_76 = zext i1 %102 to i64, !dbg !12408
  %103 = icmp eq i64 %_76, 0, !dbg !12408
  br i1 %103, label %bb74, label %bb73, !dbg !12408

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12422
  %105 = zext i1 %104 to i8, !dbg !12422
  store i8 %105, ptr %0, align 1, !dbg !12422
  br label %bb188, !dbg !12422

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12423
  %107 = zext i1 %106 to i8, !dbg !12423
  store i8 %107, ptr %0, align 1, !dbg !12423
  br label %bb188, !dbg !12423

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_92 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hdee4192732bc292aE"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_92, label %bb91, label %bb100, !dbg !12403

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !12404
  %_82 = xor i1 %_83, true, !dbg !12405
  br i1 %_82, label %bb81, label %bb85, !dbg !12405

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f3b835bb8b1bf0d52df8a952e8472005, i64 9) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !12407
  %110 = zext i1 %109 to i8, !dbg !12407
  store i8 %110, ptr %_88, align 1, !dbg !12407
  %111 = load i8, ptr %_88, align 1, !dbg !12407, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !12407
  %_91 = zext i1 %112 to i64, !dbg !12407
  %113 = icmp eq i64 %_91, 0, !dbg !12407
  br i1 %113, label %bb89, label %bb88, !dbg !12407

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !12408
  %115 = zext i1 %114 to i8, !dbg !12408
  store i8 %115, ptr %_84, align 1, !dbg !12408
  %116 = load i8, ptr %_84, align 1, !dbg !12408, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !12408
  %_87 = zext i1 %117 to i64, !dbg !12408
  %118 = icmp eq i64 %_87, 0, !dbg !12408
  br i1 %118, label %bb85, label %bb84, !dbg !12408

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12424
  %120 = zext i1 %119 to i8, !dbg !12424
  store i8 %120, ptr %0, align 1, !dbg !12424
  br label %bb188, !dbg !12424

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12425
  %122 = zext i1 %121 to i8, !dbg !12425
  store i8 %122, ptr %0, align 1, !dbg !12425
  br label %bb188, !dbg !12425

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_103 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h372d444724b31617E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_103, label %bb102, label %bb111, !dbg !12403

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !12404
  %_93 = xor i1 %_94, true, !dbg !12405
  br i1 %_93, label %bb92, label %bb96, !dbg !12405

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_961ace3350b86d8f6207fa225e5d248d, i64 9) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !12407
  %125 = zext i1 %124 to i8, !dbg !12407
  store i8 %125, ptr %_99, align 1, !dbg !12407
  %126 = load i8, ptr %_99, align 1, !dbg !12407, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !12407
  %_102 = zext i1 %127 to i64, !dbg !12407
  %128 = icmp eq i64 %_102, 0, !dbg !12407
  br i1 %128, label %bb100, label %bb99, !dbg !12407

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !12408
  %130 = zext i1 %129 to i8, !dbg !12408
  store i8 %130, ptr %_95, align 1, !dbg !12408
  %131 = load i8, ptr %_95, align 1, !dbg !12408, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !12408
  %_98 = zext i1 %132 to i64, !dbg !12408
  %133 = icmp eq i64 %_98, 0, !dbg !12408
  br i1 %133, label %bb96, label %bb95, !dbg !12408

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12426
  %135 = zext i1 %134 to i8, !dbg !12426
  store i8 %135, ptr %0, align 1, !dbg !12426
  br label %bb188, !dbg !12426

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12427
  %137 = zext i1 %136 to i8, !dbg !12427
  store i8 %137, ptr %0, align 1, !dbg !12427
  br label %bb188, !dbg !12427

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17he44cb5880f96e1f0E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_114, label %bb113, label %bb122, !dbg !12403

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !12404
  %_104 = xor i1 %_105, true, !dbg !12405
  br i1 %_104, label %bb103, label %bb107, !dbg !12405

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a2aea63e6daa2e56a54a4c2be176a4c0, i64 12) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !12407
  %140 = zext i1 %139 to i8, !dbg !12407
  store i8 %140, ptr %_110, align 1, !dbg !12407
  %141 = load i8, ptr %_110, align 1, !dbg !12407, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !12407
  %_113 = zext i1 %142 to i64, !dbg !12407
  %143 = icmp eq i64 %_113, 0, !dbg !12407
  br i1 %143, label %bb111, label %bb110, !dbg !12407

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !12408
  %145 = zext i1 %144 to i8, !dbg !12408
  store i8 %145, ptr %_106, align 1, !dbg !12408
  %146 = load i8, ptr %_106, align 1, !dbg !12408, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !12408
  %_109 = zext i1 %147 to i64, !dbg !12408
  %148 = icmp eq i64 %_109, 0, !dbg !12408
  br i1 %148, label %bb107, label %bb106, !dbg !12408

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12428
  %150 = zext i1 %149 to i8, !dbg !12428
  store i8 %150, ptr %0, align 1, !dbg !12428
  br label %bb188, !dbg !12428

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12429
  %152 = zext i1 %151 to i8, !dbg !12429
  store i8 %152, ptr %0, align 1, !dbg !12429
  br label %bb188, !dbg !12429

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_125 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h44c1c6955534f346E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_125, label %bb124, label %bb133, !dbg !12403

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !12404
  %_115 = xor i1 %_116, true, !dbg !12405
  br i1 %_115, label %bb114, label %bb118, !dbg !12405

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f0005c400e1919e61758093b2c1e0bc3, i64 11) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !12407
  %155 = zext i1 %154 to i8, !dbg !12407
  store i8 %155, ptr %_121, align 1, !dbg !12407
  %156 = load i8, ptr %_121, align 1, !dbg !12407, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !12407
  %_124 = zext i1 %157 to i64, !dbg !12407
  %158 = icmp eq i64 %_124, 0, !dbg !12407
  br i1 %158, label %bb122, label %bb121, !dbg !12407

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !12408
  %160 = zext i1 %159 to i8, !dbg !12408
  store i8 %160, ptr %_117, align 1, !dbg !12408
  %161 = load i8, ptr %_117, align 1, !dbg !12408, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !12408
  %_120 = zext i1 %162 to i64, !dbg !12408
  %163 = icmp eq i64 %_120, 0, !dbg !12408
  br i1 %163, label %bb118, label %bb117, !dbg !12408

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12430
  %165 = zext i1 %164 to i8, !dbg !12430
  store i8 %165, ptr %0, align 1, !dbg !12430
  br label %bb188, !dbg !12430

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12431
  %167 = zext i1 %166 to i8, !dbg !12431
  store i8 %167, ptr %0, align 1, !dbg !12431
  br label %bb188, !dbg !12431

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_136 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917ha1780310dedfe873E"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_136, label %bb135, label %bb144, !dbg !12403

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !12404
  %_126 = xor i1 %_127, true, !dbg !12405
  br i1 %_126, label %bb125, label %bb129, !dbg !12405

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f2cff3224737832bf3283d1bbf20a43e, i64 10) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_133) #8, !dbg !12407
  %170 = zext i1 %169 to i8, !dbg !12407
  store i8 %170, ptr %_132, align 1, !dbg !12407
  %171 = load i8, ptr %_132, align 1, !dbg !12407, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !12407
  %_135 = zext i1 %172 to i64, !dbg !12407
  %173 = icmp eq i64 %_135, 0, !dbg !12407
  br i1 %173, label %bb133, label %bb132, !dbg !12407

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_129) #8, !dbg !12408
  %175 = zext i1 %174 to i8, !dbg !12408
  store i8 %175, ptr %_128, align 1, !dbg !12408
  %176 = load i8, ptr %_128, align 1, !dbg !12408, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !12408
  %_131 = zext i1 %177 to i64, !dbg !12408
  %178 = icmp eq i64 %_131, 0, !dbg !12408
  br i1 %178, label %bb129, label %bb128, !dbg !12408

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12432
  %180 = zext i1 %179 to i8, !dbg !12432
  store i8 %180, ptr %0, align 1, !dbg !12432
  br label %bb188, !dbg !12432

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12433
  %182 = zext i1 %181 to i8, !dbg !12433
  store i8 %182, ptr %0, align 1, !dbg !12433
  br label %bb188, !dbg !12433

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_147 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h1f0a3cb97cd0d55fE"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_147, label %bb146, label %bb155, !dbg !12403

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !12404
  %_137 = xor i1 %_138, true, !dbg !12405
  br i1 %_137, label %bb136, label %bb140, !dbg !12405

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6002dcd457f8eb45878170b70ea4e3df, i64 11) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_144) #8, !dbg !12407
  %185 = zext i1 %184 to i8, !dbg !12407
  store i8 %185, ptr %_143, align 1, !dbg !12407
  %186 = load i8, ptr %_143, align 1, !dbg !12407, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !12407
  %_146 = zext i1 %187 to i64, !dbg !12407
  %188 = icmp eq i64 %_146, 0, !dbg !12407
  br i1 %188, label %bb144, label %bb143, !dbg !12407

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_140) #8, !dbg !12408
  %190 = zext i1 %189 to i8, !dbg !12408
  store i8 %190, ptr %_139, align 1, !dbg !12408
  %191 = load i8, ptr %_139, align 1, !dbg !12408, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !12408
  %_142 = zext i1 %192 to i64, !dbg !12408
  %193 = icmp eq i64 %_142, 0, !dbg !12408
  br i1 %193, label %bb140, label %bb139, !dbg !12408

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12434
  %195 = zext i1 %194 to i8, !dbg !12434
  store i8 %195, ptr %0, align 1, !dbg !12434
  br label %bb188, !dbg !12434

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12435
  %197 = zext i1 %196 to i8, !dbg !12435
  store i8 %197, ptr %0, align 1, !dbg !12435
  br label %bb188, !dbg !12435

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_158 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h004b36196d8b95dbE"(ptr align 8 %self) #8, !dbg !12403
  br i1 %_158, label %bb157, label %bb166, !dbg !12403

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !12404
  %_148 = xor i1 %_149, true, !dbg !12405
  br i1 %_148, label %bb147, label %bb151, !dbg !12405

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3, i64 9) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_155) #8, !dbg !12407
  %200 = zext i1 %199 to i8, !dbg !12407
  store i8 %200, ptr %_154, align 1, !dbg !12407
  %201 = load i8, ptr %_154, align 1, !dbg !12407, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !12407
  %_157 = zext i1 %202 to i64, !dbg !12407
  %203 = icmp eq i64 %_157, 0, !dbg !12407
  br i1 %203, label %bb155, label %bb154, !dbg !12407

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_151) #8, !dbg !12408
  %205 = zext i1 %204 to i8, !dbg !12408
  store i8 %205, ptr %_150, align 1, !dbg !12408
  %206 = load i8, ptr %_150, align 1, !dbg !12408, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !12408
  %_153 = zext i1 %207 to i64, !dbg !12408
  %208 = icmp eq i64 %_153, 0, !dbg !12408
  br i1 %208, label %bb151, label %bb150, !dbg !12408

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12436
  %210 = zext i1 %209 to i8, !dbg !12436
  store i8 %210, ptr %0, align 1, !dbg !12436
  br label %bb188, !dbg !12436

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12437
  %212 = zext i1 %211 to i8, !dbg !12437
  store i8 %212, ptr %0, align 1, !dbg !12437
  br label %bb188, !dbg !12437

bb166:                                            ; preds = %bb162, %bb155
  %_170 = load i64, ptr %self, align 8, !dbg !12438, !noundef !25
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6be45a84043e1127E() #8, !dbg !12439
  store i64 %213, ptr %_174, align 8, !dbg !12439
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_172 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h14e3c38ca42ea8e3E(ptr align 8 %_174) #8, !dbg !12439
  %_171 = xor i64 %_172, -1, !dbg !12440
  %214 = and i64 %_170, %_171, !dbg !12438
  store i64 %214, ptr %extra_bits, align 8, !dbg !12438
  %_175 = load i64, ptr %extra_bits, align 8, !dbg !12441, !noundef !25
  %215 = icmp eq i64 %_175, 0, !dbg !12441
  br i1 %215, label %bb182, label %bb169, !dbg !12441

bb157:                                            ; preds = %bb155
  %216 = load i8, ptr %first, align 1, !dbg !12404, !range !1562, !noundef !25
  %_160 = trunc i8 %216 to i1, !dbg !12404
  %_159 = xor i1 %_160, true, !dbg !12405
  br i1 %_159, label %bb158, label %bb162, !dbg !12405

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !12406
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a32a9108c9973f3646e90a058f393001, i64 10) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %217 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_166) #8, !dbg !12407
  %218 = zext i1 %217 to i8, !dbg !12407
  store i8 %218, ptr %_165, align 1, !dbg !12407
  %219 = load i8, ptr %_165, align 1, !dbg !12407, !range !1562, !noundef !25
  %220 = trunc i8 %219 to i1, !dbg !12407
  %_168 = zext i1 %220 to i64, !dbg !12407
  %221 = icmp eq i64 %_168, 0, !dbg !12407
  br i1 %221, label %bb166, label %bb165, !dbg !12407

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %222 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_162) #8, !dbg !12408
  %223 = zext i1 %222 to i8, !dbg !12408
  store i8 %223, ptr %_161, align 1, !dbg !12408
  %224 = load i8, ptr %_161, align 1, !dbg !12408, !range !1562, !noundef !25
  %225 = trunc i8 %224 to i1, !dbg !12408
  %_164 = zext i1 %225 to i64, !dbg !12408
  %226 = icmp eq i64 %_164, 0, !dbg !12408
  br i1 %226, label %bb162, label %bb161, !dbg !12408

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %227 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12442
  %228 = zext i1 %227 to i8, !dbg !12442
  store i8 %228, ptr %0, align 1, !dbg !12442
  br label %bb188, !dbg !12442

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %229 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12443
  %230 = zext i1 %229 to i8, !dbg !12443
  store i8 %230, ptr %0, align 1, !dbg !12443
  br label %bb188, !dbg !12443

bb182:                                            ; preds = %bb177, %bb166
  %231 = load i8, ptr %first, align 1, !dbg !12444, !range !1562, !noundef !25
  %_190 = trunc i8 %231 to i1, !dbg !12444
  br i1 %_190, label %bb183, label %bb187, !dbg !12444

bb169:                                            ; preds = %bb166
  %232 = load i8, ptr %first, align 1, !dbg !12445, !range !1562, !noundef !25
  %_177 = trunc i8 %232 to i1, !dbg !12445
  %_176 = xor i1 %_177, true, !dbg !12446
  br i1 %_176, label %bb170, label %bb174, !dbg !12446

bb174:                                            ; preds = %bb170, %bb169
  store i8 0, ptr %first, align 1, !dbg !12447
; call core::fmt::Formatter::write_str
  %_183 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12448
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %233 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_183) #8, !dbg !12448
  %234 = zext i1 %233 to i8, !dbg !12448
  store i8 %234, ptr %_182, align 1, !dbg !12448
  %235 = load i8, ptr %_182, align 1, !dbg !12448, !range !1562, !noundef !25
  %236 = trunc i8 %235 to i1, !dbg !12448
  %_185 = zext i1 %236 to i64, !dbg !12448
  %237 = icmp eq i64 %_185, 0, !dbg !12448
  br i1 %237, label %bb177, label %bb178, !dbg !12448

bb170:                                            ; preds = %bb169
; call core::fmt::Formatter::write_str
  %_179 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %238 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_179) #8, !dbg !12449
  %239 = zext i1 %238 to i8, !dbg !12449
  store i8 %239, ptr %_178, align 1, !dbg !12449
  %240 = load i8, ptr %_178, align 1, !dbg !12449, !range !1562, !noundef !25
  %241 = trunc i8 %240 to i1, !dbg !12449
  %_181 = zext i1 %241 to i64, !dbg !12449
  %242 = icmp eq i64 %_181, 0, !dbg !12449
  br i1 %242, label %bb174, label %bb173, !dbg !12449

bb173:                                            ; preds = %bb170
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %243 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12450
  %244 = zext i1 %243 to i8, !dbg !12450
  store i8 %244, ptr %0, align 1, !dbg !12450
  br label %bb188, !dbg !12450

bb177:                                            ; preds = %bb174
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_187 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12451
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %245 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_187) #8, !dbg !12451
  %246 = zext i1 %245 to i8, !dbg !12451
  store i8 %246, ptr %_186, align 1, !dbg !12451
  %247 = load i8, ptr %_186, align 1, !dbg !12451, !range !1562, !noundef !25
  %248 = trunc i8 %247 to i1, !dbg !12451
  %_189 = zext i1 %248 to i64, !dbg !12451
  %249 = icmp eq i64 %_189, 0, !dbg !12451
  br i1 %249, label %bb182, label %bb181, !dbg !12451

bb178:                                            ; preds = %bb174
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %250 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12452
  %251 = zext i1 %250 to i8, !dbg !12452
  store i8 %251, ptr %0, align 1, !dbg !12452
  br label %bb188, !dbg !12452

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %252 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12453
  %253 = zext i1 %252 to i8, !dbg !12453
  store i8 %253, ptr %0, align 1, !dbg !12453
  br label %bb188, !dbg !12453

bb187:                                            ; preds = %bb183, %bb182
  store i8 0, ptr %0, align 1, !dbg !12454
  br label %bb188, !dbg !12410

bb183:                                            ; preds = %bb182
; call core::fmt::Formatter::write_str
  %_192 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12455
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %254 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_192) #8, !dbg !12455
  %255 = zext i1 %254 to i8, !dbg !12455
  store i8 %255, ptr %_191, align 1, !dbg !12455
  %256 = load i8, ptr %_191, align 1, !dbg !12455, !range !1562, !noundef !25
  %257 = trunc i8 %256 to i1, !dbg !12455
  %_194 = zext i1 %257 to i64, !dbg !12455
  %258 = icmp eq i64 %_194, 0, !dbg !12455
  br i1 %258, label %bb187, label %bb186, !dbg !12455

bb186:                                            ; preds = %bb183
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %259 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12456
  %260 = zext i1 %259 to i8, !dbg !12456
  store i8 %260, ptr %0, align 1, !dbg !12456
  br label %bb188, !dbg !12456

bb6:                                              ; No predecessors!
  unreachable, !dbg !12408
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h29a0e81a136874a8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12457 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12460, metadata !DIExpression()), !dbg !12462
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12461, metadata !DIExpression()), !dbg !12463
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12464
  ret i1 %0, !dbg !12465
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h267517d80356d921E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12466 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12469, metadata !DIExpression()), !dbg !12471
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12470, metadata !DIExpression()), !dbg !12472
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12473
  ret i1 %0, !dbg !12474
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf164f8cf427bab7cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12475 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12478, metadata !DIExpression()), !dbg !12480
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12479, metadata !DIExpression()), !dbg !12481
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12482
  ret i1 %0, !dbg !12483
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17had48638af871c08fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12484 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12487, metadata !DIExpression()), !dbg !12489
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12488, metadata !DIExpression()), !dbg !12490
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12491
  ret i1 %0, !dbg !12492
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6be45a84043e1127E() unnamed_addr #0 !dbg !12493 {
start:
  %0 = alloca i64, align 8
  store i64 -1, ptr %0, align 8, !dbg !12497
  %1 = load i64, ptr %0, align 8, !dbg !12498, !noundef !25
  ret i64 %1, !dbg !12498
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h14e3c38ca42ea8e3E(ptr align 8 %self) unnamed_addr #0 !dbg !12499 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12504, metadata !DIExpression()), !dbg !12505
  %0 = load i64, ptr %self, align 8, !dbg !12506, !noundef !25
  ret i64 %0, !dbg !12507
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb8ac5022956321aeE"(ptr align 8 %self) unnamed_addr #0 !dbg !12508 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12514, metadata !DIExpression()), !dbg !12516
  br i1 false, label %bb2, label %bb1, !dbg !12516

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12516, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12516
  %1 = zext i1 %_5 to i8, !dbg !12516
  store i8 %1, ptr %_2, align 1, !dbg !12516
  br label %bb3, !dbg !12516

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12516
  br label %bb3, !dbg !12516

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12516, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12516
  br i1 %3, label %bb4, label %bb5, !dbg !12516

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12516, !noundef !25
  %_7 = and i64 %_8, 1099511627776, !dbg !12516
  %4 = icmp eq i64 %_7, 1099511627776, !dbg !12516
  %5 = zext i1 %4 to i8, !dbg !12516
  store i8 %5, ptr %0, align 1, !dbg !12516
  br label %bb6, !dbg !12516

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12516
  br label %bb6, !dbg !12516

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12517, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12517
  ret i1 %7, !dbg !12517
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h5553a2b6399586e2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12518 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12520, metadata !DIExpression()), !dbg !12522
  br i1 false, label %bb2, label %bb1, !dbg !12522

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12522, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12522
  %1 = zext i1 %_5 to i8, !dbg !12522
  store i8 %1, ptr %_2, align 1, !dbg !12522
  br label %bb3, !dbg !12522

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12522
  br label %bb3, !dbg !12522

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12522, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12522
  br i1 %3, label %bb4, label %bb5, !dbg !12522

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12522, !noundef !25
  %_7 = and i64 %_8, 2199023255552, !dbg !12522
  %4 = icmp eq i64 %_7, 2199023255552, !dbg !12522
  %5 = zext i1 %4 to i8, !dbg !12522
  store i8 %5, ptr %0, align 1, !dbg !12522
  br label %bb6, !dbg !12522

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12522
  br label %bb6, !dbg !12522

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12523, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12523
  ret i1 %7, !dbg !12523
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h0a4a801487b7f26aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12524 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12526, metadata !DIExpression()), !dbg !12528
  br i1 false, label %bb2, label %bb1, !dbg !12528

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12528, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12528
  %1 = zext i1 %_5 to i8, !dbg !12528
  store i8 %1, ptr %_2, align 1, !dbg !12528
  br label %bb3, !dbg !12528

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12528
  br label %bb3, !dbg !12528

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12528, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12528
  br i1 %3, label %bb4, label %bb5, !dbg !12528

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12528, !noundef !25
  %_7 = and i64 %_8, 4398046511104, !dbg !12528
  %4 = icmp eq i64 %_7, 4398046511104, !dbg !12528
  %5 = zext i1 %4 to i8, !dbg !12528
  store i8 %5, ptr %0, align 1, !dbg !12528
  br label %bb6, !dbg !12528

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12528
  br label %bb6, !dbg !12528

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12529, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12529
  ret i1 %7, !dbg !12529
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h3c23b9fd5b1b21f8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12530 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12532, metadata !DIExpression()), !dbg !12534
  br i1 false, label %bb2, label %bb1, !dbg !12534

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12534, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12534
  %1 = zext i1 %_5 to i8, !dbg !12534
  store i8 %1, ptr %_2, align 1, !dbg !12534
  br label %bb3, !dbg !12534

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12534
  br label %bb3, !dbg !12534

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12534, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12534
  br i1 %3, label %bb4, label %bb5, !dbg !12534

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12534, !noundef !25
  %_7 = and i64 %_8, 8796093022208, !dbg !12534
  %4 = icmp eq i64 %_7, 8796093022208, !dbg !12534
  %5 = zext i1 %4 to i8, !dbg !12534
  store i8 %5, ptr %0, align 1, !dbg !12534
  br label %bb6, !dbg !12534

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12534
  br label %bb6, !dbg !12534

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12535, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12535
  ret i1 %7, !dbg !12535
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17hacd1d78a53ad0b39E"(ptr align 8 %self) unnamed_addr #0 !dbg !12536 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12538, metadata !DIExpression()), !dbg !12540
  br i1 false, label %bb2, label %bb1, !dbg !12540

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12540, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12540
  %1 = zext i1 %_5 to i8, !dbg !12540
  store i8 %1, ptr %_2, align 1, !dbg !12540
  br label %bb3, !dbg !12540

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12540
  br label %bb3, !dbg !12540

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12540, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12540
  br i1 %3, label %bb4, label %bb5, !dbg !12540

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12540, !noundef !25
  %_7 = and i64 %_8, 17592186044416, !dbg !12540
  %4 = icmp eq i64 %_7, 17592186044416, !dbg !12540
  %5 = zext i1 %4 to i8, !dbg !12540
  store i8 %5, ptr %0, align 1, !dbg !12540
  br label %bb6, !dbg !12540

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12540
  br label %bb6, !dbg !12540

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12541, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12541
  ret i1 %7, !dbg !12541
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317ha340fab0c5627743E"(ptr align 8 %self) unnamed_addr #0 !dbg !12542 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12544, metadata !DIExpression()), !dbg !12546
  br i1 false, label %bb2, label %bb1, !dbg !12546

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12546, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12546
  %1 = zext i1 %_5 to i8, !dbg !12546
  store i8 %1, ptr %_2, align 1, !dbg !12546
  br label %bb3, !dbg !12546

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12546
  br label %bb3, !dbg !12546

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12546, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12546
  br i1 %3, label %bb4, label %bb5, !dbg !12546

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12546, !noundef !25
  %_7 = and i64 %_8, 105553116266496, !dbg !12546
  %4 = icmp eq i64 %_7, 105553116266496, !dbg !12546
  %5 = zext i1 %4 to i8, !dbg !12546
  store i8 %5, ptr %0, align 1, !dbg !12546
  br label %bb6, !dbg !12546

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12546
  br label %bb6, !dbg !12546

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12547, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12547
  ret i1 %7, !dbg !12547
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hb30c6e0080e59976E"(ptr align 8 %self) unnamed_addr #0 !dbg !12548 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12550, metadata !DIExpression()), !dbg !12552
  br i1 false, label %bb2, label %bb1, !dbg !12552

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12552, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12552
  %1 = zext i1 %_5 to i8, !dbg !12552
  store i8 %1, ptr %_2, align 1, !dbg !12552
  br label %bb3, !dbg !12552

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12552
  br label %bb3, !dbg !12552

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12552, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12552
  br i1 %3, label %bb4, label %bb5, !dbg !12552

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12552, !noundef !25
  %_7 = and i64 %_8, 140737488355328, !dbg !12552
  %4 = icmp eq i64 %_7, 140737488355328, !dbg !12552
  %5 = zext i1 %4 to i8, !dbg !12552
  store i8 %5, ptr %0, align 1, !dbg !12552
  br label %bb6, !dbg !12552

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12552
  br label %bb6, !dbg !12552

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12553, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12553
  ret i1 %7, !dbg !12553
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hdf432c97ffd5512bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12554 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12556, metadata !DIExpression()), !dbg !12558
  br i1 false, label %bb2, label %bb1, !dbg !12558

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12558, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12558
  %1 = zext i1 %_5 to i8, !dbg !12558
  store i8 %1, ptr %_2, align 1, !dbg !12558
  br label %bb3, !dbg !12558

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12558
  br label %bb3, !dbg !12558

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12558, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12558
  br i1 %3, label %bb4, label %bb5, !dbg !12558

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12558, !noundef !25
  %_7 = and i64 %_8, 4503599627370496, !dbg !12558
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !12558
  %5 = zext i1 %4 to i8, !dbg !12558
  store i8 %5, ptr %0, align 1, !dbg !12558
  br label %bb6, !dbg !12558

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12558
  br label %bb6, !dbg !12558

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12559, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12559
  ret i1 %7, !dbg !12559
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hdee4192732bc292aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12560 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12562, metadata !DIExpression()), !dbg !12564
  br i1 false, label %bb2, label %bb1, !dbg !12564

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12564, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12564
  %1 = zext i1 %_5 to i8, !dbg !12564
  store i8 %1, ptr %_2, align 1, !dbg !12564
  br label %bb3, !dbg !12564

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12564
  br label %bb3, !dbg !12564

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12564, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12564
  br i1 %3, label %bb4, label %bb5, !dbg !12564

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12564, !noundef !25
  %_7 = and i64 %_8, 9007199254740992, !dbg !12564
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !12564
  %5 = zext i1 %4 to i8, !dbg !12564
  store i8 %5, ptr %0, align 1, !dbg !12564
  br label %bb6, !dbg !12564

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12564
  br label %bb6, !dbg !12564

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12565, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12565
  ret i1 %7, !dbg !12565
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h372d444724b31617E"(ptr align 8 %self) unnamed_addr #0 !dbg !12566 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12568, metadata !DIExpression()), !dbg !12570
  br i1 false, label %bb2, label %bb1, !dbg !12570

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12570, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12570
  %1 = zext i1 %_5 to i8, !dbg !12570
  store i8 %1, ptr %_2, align 1, !dbg !12570
  br label %bb3, !dbg !12570

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12570
  br label %bb3, !dbg !12570

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12570, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12570
  br i1 %3, label %bb4, label %bb5, !dbg !12570

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12570, !noundef !25
  %_7 = and i64 %_8, 18014398509481984, !dbg !12570
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !12570
  %5 = zext i1 %4 to i8, !dbg !12570
  store i8 %5, ptr %0, align 1, !dbg !12570
  br label %bb6, !dbg !12570

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12570
  br label %bb6, !dbg !12570

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12571, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12571
  ret i1 %7, !dbg !12571
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17he44cb5880f96e1f0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12572 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12574, metadata !DIExpression()), !dbg !12576
  br i1 false, label %bb2, label %bb1, !dbg !12576

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12576, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12576
  %1 = zext i1 %_5 to i8, !dbg !12576
  store i8 %1, ptr %_2, align 1, !dbg !12576
  br label %bb3, !dbg !12576

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12576
  br label %bb3, !dbg !12576

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12576, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12576
  br i1 %3, label %bb4, label %bb5, !dbg !12576

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12576, !noundef !25
  %_7 = and i64 %_8, 36028797018963968, !dbg !12576
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !12576
  %5 = zext i1 %4 to i8, !dbg !12576
  store i8 %5, ptr %0, align 1, !dbg !12576
  br label %bb6, !dbg !12576

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12576
  br label %bb6, !dbg !12576

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12577, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12577
  ret i1 %7, !dbg !12577
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h44c1c6955534f346E"(ptr align 8 %self) unnamed_addr #0 !dbg !12578 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12580, metadata !DIExpression()), !dbg !12582
  br i1 false, label %bb2, label %bb1, !dbg !12582

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12582, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12582
  %1 = zext i1 %_5 to i8, !dbg !12582
  store i8 %1, ptr %_2, align 1, !dbg !12582
  br label %bb3, !dbg !12582

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12582
  br label %bb3, !dbg !12582

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12582, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12582
  br i1 %3, label %bb4, label %bb5, !dbg !12582

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12582, !noundef !25
  %_7 = and i64 %_8, 65535, !dbg !12582
  %4 = icmp eq i64 %_7, 65535, !dbg !12582
  %5 = zext i1 %4 to i8, !dbg !12582
  store i8 %5, ptr %0, align 1, !dbg !12582
  br label %bb6, !dbg !12582

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12582
  br label %bb6, !dbg !12582

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12583, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12583
  ret i1 %7, !dbg !12583
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917ha1780310dedfe873E"(ptr align 8 %self) unnamed_addr #0 !dbg !12584 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12586, metadata !DIExpression()), !dbg !12588
  br i1 false, label %bb2, label %bb1, !dbg !12588

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12588, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12588
  %1 = zext i1 %_5 to i8, !dbg !12588
  store i8 %1, ptr %_2, align 1, !dbg !12588
  br label %bb3, !dbg !12588

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12588
  br label %bb3, !dbg !12588

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12588, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12588
  br i1 %3, label %bb4, label %bb5, !dbg !12588

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12588, !noundef !25
  %_7 = and i64 %_8, 4222124650659840, !dbg !12588
  %4 = icmp eq i64 %_7, 4222124650659840, !dbg !12588
  %5 = zext i1 %4 to i8, !dbg !12588
  store i8 %5, ptr %0, align 1, !dbg !12588
  br label %bb6, !dbg !12588

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12588
  br label %bb6, !dbg !12588

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12589, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12589
  ret i1 %7, !dbg !12589
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h1f0a3cb97cd0d55fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12590 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12592, metadata !DIExpression()), !dbg !12594
  br i1 false, label %bb2, label %bb1, !dbg !12594

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12594, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12594
  %1 = zext i1 %_5 to i8, !dbg !12594
  store i8 %1, ptr %_2, align 1, !dbg !12594
  br label %bb3, !dbg !12594

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12594
  br label %bb3, !dbg !12594

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12594, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12594
  br i1 %3, label %bb4, label %bb5, !dbg !12594

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12594, !noundef !25
  %_7 = and i64 %_8, 1099511562240, !dbg !12594
  %4 = icmp eq i64 %_7, 1099511562240, !dbg !12594
  %5 = zext i1 %4 to i8, !dbg !12594
  store i8 %5, ptr %0, align 1, !dbg !12594
  br label %bb6, !dbg !12594

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12594
  br label %bb6, !dbg !12594

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12595, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12595
  ret i1 %7, !dbg !12595
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h004b36196d8b95dbE"(ptr align 8 %self) unnamed_addr #0 !dbg !12596 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12598, metadata !DIExpression()), !dbg !12600
  br i1 false, label %bb2, label %bb1, !dbg !12600

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12600, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12600
  %1 = zext i1 %_5 to i8, !dbg !12600
  store i8 %1, ptr %_2, align 1, !dbg !12600
  br label %bb3, !dbg !12600

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12600
  br label %bb3, !dbg !12600

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12600, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12600
  br i1 %3, label %bb4, label %bb5, !dbg !12600

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12600, !noundef !25
  %_7 = and i64 %_8, -72057594037927936, !dbg !12600
  %4 = icmp eq i64 %_7, -72057594037927936, !dbg !12600
  %5 = zext i1 %4 to i8, !dbg !12600
  store i8 %5, ptr %0, align 1, !dbg !12600
  br label %bb6, !dbg !12600

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12600
  br label %bb6, !dbg !12600

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12601, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12601
  ret i1 %7, !dbg !12601
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hd22c67045358d967E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12602 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  %names.dbg.spill = alloca ptr, align 8
  store ptr @alloc_b745c1ab226cb9315275421c6d234d8b, ptr %names.dbg.spill, align 8, !dbg !12628
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12609, metadata !DIExpression()), !dbg !12628
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12628
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12607, metadata !DIExpression()), !dbg !12629
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12628
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12608, metadata !DIExpression()), !dbg !12629
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12630
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12631
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12632
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12633
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12634
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12635
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12636
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12637
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12638
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12639
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12640
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12641
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12642
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12643
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12644
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12645
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12646
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12647
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12648
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12649
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12650
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12651
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12652
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12653
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12654
  store ptr %0, ptr %_58, align 8, !dbg !12654
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12628
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12628
  store ptr %self, ptr %2, align 8, !dbg !12628
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %3, align 8, !dbg !12628
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12628
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12628
  store ptr %_9, ptr %5, align 8, !dbg !12628
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %6, align 8, !dbg !12628
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12628
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12628
  store ptr %_11, ptr %8, align 8, !dbg !12628
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %9, align 8, !dbg !12628
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12628
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12628
  store ptr %_13, ptr %11, align 8, !dbg !12628
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %12, align 8, !dbg !12628
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12628
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12628
  store ptr %_15, ptr %14, align 8, !dbg !12628
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %15, align 8, !dbg !12628
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12628
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12628
  store ptr %_17, ptr %17, align 8, !dbg !12628
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %18, align 8, !dbg !12628
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12628
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12628
  store ptr %_19, ptr %20, align 8, !dbg !12628
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %21, align 8, !dbg !12628
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12628
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12628
  store ptr %_21, ptr %23, align 8, !dbg !12628
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %24, align 8, !dbg !12628
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12628
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12628
  store ptr %_23, ptr %26, align 8, !dbg !12628
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12628
  store ptr @vtable.s, ptr %27, align 8, !dbg !12628
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12628
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12628
  store ptr %_25, ptr %29, align 8, !dbg !12628
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %30, align 8, !dbg !12628
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12628
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12628
  store ptr %_27, ptr %32, align 8, !dbg !12628
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %33, align 8, !dbg !12628
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12628
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12628
  store ptr %_29, ptr %35, align 8, !dbg !12628
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %36, align 8, !dbg !12628
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12628
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12628
  store ptr %_31, ptr %38, align 8, !dbg !12628
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %39, align 8, !dbg !12628
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12628
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12628
  store ptr %_33, ptr %41, align 8, !dbg !12628
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %42, align 8, !dbg !12628
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12628
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12628
  store ptr %_35, ptr %44, align 8, !dbg !12628
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12628
  store ptr @vtable.u, ptr %45, align 8, !dbg !12628
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12628
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12628
  store ptr %_37, ptr %47, align 8, !dbg !12628
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %48, align 8, !dbg !12628
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12628
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12628
  store ptr %_39, ptr %50, align 8, !dbg !12628
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %51, align 8, !dbg !12628
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12628
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12628
  store ptr %_41, ptr %53, align 8, !dbg !12628
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %54, align 8, !dbg !12628
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12628
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12628
  store ptr %_43, ptr %56, align 8, !dbg !12628
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12628
  store ptr @vtable.v, ptr %57, align 8, !dbg !12628
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12628
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12628
  store ptr %_45, ptr %59, align 8, !dbg !12628
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %60, align 8, !dbg !12628
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12628
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12628
  store ptr %_47, ptr %62, align 8, !dbg !12628
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %63, align 8, !dbg !12628
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12628
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12628
  store ptr %_49, ptr %65, align 8, !dbg !12628
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12628
  store ptr @vtable.w, ptr %66, align 8, !dbg !12628
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12628
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12628
  store ptr %_51, ptr %68, align 8, !dbg !12628
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %69, align 8, !dbg !12628
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12628
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12628
  store ptr %_53, ptr %71, align 8, !dbg !12628
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12628
  store ptr @vtable.t, ptr %72, align 8, !dbg !12628
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12628
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12628
  store ptr %_55, ptr %74, align 8, !dbg !12628
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12628
  store ptr @vtable.r, ptr %75, align 8, !dbg !12628
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12628
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12628
  store ptr %_58, ptr %77, align 8, !dbg !12628
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12628
  store ptr @vtable.x, ptr %78, align 8, !dbg !12628
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12628
  store ptr %_5, ptr %79, align 8, !dbg !12628
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12628
  store i64 26, ptr %80, align 8, !dbg !12628
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12615, metadata !DIExpression()), !dbg !12655
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hf2e02fa6c005f7e6E(ptr align 8 %f, ptr align 1 @alloc_c955a8fc1384540f87bc38e4121a6162, i64 24, ptr align 8 @alloc_b745c1ab226cb9315275421c6d234d8b, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12655
  ret i1 %81, !dbg !12656
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h4c078a0a49405956E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12657 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_125 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_112 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12667, metadata !DIExpression()), !dbg !12757
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12669, metadata !DIExpression()), !dbg !12758
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12671, metadata !DIExpression()), !dbg !12759
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12673, metadata !DIExpression()), !dbg !12760
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12675, metadata !DIExpression()), !dbg !12761
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12677, metadata !DIExpression()), !dbg !12762
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12679, metadata !DIExpression()), !dbg !12763
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12681, metadata !DIExpression()), !dbg !12764
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12683, metadata !DIExpression()), !dbg !12765
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12685, metadata !DIExpression()), !dbg !12766
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12687, metadata !DIExpression()), !dbg !12767
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12689, metadata !DIExpression()), !dbg !12768
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12691, metadata !DIExpression()), !dbg !12769
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12693, metadata !DIExpression()), !dbg !12770
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12695, metadata !DIExpression()), !dbg !12771
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12697, metadata !DIExpression()), !dbg !12772
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12699, metadata !DIExpression()), !dbg !12773
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12701, metadata !DIExpression()), !dbg !12774
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12703, metadata !DIExpression()), !dbg !12775
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12705, metadata !DIExpression()), !dbg !12776
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12707, metadata !DIExpression()), !dbg !12777
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12709, metadata !DIExpression()), !dbg !12778
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12711, metadata !DIExpression()), !dbg !12779
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12713, metadata !DIExpression()), !dbg !12780
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12715, metadata !DIExpression()), !dbg !12781
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12717, metadata !DIExpression()), !dbg !12782
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12719, metadata !DIExpression()), !dbg !12783
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12721, metadata !DIExpression()), !dbg !12784
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12723, metadata !DIExpression()), !dbg !12785
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12725, metadata !DIExpression()), !dbg !12786
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12727, metadata !DIExpression()), !dbg !12787
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12729, metadata !DIExpression()), !dbg !12788
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12731, metadata !DIExpression()), !dbg !12789
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12733, metadata !DIExpression()), !dbg !12790
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12735, metadata !DIExpression()), !dbg !12791
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12737, metadata !DIExpression()), !dbg !12792
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12741, metadata !DIExpression()), !dbg !12793
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12743, metadata !DIExpression()), !dbg !12794
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12745, metadata !DIExpression()), !dbg !12795
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12747, metadata !DIExpression()), !dbg !12796
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12749, metadata !DIExpression()), !dbg !12797
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12751, metadata !DIExpression()), !dbg !12798
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12753, metadata !DIExpression()), !dbg !12799
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12755, metadata !DIExpression()), !dbg !12800
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12800
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12663, metadata !DIExpression()), !dbg !12801
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12800
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12664, metadata !DIExpression()), !dbg !12802
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12665, metadata !DIExpression()), !dbg !12803
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12739, metadata !DIExpression()), !dbg !12804
  store i8 1, ptr %first, align 1, !dbg !12805
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17hecfce0ad36d52f8eE"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_4, label %bb2, label %bb12, !dbg !12806

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h14f62cbdb3e14718E"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_15, label %bb14, label %bb23, !dbg !12806

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !12807
  %_5 = xor i1 %_6, true, !dbg !12808
  br i1 %_5, label %bb3, label %bb8, !dbg !12808

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ad42669f44e92ceb6ee20c82222f5d1b, i64 20) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !12810
  %3 = zext i1 %2 to i8, !dbg !12810
  store i8 %3, ptr %_11, align 1, !dbg !12810
  %4 = load i8, ptr %_11, align 1, !dbg !12810, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !12810
  %_14 = zext i1 %5 to i64, !dbg !12810
  %6 = icmp eq i64 %_14, 0, !dbg !12810
  br i1 %6, label %bb12, label %bb11, !dbg !12810

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !12811
  %8 = zext i1 %7 to i8, !dbg !12811
  store i8 %8, ptr %_7, align 1, !dbg !12811
  %9 = load i8, ptr %_7, align 1, !dbg !12811, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !12811
  %_10 = zext i1 %10 to i64, !dbg !12811
  %11 = icmp eq i64 %_10, 0, !dbg !12811
  br i1 %11, label %bb8, label %bb7, !dbg !12811

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12812
  %13 = zext i1 %12 to i8, !dbg !12812
  store i8 %13, ptr %0, align 1, !dbg !12812
  br label %bb122, !dbg !12812

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12813, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !12813
  ret i1 %15, !dbg !12813

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12814
  %17 = zext i1 %16 to i8, !dbg !12814
  store i8 %17, ptr %0, align 1, !dbg !12814
  br label %bb122, !dbg !12814

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17he9d1aa47cd3d81b0E"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_26, label %bb25, label %bb34, !dbg !12806

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !12807
  %_16 = xor i1 %_17, true, !dbg !12808
  br i1 %_16, label %bb15, label %bb19, !dbg !12808

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_27dc1e3e8098ed70b6d5c9dc6fecc197, i64 15) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !12810
  %20 = zext i1 %19 to i8, !dbg !12810
  store i8 %20, ptr %_22, align 1, !dbg !12810
  %21 = load i8, ptr %_22, align 1, !dbg !12810, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !12810
  %_25 = zext i1 %22 to i64, !dbg !12810
  %23 = icmp eq i64 %_25, 0, !dbg !12810
  br i1 %23, label %bb23, label %bb22, !dbg !12810

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !12811
  %25 = zext i1 %24 to i8, !dbg !12811
  store i8 %25, ptr %_18, align 1, !dbg !12811
  %26 = load i8, ptr %_18, align 1, !dbg !12811, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !12811
  %_21 = zext i1 %27 to i64, !dbg !12811
  %28 = icmp eq i64 %_21, 0, !dbg !12811
  br i1 %28, label %bb19, label %bb18, !dbg !12811

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12815
  %30 = zext i1 %29 to i8, !dbg !12815
  store i8 %30, ptr %0, align 1, !dbg !12815
  br label %bb122, !dbg !12815

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12816
  %32 = zext i1 %31 to i8, !dbg !12816
  store i8 %32, ptr %0, align 1, !dbg !12816
  br label %bb122, !dbg !12816

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h18f49f9cba43570aE"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_37, label %bb36, label %bb45, !dbg !12806

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !12807
  %_27 = xor i1 %_28, true, !dbg !12808
  br i1 %_27, label %bb26, label %bb30, !dbg !12808

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6fc3bfebaa11c75067ee8c67855c0e1b, i64 9) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !12810
  %35 = zext i1 %34 to i8, !dbg !12810
  store i8 %35, ptr %_33, align 1, !dbg !12810
  %36 = load i8, ptr %_33, align 1, !dbg !12810, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !12810
  %_36 = zext i1 %37 to i64, !dbg !12810
  %38 = icmp eq i64 %_36, 0, !dbg !12810
  br i1 %38, label %bb34, label %bb33, !dbg !12810

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !12811
  %40 = zext i1 %39 to i8, !dbg !12811
  store i8 %40, ptr %_29, align 1, !dbg !12811
  %41 = load i8, ptr %_29, align 1, !dbg !12811, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !12811
  %_32 = zext i1 %42 to i64, !dbg !12811
  %43 = icmp eq i64 %_32, 0, !dbg !12811
  br i1 %43, label %bb30, label %bb29, !dbg !12811

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12817
  %45 = zext i1 %44 to i8, !dbg !12817
  store i8 %45, ptr %0, align 1, !dbg !12817
  br label %bb122, !dbg !12817

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12818
  %47 = zext i1 %46 to i8, !dbg !12818
  store i8 %47, ptr %0, align 1, !dbg !12818
  br label %bb122, !dbg !12818

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h307e76bc756162aaE"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_48, label %bb47, label %bb56, !dbg !12806

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !12807
  %_38 = xor i1 %_39, true, !dbg !12808
  br i1 %_38, label %bb37, label %bb41, !dbg !12808

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_8db982c715f12c3d6fff79a292ea56de, i64 15) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !12810
  %50 = zext i1 %49 to i8, !dbg !12810
  store i8 %50, ptr %_44, align 1, !dbg !12810
  %51 = load i8, ptr %_44, align 1, !dbg !12810, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !12810
  %_47 = zext i1 %52 to i64, !dbg !12810
  %53 = icmp eq i64 %_47, 0, !dbg !12810
  br i1 %53, label %bb45, label %bb44, !dbg !12810

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !12811
  %55 = zext i1 %54 to i8, !dbg !12811
  store i8 %55, ptr %_40, align 1, !dbg !12811
  %56 = load i8, ptr %_40, align 1, !dbg !12811, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !12811
  %_43 = zext i1 %57 to i64, !dbg !12811
  %58 = icmp eq i64 %_43, 0, !dbg !12811
  br i1 %58, label %bb41, label %bb40, !dbg !12811

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12819
  %60 = zext i1 %59 to i8, !dbg !12819
  store i8 %60, ptr %0, align 1, !dbg !12819
  br label %bb122, !dbg !12819

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12820
  %62 = zext i1 %61 to i8, !dbg !12820
  store i8 %62, ptr %0, align 1, !dbg !12820
  br label %bb122, !dbg !12820

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h18091535c386ac00E"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_59, label %bb58, label %bb67, !dbg !12806

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !12807
  %_49 = xor i1 %_50, true, !dbg !12808
  br i1 %_49, label %bb48, label %bb52, !dbg !12808

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_bee90358a428637f2b2e924b432c1168, i64 17) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !12810
  %65 = zext i1 %64 to i8, !dbg !12810
  store i8 %65, ptr %_55, align 1, !dbg !12810
  %66 = load i8, ptr %_55, align 1, !dbg !12810, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !12810
  %_58 = zext i1 %67 to i64, !dbg !12810
  %68 = icmp eq i64 %_58, 0, !dbg !12810
  br i1 %68, label %bb56, label %bb55, !dbg !12810

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !12811
  %70 = zext i1 %69 to i8, !dbg !12811
  store i8 %70, ptr %_51, align 1, !dbg !12811
  %71 = load i8, ptr %_51, align 1, !dbg !12811, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !12811
  %_54 = zext i1 %72 to i64, !dbg !12811
  %73 = icmp eq i64 %_54, 0, !dbg !12811
  br i1 %73, label %bb52, label %bb51, !dbg !12811

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12821
  %75 = zext i1 %74 to i8, !dbg !12821
  store i8 %75, ptr %0, align 1, !dbg !12821
  br label %bb122, !dbg !12821

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12822
  %77 = zext i1 %76 to i8, !dbg !12822
  store i8 %77, ptr %0, align 1, !dbg !12822
  br label %bb122, !dbg !12822

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hb6c157b7437e4d7bE"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_70, label %bb69, label %bb78, !dbg !12806

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !12807
  %_60 = xor i1 %_61, true, !dbg !12808
  br i1 %_60, label %bb59, label %bb63, !dbg !12808

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !12810
  %80 = zext i1 %79 to i8, !dbg !12810
  store i8 %80, ptr %_66, align 1, !dbg !12810
  %81 = load i8, ptr %_66, align 1, !dbg !12810, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !12810
  %_69 = zext i1 %82 to i64, !dbg !12810
  %83 = icmp eq i64 %_69, 0, !dbg !12810
  br i1 %83, label %bb67, label %bb66, !dbg !12810

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !12811
  %85 = zext i1 %84 to i8, !dbg !12811
  store i8 %85, ptr %_62, align 1, !dbg !12811
  %86 = load i8, ptr %_62, align 1, !dbg !12811, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !12811
  %_65 = zext i1 %87 to i64, !dbg !12811
  %88 = icmp eq i64 %_65, 0, !dbg !12811
  br i1 %88, label %bb63, label %bb62, !dbg !12811

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12823
  %90 = zext i1 %89 to i8, !dbg !12823
  store i8 %90, ptr %0, align 1, !dbg !12823
  br label %bb122, !dbg !12823

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12824
  %92 = zext i1 %91 to i8, !dbg !12824
  store i8 %92, ptr %0, align 1, !dbg !12824
  br label %bb122, !dbg !12824

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hf4d78a437430a06eE"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_81, label %bb80, label %bb89, !dbg !12806

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !12807
  %_71 = xor i1 %_72, true, !dbg !12808
  br i1 %_71, label %bb70, label %bb74, !dbg !12808

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_965ebe843576369e4be87855c2dd9d5d, i64 12) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !12810
  %95 = zext i1 %94 to i8, !dbg !12810
  store i8 %95, ptr %_77, align 1, !dbg !12810
  %96 = load i8, ptr %_77, align 1, !dbg !12810, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !12810
  %_80 = zext i1 %97 to i64, !dbg !12810
  %98 = icmp eq i64 %_80, 0, !dbg !12810
  br i1 %98, label %bb78, label %bb77, !dbg !12810

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !12811
  %100 = zext i1 %99 to i8, !dbg !12811
  store i8 %100, ptr %_73, align 1, !dbg !12811
  %101 = load i8, ptr %_73, align 1, !dbg !12811, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !12811
  %_76 = zext i1 %102 to i64, !dbg !12811
  %103 = icmp eq i64 %_76, 0, !dbg !12811
  br i1 %103, label %bb74, label %bb73, !dbg !12811

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12825
  %105 = zext i1 %104 to i8, !dbg !12825
  store i8 %105, ptr %0, align 1, !dbg !12825
  br label %bb122, !dbg !12825

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12826
  %107 = zext i1 %106 to i8, !dbg !12826
  store i8 %107, ptr %0, align 1, !dbg !12826
  br label %bb122, !dbg !12826

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hbf81c60b51011365E"(ptr align 8 %self) #8, !dbg !12806
  br i1 %_92, label %bb91, label %bb100, !dbg !12806

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !12807
  %_82 = xor i1 %_83, true, !dbg !12808
  br i1 %_82, label %bb81, label %bb85, !dbg !12808

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_21f34dbfe73bf3c2a46ca560620af5ee, i64 3) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !12810
  %110 = zext i1 %109 to i8, !dbg !12810
  store i8 %110, ptr %_88, align 1, !dbg !12810
  %111 = load i8, ptr %_88, align 1, !dbg !12810, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !12810
  %_91 = zext i1 %112 to i64, !dbg !12810
  %113 = icmp eq i64 %_91, 0, !dbg !12810
  br i1 %113, label %bb89, label %bb88, !dbg !12810

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !12811
  %115 = zext i1 %114 to i8, !dbg !12811
  store i8 %115, ptr %_84, align 1, !dbg !12811
  %116 = load i8, ptr %_84, align 1, !dbg !12811, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !12811
  %_87 = zext i1 %117 to i64, !dbg !12811
  %118 = icmp eq i64 %_87, 0, !dbg !12811
  br i1 %118, label %bb85, label %bb84, !dbg !12811

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12827
  %120 = zext i1 %119 to i8, !dbg !12827
  store i8 %120, ptr %0, align 1, !dbg !12827
  br label %bb122, !dbg !12827

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12828
  %122 = zext i1 %121 to i8, !dbg !12828
  store i8 %122, ptr %0, align 1, !dbg !12828
  br label %bb122, !dbg !12828

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !12829, !noundef !25
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h0ce88c970297ea18E() #8, !dbg !12830
  store i64 %123, ptr %_108, align 8, !dbg !12830
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_106 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h318daebdc96328a1E(ptr align 8 %_108) #8, !dbg !12830
  %_105 = xor i64 %_106, -1, !dbg !12831
  %124 = and i64 %_104, %_105, !dbg !12829
  store i64 %124, ptr %extra_bits, align 8, !dbg !12829
  %_109 = load i64, ptr %extra_bits, align 8, !dbg !12832, !noundef !25
  %125 = icmp eq i64 %_109, 0, !dbg !12832
  br i1 %125, label %bb116, label %bb103, !dbg !12832

bb91:                                             ; preds = %bb89
  %126 = load i8, ptr %first, align 1, !dbg !12807, !range !1562, !noundef !25
  %_94 = trunc i8 %126 to i1, !dbg !12807
  %_93 = xor i1 %_94, true, !dbg !12808
  br i1 %_93, label %bb92, label %bb96, !dbg !12808

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12809
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_65b5e1b37bb8669586518fe1db400d56, i64 3) #8, !dbg !12810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %127 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !12810
  %128 = zext i1 %127 to i8, !dbg !12810
  store i8 %128, ptr %_99, align 1, !dbg !12810
  %129 = load i8, ptr %_99, align 1, !dbg !12810, !range !1562, !noundef !25
  %130 = trunc i8 %129 to i1, !dbg !12810
  %_102 = zext i1 %130 to i64, !dbg !12810
  %131 = icmp eq i64 %_102, 0, !dbg !12810
  br i1 %131, label %bb100, label %bb99, !dbg !12810

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %132 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !12811
  %133 = zext i1 %132 to i8, !dbg !12811
  store i8 %133, ptr %_95, align 1, !dbg !12811
  %134 = load i8, ptr %_95, align 1, !dbg !12811, !range !1562, !noundef !25
  %135 = trunc i8 %134 to i1, !dbg !12811
  %_98 = zext i1 %135 to i64, !dbg !12811
  %136 = icmp eq i64 %_98, 0, !dbg !12811
  br i1 %136, label %bb96, label %bb95, !dbg !12811

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %137 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12833
  %138 = zext i1 %137 to i8, !dbg !12833
  store i8 %138, ptr %0, align 1, !dbg !12833
  br label %bb122, !dbg !12833

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12834
  %140 = zext i1 %139 to i8, !dbg !12834
  store i8 %140, ptr %0, align 1, !dbg !12834
  br label %bb122, !dbg !12834

bb116:                                            ; preds = %bb111, %bb100
  %141 = load i8, ptr %first, align 1, !dbg !12835, !range !1562, !noundef !25
  %_124 = trunc i8 %141 to i1, !dbg !12835
  br i1 %_124, label %bb117, label %bb121, !dbg !12835

bb103:                                            ; preds = %bb100
  %142 = load i8, ptr %first, align 1, !dbg !12836, !range !1562, !noundef !25
  %_111 = trunc i8 %142 to i1, !dbg !12836
  %_110 = xor i1 %_111, true, !dbg !12837
  br i1 %_110, label %bb104, label %bb108, !dbg !12837

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !12838
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12839
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_117) #8, !dbg !12839
  %144 = zext i1 %143 to i8, !dbg !12839
  store i8 %144, ptr %_116, align 1, !dbg !12839
  %145 = load i8, ptr %_116, align 1, !dbg !12839, !range !1562, !noundef !25
  %146 = trunc i8 %145 to i1, !dbg !12839
  %_119 = zext i1 %146 to i64, !dbg !12839
  %147 = icmp eq i64 %_119, 0, !dbg !12839
  br i1 %147, label %bb111, label %bb112, !dbg !12839

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_113 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12840
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %148 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_113) #8, !dbg !12840
  %149 = zext i1 %148 to i8, !dbg !12840
  store i8 %149, ptr %_112, align 1, !dbg !12840
  %150 = load i8, ptr %_112, align 1, !dbg !12840, !range !1562, !noundef !25
  %151 = trunc i8 %150 to i1, !dbg !12840
  %_115 = zext i1 %151 to i64, !dbg !12840
  %152 = icmp eq i64 %_115, 0, !dbg !12840
  br i1 %152, label %bb108, label %bb107, !dbg !12840

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %153 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12841
  %154 = zext i1 %153 to i8, !dbg !12841
  store i8 %154, ptr %0, align 1, !dbg !12841
  br label %bb122, !dbg !12841

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_121 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12842
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %155 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_121) #8, !dbg !12842
  %156 = zext i1 %155 to i8, !dbg !12842
  store i8 %156, ptr %_120, align 1, !dbg !12842
  %157 = load i8, ptr %_120, align 1, !dbg !12842, !range !1562, !noundef !25
  %158 = trunc i8 %157 to i1, !dbg !12842
  %_123 = zext i1 %158 to i64, !dbg !12842
  %159 = icmp eq i64 %_123, 0, !dbg !12842
  br i1 %159, label %bb116, label %bb115, !dbg !12842

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %160 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12843
  %161 = zext i1 %160 to i8, !dbg !12843
  store i8 %161, ptr %0, align 1, !dbg !12843
  br label %bb122, !dbg !12843

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %162 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12844
  %163 = zext i1 %162 to i8, !dbg !12844
  store i8 %163, ptr %0, align 1, !dbg !12844
  br label %bb122, !dbg !12844

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !12845
  br label %bb122, !dbg !12813

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_126 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12846
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %164 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_126) #8, !dbg !12846
  %165 = zext i1 %164 to i8, !dbg !12846
  store i8 %165, ptr %_125, align 1, !dbg !12846
  %166 = load i8, ptr %_125, align 1, !dbg !12846, !range !1562, !noundef !25
  %167 = trunc i8 %166 to i1, !dbg !12846
  %_128 = zext i1 %167 to i64, !dbg !12846
  %168 = icmp eq i64 %_128, 0, !dbg !12846
  br i1 %168, label %bb121, label %bb120, !dbg !12846

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12847
  %170 = zext i1 %169 to i8, !dbg !12847
  store i8 %170, ptr %0, align 1, !dbg !12847
  br label %bb122, !dbg !12847

bb6:                                              ; No predecessors!
  unreachable, !dbg !12811
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h7cca38b64dd9565dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12848 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12851, metadata !DIExpression()), !dbg !12853
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12852, metadata !DIExpression()), !dbg !12854
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12855
  ret i1 %0, !dbg !12856
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h3c2bb31ac171413dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12857 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12860, metadata !DIExpression()), !dbg !12862
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12861, metadata !DIExpression()), !dbg !12863
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12864
  ret i1 %0, !dbg !12865
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h89ebce520c0461e6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12866 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12869, metadata !DIExpression()), !dbg !12871
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12870, metadata !DIExpression()), !dbg !12872
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12873
  ret i1 %0, !dbg !12874
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3023bb288be4891eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12875 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12878, metadata !DIExpression()), !dbg !12880
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12879, metadata !DIExpression()), !dbg !12881
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12882
  ret i1 %0, !dbg !12883
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h0ce88c970297ea18E() unnamed_addr #0 !dbg !12884 {
start:
  %0 = alloca i64, align 8
  store i64 2147516543, ptr %0, align 8, !dbg !12888
  %1 = load i64, ptr %0, align 8, !dbg !12889, !noundef !25
  ret i64 %1, !dbg !12889
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h318daebdc96328a1E(ptr align 8 %self) unnamed_addr #0 !dbg !12890 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12895, metadata !DIExpression()), !dbg !12896
  %0 = load i64, ptr %self, align 8, !dbg !12897, !noundef !25
  ret i64 %0, !dbg !12898
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17hecfce0ad36d52f8eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12899 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12905, metadata !DIExpression()), !dbg !12907
  br i1 false, label %bb2, label %bb1, !dbg !12907

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12907, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12907
  %1 = zext i1 %_5 to i8, !dbg !12907
  store i8 %1, ptr %_2, align 1, !dbg !12907
  br label %bb3, !dbg !12907

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12907
  br label %bb3, !dbg !12907

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12907, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12907
  br i1 %3, label %bb4, label %bb5, !dbg !12907

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12907, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !12907
  %4 = icmp eq i64 %_7, 1, !dbg !12907
  %5 = zext i1 %4 to i8, !dbg !12907
  store i8 %5, ptr %0, align 1, !dbg !12907
  br label %bb6, !dbg !12907

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12907
  br label %bb6, !dbg !12907

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12908, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12908
  ret i1 %7, !dbg !12908
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h14f62cbdb3e14718E"(ptr align 8 %self) unnamed_addr #0 !dbg !12909 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12911, metadata !DIExpression()), !dbg !12913
  br i1 false, label %bb2, label %bb1, !dbg !12913

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12913, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12913
  %1 = zext i1 %_5 to i8, !dbg !12913
  store i8 %1, ptr %_2, align 1, !dbg !12913
  br label %bb3, !dbg !12913

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12913
  br label %bb3, !dbg !12913

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12913, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12913
  br i1 %3, label %bb4, label %bb5, !dbg !12913

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12913, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !12913
  %4 = icmp eq i64 %_7, 2, !dbg !12913
  %5 = zext i1 %4 to i8, !dbg !12913
  store i8 %5, ptr %0, align 1, !dbg !12913
  br label %bb6, !dbg !12913

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12913
  br label %bb6, !dbg !12913

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12914, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12914
  ret i1 %7, !dbg !12914
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17he9d1aa47cd3d81b0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12915 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12917, metadata !DIExpression()), !dbg !12919
  br i1 false, label %bb2, label %bb1, !dbg !12919

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12919, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12919
  %1 = zext i1 %_5 to i8, !dbg !12919
  store i8 %1, ptr %_2, align 1, !dbg !12919
  br label %bb3, !dbg !12919

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12919
  br label %bb3, !dbg !12919

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12919, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12919
  br i1 %3, label %bb4, label %bb5, !dbg !12919

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12919, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !12919
  %4 = icmp eq i64 %_7, 4, !dbg !12919
  %5 = zext i1 %4 to i8, !dbg !12919
  store i8 %5, ptr %0, align 1, !dbg !12919
  br label %bb6, !dbg !12919

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12919
  br label %bb6, !dbg !12919

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12920, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12920
  ret i1 %7, !dbg !12920
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h18f49f9cba43570aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12921 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12923, metadata !DIExpression()), !dbg !12925
  br i1 false, label %bb2, label %bb1, !dbg !12925

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12925, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12925
  %1 = zext i1 %_5 to i8, !dbg !12925
  store i8 %1, ptr %_2, align 1, !dbg !12925
  br label %bb3, !dbg !12925

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12925
  br label %bb3, !dbg !12925

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12925, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12925
  br i1 %3, label %bb4, label %bb5, !dbg !12925

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12925, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !12925
  %4 = icmp eq i64 %_7, 8, !dbg !12925
  %5 = zext i1 %4 to i8, !dbg !12925
  store i8 %5, ptr %0, align 1, !dbg !12925
  br label %bb6, !dbg !12925

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12925
  br label %bb6, !dbg !12925

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12926, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12926
  ret i1 %7, !dbg !12926
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h307e76bc756162aaE"(ptr align 8 %self) unnamed_addr #0 !dbg !12927 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12929, metadata !DIExpression()), !dbg !12931
  br i1 false, label %bb2, label %bb1, !dbg !12931

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12931, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12931
  %1 = zext i1 %_5 to i8, !dbg !12931
  store i8 %1, ptr %_2, align 1, !dbg !12931
  br label %bb3, !dbg !12931

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12931
  br label %bb3, !dbg !12931

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12931, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12931
  br i1 %3, label %bb4, label %bb5, !dbg !12931

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12931, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !12931
  %4 = icmp eq i64 %_7, 16, !dbg !12931
  %5 = zext i1 %4 to i8, !dbg !12931
  store i8 %5, ptr %0, align 1, !dbg !12931
  br label %bb6, !dbg !12931

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12931
  br label %bb6, !dbg !12931

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12932, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12932
  ret i1 %7, !dbg !12932
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h18091535c386ac00E"(ptr align 8 %self) unnamed_addr #0 !dbg !12933 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12935, metadata !DIExpression()), !dbg !12937
  br i1 false, label %bb2, label %bb1, !dbg !12937

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12937, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12937
  %1 = zext i1 %_5 to i8, !dbg !12937
  store i8 %1, ptr %_2, align 1, !dbg !12937
  br label %bb3, !dbg !12937

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12937
  br label %bb3, !dbg !12937

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12937, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12937
  br i1 %3, label %bb4, label %bb5, !dbg !12937

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12937, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !12937
  %4 = icmp eq i64 %_7, 32, !dbg !12937
  %5 = zext i1 %4 to i8, !dbg !12937
  store i8 %5, ptr %0, align 1, !dbg !12937
  br label %bb6, !dbg !12937

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12937
  br label %bb6, !dbg !12937

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12938, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12938
  ret i1 %7, !dbg !12938
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hb6c157b7437e4d7bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12939 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12941, metadata !DIExpression()), !dbg !12943
  br i1 false, label %bb2, label %bb1, !dbg !12943

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12943, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12943
  %1 = zext i1 %_5 to i8, !dbg !12943
  store i8 %1, ptr %_2, align 1, !dbg !12943
  br label %bb3, !dbg !12943

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12943
  br label %bb3, !dbg !12943

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12943, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12943
  br i1 %3, label %bb4, label %bb5, !dbg !12943

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12943, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !12943
  %4 = icmp eq i64 %_7, 64, !dbg !12943
  %5 = zext i1 %4 to i8, !dbg !12943
  store i8 %5, ptr %0, align 1, !dbg !12943
  br label %bb6, !dbg !12943

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12943
  br label %bb6, !dbg !12943

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12944, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12944
  ret i1 %7, !dbg !12944
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hf4d78a437430a06eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12945 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12947, metadata !DIExpression()), !dbg !12949
  br i1 false, label %bb2, label %bb1, !dbg !12949

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12949, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12949
  %1 = zext i1 %_5 to i8, !dbg !12949
  store i8 %1, ptr %_2, align 1, !dbg !12949
  br label %bb3, !dbg !12949

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12949
  br label %bb3, !dbg !12949

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12949, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12949
  br i1 %3, label %bb4, label %bb5, !dbg !12949

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12949, !noundef !25
  %_7 = and i64 %_8, 32768, !dbg !12949
  %4 = icmp eq i64 %_7, 32768, !dbg !12949
  %5 = zext i1 %4 to i8, !dbg !12949
  store i8 %5, ptr %0, align 1, !dbg !12949
  br label %bb6, !dbg !12949

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12949
  br label %bb6, !dbg !12949

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12950, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12950
  ret i1 %7, !dbg !12950
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hbf81c60b51011365E"(ptr align 8 %self) unnamed_addr #0 !dbg !12951 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12953, metadata !DIExpression()), !dbg !12955
  br i1 false, label %bb2, label %bb1, !dbg !12955

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12955, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12955
  %1 = zext i1 %_5 to i8, !dbg !12955
  store i8 %1, ptr %_2, align 1, !dbg !12955
  br label %bb3, !dbg !12955

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12955
  br label %bb3, !dbg !12955

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12955, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12955
  br i1 %3, label %bb4, label %bb5, !dbg !12955

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12955, !noundef !25
  %_7 = and i64 %_8, 2147483648, !dbg !12955
  %4 = icmp eq i64 %_7, 2147483648, !dbg !12955
  %5 = zext i1 %4 to i8, !dbg !12955
  store i8 %5, ptr %0, align 1, !dbg !12955
  br label %bb6, !dbg !12955

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12955
  br label %bb6, !dbg !12955

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12956, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12956
  ret i1 %7, !dbg !12956
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h82bbae25597a74d9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12957 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12963, metadata !DIExpression()), !dbg !12965
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12964, metadata !DIExpression()), !dbg !12965
  %0 = load i8, ptr %self, align 1, !dbg !12965, !range !5774, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !12965
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12965

bb2:                                              ; preds = %start
  unreachable, !dbg !12965

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  store ptr @alloc_b10b0f7e88f2e6a647488ef7d000dc57, ptr %1, align 8, !dbg !12965
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  store i64 3, ptr %2, align 8, !dbg !12965
  br label %bb5, !dbg !12966

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  store ptr @alloc_6c41f34769b7ae3bdb2c01f429ceb4a6, ptr %3, align 8, !dbg !12965
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  store i64 3, ptr %4, align 8, !dbg !12965
  br label %bb5, !dbg !12966

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  store ptr @alloc_831a0aacdf0f1226b44faf912cfe4c70, ptr %5, align 8, !dbg !12965
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  store i64 3, ptr %6, align 8, !dbg !12965
  br label %bb5, !dbg !12966

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  %8 = load ptr, ptr %7, align 8, !dbg !12965, !nonnull !25, !align !4372, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  %10 = load i64, ptr %9, align 8, !dbg !12965, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12965
  ret i1 %11, !dbg !12967
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h8152b8c2180a953aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12968 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12974, metadata !DIExpression()), !dbg !12976
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12975, metadata !DIExpression()), !dbg !12976
  %_4 = load i8, ptr %self, align 1, !dbg !12976, !range !12977, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12976

bb2:                                              ; preds = %start
  unreachable, !dbg !12976

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_98d1fdfdfa3e3c6a28fa90462ffc134e, ptr %0, align 8, !dbg !12976
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 8, ptr %1, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_96abca9bcf0289be18b0174890500370, ptr %2, align 8, !dbg !12976
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 5, ptr %3, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_0c6b6138cf71a77dbd5246027014c008, ptr %4, align 8, !dbg !12976
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 20, ptr %5, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_b7a152112125deca422bf9d901c258b8, ptr %6, align 8, !dbg !12976
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 10, ptr %7, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0, ptr %8, align 8, !dbg !12976
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 8, ptr %9, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_239c6a21892f0322d8d6119767691661, ptr %10, align 8, !dbg !12976
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 10, ptr %11, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_3a21bdc4d346f56b28c0449f15bf0a4f, ptr %12, align 8, !dbg !12976
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 13, ptr %13, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_59d76f6704edfe5daff03d376ffd4f11, ptr %14, align 8, !dbg !12976
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 18, ptr %15, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_2cc5d2992d3ac05d8f5c53377da74273, ptr %16, align 8, !dbg !12976
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 6, ptr %17, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_fed11176ff4da6a94b16acb7477b7288, ptr %18, align 8, !dbg !12976
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 10, ptr %19, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_b61f2032cbc3d090a75b07f8aa767b03, ptr %20, align 8, !dbg !12976
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %21, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_6ad77b3be6a3944d6ce80c0365ddb31a, ptr %22, align 8, !dbg !12976
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 5, ptr %23, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_64745f184c81f62da7602c9e2b10a4c8, ptr %24, align 8, !dbg !12976
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %25, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_80b114fb6ac4f8f512c31de1e61941db, ptr %26, align 8, !dbg !12976
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 4, ptr %27, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_c86c3c9eb78bb2acff6ff35bb14839f8, ptr %28, align 8, !dbg !12976
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 16, ptr %29, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_09f3893f7c633b1523c5f4f9a23e3cc3, ptr %30, align 8, !dbg !12976
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 14, ptr %31, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_1d021a359ec23a646761bad3e1526fa4, ptr %32, align 8, !dbg !12976
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 12, ptr %33, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_2c2f7dfa132a9546329c76f0c8be6306, ptr %34, align 8, !dbg !12976
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %35, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_4322e2131bfeb91799eb52a37674f543, ptr %36, align 8, !dbg !12976
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 14, ptr %37, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_4b712cb8288b26717e06a22c963b4921, ptr %38, align 8, !dbg !12976
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %39, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_b59578317741371a4033d59e4adbb89b, ptr %40, align 8, !dbg !12976
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 19, ptr %41, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_d04655f6c5018b01ec3c6e09ea9b9b15, ptr %42, align 8, !dbg !12976
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 16, ptr %43, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_bc9bdefa257a580b61270336b68a564d, ptr %44, align 8, !dbg !12976
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 8, ptr %45, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  %47 = load ptr, ptr %46, align 8, !dbg !12976, !nonnull !25, !align !4372, !noundef !25
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  %49 = load i64, ptr %48, align 8, !dbg !12976, !noundef !25
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12976
  ret i1 %50, !dbg !12979
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h14870966d25b5a61E"(i64 %start_address) unnamed_addr #0 !dbg !12980 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12983, metadata !DIExpression()), !dbg !12984
  store i64 %start_address, ptr %0, align 8, !dbg !12985
  %1 = load i64, ptr %0, align 8, !dbg !12986
  ret i64 %1, !dbg !12986
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8c21173349000112E"(i64 %start_address) unnamed_addr #0 !dbg !12987 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12990, metadata !DIExpression()), !dbg !12991
  store i64 %start_address, ptr %0, align 8, !dbg !12992
  %1 = load i64, ptr %0, align 8, !dbg !12993
  ret i64 %1, !dbg !12993
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha0ee96c1fa6c5176E"(i64 %start_address) unnamed_addr #0 !dbg !12994 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12997, metadata !DIExpression()), !dbg !12998
  store i64 %start_address, ptr %0, align 8, !dbg !12999
  %1 = load i64, ptr %0, align 8, !dbg !13000
  ret i64 %1, !dbg !13000
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h58442659ea622005E"(i64 %0) unnamed_addr #0 !dbg !13001 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13006, metadata !DIExpression()), !dbg !13007
  %2 = load i64, ptr %self, align 8, !dbg !13008, !noundef !25
  ret i64 %2, !dbg !13009
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h6b62a26e44c33497E"(i64 %0) unnamed_addr #0 !dbg !13010 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13015, metadata !DIExpression()), !dbg !13016
  %2 = load i64, ptr %self, align 8, !dbg !13017, !noundef !25
  ret i64 %2, !dbg !13018
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h9e421ac7a78474c7E"(i64 %0) unnamed_addr #0 !dbg !13019 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13024, metadata !DIExpression()), !dbg !13025
  %2 = load i64, ptr %self, align 8, !dbg !13026, !noundef !25
  ret i64 %2, !dbg !13027
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3878cbc1b3bf357bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13028 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13033, metadata !DIExpression()), !dbg !13035
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13034, metadata !DIExpression()), !dbg !13035
  %_6 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !13036
  store ptr %self, ptr %_10, align 8, !dbg !13037
; call core::fmt::Formatter::debug_struct_field2_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hbd5899068aa8e699E(ptr align 8 %f, ptr align 1 @alloc_70e890022e97a2e07df89c3273dce6d5, i64 15, ptr align 1 @alloc_bf07de937f9dd1f553a71f394fd9dd05, i64 17, ptr align 1 %_6, ptr align 8 @vtable.y, ptr align 1 @alloc_7b2cc78064fe03c3405ca8a2529e3046, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !13035
  ret i1 %0, !dbg !13038
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd7d531fb1711de0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13039 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13045, metadata !DIExpression()), !dbg !13047
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13046, metadata !DIExpression()), !dbg !13047
  store ptr %self, ptr %_7, align 8, !dbg !13048
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17heb995155c0c88de6E(ptr align 8 %f, ptr align 1 @alloc_38e2335b87cc4a299f12c32e03854b05, i64 15, ptr align 1 @alloc_dd40e5863eb869d932ee7b157e155ab8, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !13047
  ret i1 %0, !dbg !13049
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h93411f8e7d95148fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13050 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13056, metadata !DIExpression()), !dbg !13058
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13057, metadata !DIExpression()), !dbg !13058
  %0 = load i8, ptr %self, align 1, !dbg !13058, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13058
  %_4 = zext i1 %1 to i64, !dbg !13058
  %2 = icmp eq i64 %_4, 0, !dbg !13058
  br i1 %2, label %bb3, label %bb1, !dbg !13058

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13058
  store ptr @alloc_3ba9f8e95362044024541af4b4058bfe, ptr %3, align 8, !dbg !13058
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13058
  store i64 9, ptr %4, align 8, !dbg !13058
  br label %bb4, !dbg !13059

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13058
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %5, align 8, !dbg !13058
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13058
  store i64 16, ptr %6, align 8, !dbg !13058
  br label %bb4, !dbg !13059

bb2:                                              ; No predecessors!
  unreachable, !dbg !13058

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13058
  %8 = load ptr, ptr %7, align 8, !dbg !13058, !nonnull !25, !align !4372, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13058
  %10 = load i64, ptr %9, align 8, !dbg !13058, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13058
  ret i1 %11, !dbg !13060
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17heb0e3acf5695a6a7E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13061 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13067, metadata !DIExpression()), !dbg !13069
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13068, metadata !DIExpression()), !dbg !13069
  %0 = load i8, ptr %self, align 1, !dbg !13069, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13069
  %_4 = zext i1 %1 to i64, !dbg !13069
  %2 = icmp eq i64 %_4, 0, !dbg !13069
  br i1 %2, label %bb3, label %bb1, !dbg !13069

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13069
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %3, align 8, !dbg !13069
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13069
  store i64 16, ptr %4, align 8, !dbg !13069
  br label %bb4, !dbg !13070

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13069
  store ptr @alloc_4d43d5d7bf152c99f3bc8ea52b75e43d, ptr %5, align 8, !dbg !13069
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13069
  store i64 21, ptr %6, align 8, !dbg !13069
  br label %bb4, !dbg !13070

bb2:                                              ; No predecessors!
  unreachable, !dbg !13069

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13069
  %8 = load ptr, ptr %7, align 8, !dbg !13069, !nonnull !25, !align !4372, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13069
  %10 = load i64, ptr %9, align 8, !dbg !13069, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13069
  ret i1 %11, !dbg !13071
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17he100055dc11e3eb1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13072 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13077, metadata !DIExpression()), !dbg !13079
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13078, metadata !DIExpression()), !dbg !13079
  store ptr %self, ptr %_7, align 8, !dbg !13080
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17heb995155c0c88de6E(ptr align 8 %f, ptr align 1 @alloc_285daa4d0b1023762cfae8e4b10d7b44, i64 15, ptr align 1 @alloc_6c342f467cee9eb46aaa013cf1ccd49c, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !13079
  ret i1 %0, !dbg !13081
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6d52b63a229fd19E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13082 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13087, metadata !DIExpression()), !dbg !13089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13088, metadata !DIExpression()), !dbg !13089
  store ptr %self, ptr %_7, align 8, !dbg !13090
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17heb995155c0c88de6E(ptr align 8 %f, ptr align 1 @alloc_d412c2ec2cb2f769019259776819e198, i64 10, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %_7, ptr align 8 @vtable.5) #8, !dbg !13089
  ret i1 %0, !dbg !13091
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h93b6cb697c323249E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13092 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13097, metadata !DIExpression()), !dbg !13099
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13098, metadata !DIExpression()), !dbg !13099
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !13100
  store ptr %0, ptr %_10, align 8, !dbg !13100
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hbd5899068aa8e699E(ptr align 8 %f, ptr align 1 @alloc_1e53ba104d58866e1181caf8b9b4ff0f, i64 18, ptr align 1 @alloc_48e50f37464ed1f26e22a292f2b34de7, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc_ac2844eb38dd880c45087eb2263984ec, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !13099
  ret i1 %1, !dbg !13101
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h04d65ea72fd869c5E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13102 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13105, metadata !DIExpression()), !dbg !13107
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13106, metadata !DIExpression()), !dbg !13107
  %0 = load i8, ptr %self, align 1, !dbg !13107, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13107
  %_4 = zext i1 %1 to i64, !dbg !13107
  %2 = icmp eq i64 %_4, 0, !dbg !13107
  br i1 %2, label %bb3, label %bb1, !dbg !13107

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13107
  store ptr @alloc_bf4db639885a360b75c94e25c1200b09, ptr %3, align 8, !dbg !13107
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13107
  store i64 12, ptr %4, align 8, !dbg !13107
  br label %bb4, !dbg !13108

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13107
  store ptr @alloc_c6ac8b74fec8dabeaf603ceb05cce202, ptr %5, align 8, !dbg !13107
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13107
  store i64 9, ptr %6, align 8, !dbg !13107
  br label %bb4, !dbg !13108

bb2:                                              ; No predecessors!
  unreachable, !dbg !13107

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13107
  %8 = load ptr, ptr %7, align 8, !dbg !13107, !nonnull !25, !align !4372, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13107
  %10 = load i64, ptr %9, align 8, !dbg !13107, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13107
  ret i1 %11, !dbg !13109
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h90133ec73ffa8c64E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13110 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13116, metadata !DIExpression()), !dbg !13124
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13117, metadata !DIExpression()), !dbg !13124
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13121, metadata !DIExpression()), !dbg !13125
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13122, metadata !DIExpression()), !dbg !13126
  %1 = load i64, ptr %self, align 8, !dbg !13124, !range !13127, !noundef !25
  %2 = sub i64 %1, 3, !dbg !13124
  %3 = icmp ule i64 %2, 1, !dbg !13124
  %4 = add i64 %2, 1, !dbg !13124
  %_3 = select i1 %3, i64 %4, i64 0, !dbg !13124
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13124

bb2:                                              ; preds = %start
  unreachable, !dbg !13124

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13128
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !13118, metadata !DIExpression()), !dbg !13129
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13130
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13130
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !13120, metadata !DIExpression()), !dbg !13131
  %5 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13132
  store ptr %5, ptr %__self_2, align 8, !dbg !13132
; call core::fmt::Formatter::debug_struct_field3_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h10c3000328824c80E(ptr align 8 %f, ptr align 1 @alloc_805c84506a9de2c27b85e017759cf18e, i64 6, ptr align 1 @alloc_41c8c1c0eecfc69de30a9c2c27b916de, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13133
  %7 = zext i1 %6 to i8, !dbg !13133
  store i8 %7, ptr %0, align 1, !dbg !13133
  br label %bb5, !dbg !13133

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3ba9f8e95362044024541af4b4058bfe, i64 9) #8, !dbg !13124
  %9 = zext i1 %8 to i8, !dbg !13124
  store i8 %9, ptr %0, align 1, !dbg !13124
  br label %bb5, !dbg !13124

bb1:                                              ; preds = %start
  %10 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13134
  store ptr %10, ptr %__self_0, align 8, !dbg !13134
; call core::fmt::Formatter::debug_tuple_field1_finish
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13135
  %12 = zext i1 %11 to i8, !dbg !13135
  store i8 %12, ptr %0, align 1, !dbg !13135
  br label %bb5, !dbg !13135

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %13 = load i8, ptr %0, align 1, !dbg !13136, !range !1562, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !13136
  ret i1 %14, !dbg !13136
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h6105a4b6d872eab6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13137 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13142, metadata !DIExpression()), !dbg !13150
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13143, metadata !DIExpression()), !dbg !13150
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13144, metadata !DIExpression()), !dbg !13151
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13146, metadata !DIExpression()), !dbg !13152
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13148, metadata !DIExpression()), !dbg !13153
  %_3 = load i64, ptr %self, align 8, !dbg !13150, !range !929, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13150

bb2:                                              ; preds = %start
  unreachable, !dbg !13150

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13154
  store ptr %1, ptr %__self_0, align 8, !dbg !13154
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_94657c504be2388292c096e8164cb1aa, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13155
  %3 = zext i1 %2 to i8, !dbg !13155
  store i8 %3, ptr %0, align 1, !dbg !13155
  br label %bb5, !dbg !13155

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13156
  store ptr %4, ptr %__self_01, align 8, !dbg !13156
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_d408b2d4a318285f06540f038d8f9567, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13157
  %6 = zext i1 %5 to i8, !dbg !13157
  store i8 %6, ptr %0, align 1, !dbg !13157
  br label %bb5, !dbg !13157

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13158
  store ptr %7, ptr %__self_02, align 8, !dbg !13158
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_255a2bfa7c3628a36355234172e1c706, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13159
  %9 = zext i1 %8 to i8, !dbg !13159
  store i8 %9, ptr %0, align 1, !dbg !13159
  br label %bb5, !dbg !13159

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13160, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !13160
  ret i1 %11, !dbg !13160
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h42ef955bae777177E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13161 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13167, metadata !DIExpression()), !dbg !13169
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13168, metadata !DIExpression()), !dbg !13169
  store ptr %self, ptr %_6, align 8, !dbg !13170
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_566508f82726b088e9b31614fbd7f6c0, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13169
  ret i1 %0, !dbg !13171
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hde4854cb384024ebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13172 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13178, metadata !DIExpression()), !dbg !13182
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13179, metadata !DIExpression()), !dbg !13182
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13180, metadata !DIExpression()), !dbg !13183
  %_3 = load i64, ptr %self, align 8, !dbg !13182, !range !929, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13182

bb2:                                              ; preds = %start
  unreachable, !dbg !13182

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13182
  %2 = zext i1 %1 to i8, !dbg !13182
  store i8 %2, ptr %0, align 1, !dbg !13182
  br label %bb5, !dbg !13182

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13182
  %4 = zext i1 %3 to i8, !dbg !13182
  store i8 %4, ptr %0, align 1, !dbg !13182
  br label %bb5, !dbg !13182

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13184
  store ptr %5, ptr %__self_0, align 8, !dbg !13184
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13185
  %7 = zext i1 %6 to i8, !dbg !13185
  store i8 %7, ptr %0, align 1, !dbg !13185
  br label %bb5, !dbg !13185

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13186, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !13186
  ret i1 %9, !dbg !13186
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17he07e49ecdad554f6E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13187 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13193, metadata !DIExpression()), !dbg !13195
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13194, metadata !DIExpression()), !dbg !13195
  %0 = load i8, ptr %self, align 1, !dbg !13195, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13195
  %_4 = zext i1 %1 to i64, !dbg !13195
  %2 = icmp eq i64 %_4, 0, !dbg !13195
  br i1 %2, label %bb3, label %bb1, !dbg !13195

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13195
  store ptr @alloc_70d0f5fb7518bbc6fd53a741e94dca51, ptr %3, align 8, !dbg !13195
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13195
  store i64 13, ptr %4, align 8, !dbg !13195
  br label %bb4, !dbg !13196

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13195
  store ptr @alloc_2c85744c717760a85b03e5ba9dac3a74, ptr %5, align 8, !dbg !13195
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13195
  store i64 19, ptr %6, align 8, !dbg !13195
  br label %bb4, !dbg !13196

bb2:                                              ; No predecessors!
  unreachable, !dbg !13195

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13195
  %8 = load ptr, ptr %7, align 8, !dbg !13195, !nonnull !25, !align !4372, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13195
  %10 = load i64, ptr %9, align 8, !dbg !13195, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13195
  ret i1 %11, !dbg !13197
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h133e32efcb8f70a8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13198 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13204, metadata !DIExpression()), !dbg !13208
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13205, metadata !DIExpression()), !dbg !13208
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13206, metadata !DIExpression()), !dbg !13209
  %_3 = load i64, ptr %self, align 8, !dbg !13208, !range !929, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13208

bb2:                                              ; preds = %start
  unreachable, !dbg !13208

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13208
  %2 = zext i1 %1 to i8, !dbg !13208
  store i8 %2, ptr %0, align 1, !dbg !13208
  br label %bb5, !dbg !13208

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13208
  %4 = zext i1 %3 to i8, !dbg !13208
  store i8 %4, ptr %0, align 1, !dbg !13208
  br label %bb5, !dbg !13208

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13210
  store ptr %5, ptr %__self_0, align 8, !dbg !13210
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13211
  %7 = zext i1 %6 to i8, !dbg !13211
  store i8 %7, ptr %0, align 1, !dbg !13211
  br label %bb5, !dbg !13211

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13212, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !13212
  ret i1 %9, !dbg !13212
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h75a4c49a54c146fdE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13213 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13219, metadata !DIExpression()), !dbg !13221
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13220, metadata !DIExpression()), !dbg !13221
  unreachable, !dbg !13221
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h5bca3111f179b879E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13222 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13228, metadata !DIExpression()), !dbg !13230
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13229, metadata !DIExpression()), !dbg !13230
  unreachable, !dbg !13230
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cfc00f916d2122dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13231 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13237, metadata !DIExpression()), !dbg !13239
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13238, metadata !DIExpression()), !dbg !13239
  unreachable, !dbg !13239
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h40d3e82f7e18482dE"(i64 %0) unnamed_addr #0 !dbg !13240 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13245, metadata !DIExpression()), !dbg !13246
  %2 = load i64, ptr %self, align 8, !dbg !13247, !noundef !25
  ret i64 %2, !dbg !13248
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %0) unnamed_addr #0 !dbg !13249 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13254, metadata !DIExpression()), !dbg !13255
  %2 = load i64, ptr %self, align 8, !dbg !13256, !noundef !25
  ret i64 %2, !dbg !13257
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hfc19431745db0101E"(i64 %0) unnamed_addr #0 !dbg !13258 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13263, metadata !DIExpression()), !dbg !13264
  %2 = load i64, ptr %self, align 8, !dbg !13265, !noundef !25
  ret i64 %2, !dbg !13266
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E"(i64 %0) unnamed_addr #0 !dbg !13267 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13272, metadata !DIExpression()), !dbg !13273
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13274
  %3 = load i64, ptr %1, align 8, !dbg !13274
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hfc19431745db0101E"(i64 %3) #8, !dbg !13274
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE(i64 %_2) #8, !dbg !13274
  ret i16 %4, !dbg !13275
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E"(i64 %0) unnamed_addr #0 !dbg !13276 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13281, metadata !DIExpression()), !dbg !13282
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13283
  %3 = load i64, ptr %1, align 8, !dbg !13283
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h40d3e82f7e18482dE"(i64 %3) #8, !dbg !13283
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE(i64 %_2) #8, !dbg !13283
  ret i16 %4, !dbg !13284
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E"(i64 %0) unnamed_addr #0 !dbg !13285 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13288, metadata !DIExpression()), !dbg !13289
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13290
  %3 = load i64, ptr %1, align 8, !dbg !13290
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %3) #8, !dbg !13290
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE(i64 %_2) #8, !dbg !13290
  ret i16 %4, !dbg !13291
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E"(i64 %0) unnamed_addr #0 !dbg !13292 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13295, metadata !DIExpression()), !dbg !13296
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13297
  %3 = load i64, ptr %1, align 8, !dbg !13297
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hfc19431745db0101E"(i64 %3) #8, !dbg !13297
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE(i64 %_2) #8, !dbg !13297
  ret i16 %4, !dbg !13298
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E"(i64 %0) unnamed_addr #0 !dbg !13299 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13302, metadata !DIExpression()), !dbg !13303
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13304
  %3 = load i64, ptr %1, align 8, !dbg !13304
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %3) #8, !dbg !13304
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE(i64 %_2) #8, !dbg !13304
  ret i16 %4, !dbg !13305
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E"(i64 %0) unnamed_addr #0 !dbg !13306 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13309, metadata !DIExpression()), !dbg !13310
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13311
  %3 = load i64, ptr %1, align 8, !dbg !13311
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h40d3e82f7e18482dE"(i64 %3) #8, !dbg !13311
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE(i64 %_2) #8, !dbg !13311
  ret i16 %4, !dbg !13312
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE"(i64 %0) unnamed_addr #0 !dbg !13313 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13316, metadata !DIExpression()), !dbg !13317
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13318
  %3 = load i64, ptr %1, align 8, !dbg !13318
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hfc19431745db0101E"(i64 %3) #8, !dbg !13318
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE(i64 %_2) #8, !dbg !13318
  ret i16 %4, !dbg !13319
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E"(i64 %0) unnamed_addr #0 !dbg !13320 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13323, metadata !DIExpression()), !dbg !13324
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13325
  %3 = load i64, ptr %1, align 8, !dbg !13325
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE"(i64 %3) #8, !dbg !13325
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE(i64 %_2) #8, !dbg !13325
  ret i16 %4, !dbg !13326
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h50b89cb376a2ff6aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13327 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13330, metadata !DIExpression()), !dbg !13332
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13331, metadata !DIExpression()), !dbg !13332
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10, i64 17) #8, !dbg !13332
  ret i1 %0, !dbg !13333
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h881617ce5ccd502bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13334 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13340, metadata !DIExpression()), !dbg !13342
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13341, metadata !DIExpression()), !dbg !13342
  %0 = load i8, ptr %self, align 1, !dbg !13342, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13342
  %_4 = zext i1 %1 to i64, !dbg !13342
  %2 = icmp eq i64 %_4, 0, !dbg !13342
  br i1 %2, label %bb3, label %bb1, !dbg !13342

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13342
  store ptr @alloc_46c8cf39a32c3e5dbefc978ba68743fb, ptr %3, align 8, !dbg !13342
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13342
  store i64 15, ptr %4, align 8, !dbg !13342
  br label %bb4, !dbg !13343

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13342
  store ptr @alloc_bfd03b28f1eb0f1516855fd7f594e951, ptr %5, align 8, !dbg !13342
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13342
  store i64 9, ptr %6, align 8, !dbg !13342
  br label %bb4, !dbg !13343

bb2:                                              ; No predecessors!
  unreachable, !dbg !13342

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13342
  %8 = load ptr, ptr %7, align 8, !dbg !13342, !nonnull !25, !align !4372, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13342
  %10 = load i64, ptr %9, align 8, !dbg !13342, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13342
  ret i1 %11, !dbg !13344
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa07a5fa842557c9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13345 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_290 = alloca i8, align 1
  %_285 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_277 = alloca i8, align 1
  %_273 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13354, metadata !DIExpression()), !dbg !13564
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13356, metadata !DIExpression()), !dbg !13565
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13358, metadata !DIExpression()), !dbg !13566
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13360, metadata !DIExpression()), !dbg !13567
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13362, metadata !DIExpression()), !dbg !13568
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13364, metadata !DIExpression()), !dbg !13569
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13366, metadata !DIExpression()), !dbg !13570
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13368, metadata !DIExpression()), !dbg !13571
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13370, metadata !DIExpression()), !dbg !13572
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13372, metadata !DIExpression()), !dbg !13573
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13374, metadata !DIExpression()), !dbg !13574
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13376, metadata !DIExpression()), !dbg !13575
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13378, metadata !DIExpression()), !dbg !13576
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13380, metadata !DIExpression()), !dbg !13577
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13382, metadata !DIExpression()), !dbg !13578
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13384, metadata !DIExpression()), !dbg !13579
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13386, metadata !DIExpression()), !dbg !13580
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13388, metadata !DIExpression()), !dbg !13581
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13390, metadata !DIExpression()), !dbg !13582
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13392, metadata !DIExpression()), !dbg !13583
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13394, metadata !DIExpression()), !dbg !13584
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13396, metadata !DIExpression()), !dbg !13585
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13398, metadata !DIExpression()), !dbg !13586
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13400, metadata !DIExpression()), !dbg !13587
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13402, metadata !DIExpression()), !dbg !13588
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13404, metadata !DIExpression()), !dbg !13589
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13406, metadata !DIExpression()), !dbg !13590
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13408, metadata !DIExpression()), !dbg !13591
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13410, metadata !DIExpression()), !dbg !13592
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13412, metadata !DIExpression()), !dbg !13593
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13414, metadata !DIExpression()), !dbg !13594
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13416, metadata !DIExpression()), !dbg !13595
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13418, metadata !DIExpression()), !dbg !13596
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13420, metadata !DIExpression()), !dbg !13597
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13422, metadata !DIExpression()), !dbg !13598
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13424, metadata !DIExpression()), !dbg !13599
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13426, metadata !DIExpression()), !dbg !13600
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13428, metadata !DIExpression()), !dbg !13601
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13430, metadata !DIExpression()), !dbg !13602
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13432, metadata !DIExpression()), !dbg !13603
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13434, metadata !DIExpression()), !dbg !13604
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13436, metadata !DIExpression()), !dbg !13605
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13438, metadata !DIExpression()), !dbg !13606
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13440, metadata !DIExpression()), !dbg !13607
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13442, metadata !DIExpression()), !dbg !13608
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13444, metadata !DIExpression()), !dbg !13609
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13446, metadata !DIExpression()), !dbg !13610
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13448, metadata !DIExpression()), !dbg !13611
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13450, metadata !DIExpression()), !dbg !13612
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13452, metadata !DIExpression()), !dbg !13613
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13454, metadata !DIExpression()), !dbg !13614
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13456, metadata !DIExpression()), !dbg !13615
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13458, metadata !DIExpression()), !dbg !13616
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13460, metadata !DIExpression()), !dbg !13617
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13462, metadata !DIExpression()), !dbg !13618
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13464, metadata !DIExpression()), !dbg !13619
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13466, metadata !DIExpression()), !dbg !13620
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13468, metadata !DIExpression()), !dbg !13621
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13470, metadata !DIExpression()), !dbg !13622
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13472, metadata !DIExpression()), !dbg !13623
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13474, metadata !DIExpression()), !dbg !13624
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13476, metadata !DIExpression()), !dbg !13625
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13478, metadata !DIExpression()), !dbg !13626
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13480, metadata !DIExpression()), !dbg !13627
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13482, metadata !DIExpression()), !dbg !13628
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13484, metadata !DIExpression()), !dbg !13629
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13486, metadata !DIExpression()), !dbg !13630
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13488, metadata !DIExpression()), !dbg !13631
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13490, metadata !DIExpression()), !dbg !13632
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13492, metadata !DIExpression()), !dbg !13633
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13494, metadata !DIExpression()), !dbg !13634
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13496, metadata !DIExpression()), !dbg !13635
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13498, metadata !DIExpression()), !dbg !13636
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13500, metadata !DIExpression()), !dbg !13637
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13502, metadata !DIExpression()), !dbg !13638
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13504, metadata !DIExpression()), !dbg !13639
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13506, metadata !DIExpression()), !dbg !13640
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13508, metadata !DIExpression()), !dbg !13641
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13510, metadata !DIExpression()), !dbg !13642
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13512, metadata !DIExpression()), !dbg !13643
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13514, metadata !DIExpression()), !dbg !13644
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13516, metadata !DIExpression()), !dbg !13645
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13518, metadata !DIExpression()), !dbg !13646
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13520, metadata !DIExpression()), !dbg !13647
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13522, metadata !DIExpression()), !dbg !13648
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13524, metadata !DIExpression()), !dbg !13649
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13526, metadata !DIExpression()), !dbg !13650
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13528, metadata !DIExpression()), !dbg !13651
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13530, metadata !DIExpression()), !dbg !13652
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13532, metadata !DIExpression()), !dbg !13653
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13534, metadata !DIExpression()), !dbg !13654
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13536, metadata !DIExpression()), !dbg !13655
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13538, metadata !DIExpression()), !dbg !13656
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13540, metadata !DIExpression()), !dbg !13657
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13542, metadata !DIExpression()), !dbg !13658
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13544, metadata !DIExpression()), !dbg !13659
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13548, metadata !DIExpression()), !dbg !13660
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13550, metadata !DIExpression()), !dbg !13661
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13552, metadata !DIExpression()), !dbg !13662
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13554, metadata !DIExpression()), !dbg !13663
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13556, metadata !DIExpression()), !dbg !13664
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13558, metadata !DIExpression()), !dbg !13665
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13560, metadata !DIExpression()), !dbg !13666
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13562, metadata !DIExpression()), !dbg !13667
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !13667
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13350, metadata !DIExpression()), !dbg !13668
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !13667
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13351, metadata !DIExpression()), !dbg !13669
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13352, metadata !DIExpression()), !dbg !13670
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13546, metadata !DIExpression()), !dbg !13671
  store i8 1, ptr %first, align 1, !dbg !13672
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hafeaf45a47527dcdE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_4, label %bb2, label %bb12, !dbg !13673

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb20ff76ccc1ec127E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_15, label %bb14, label %bb23, !dbg !13673

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !13674
  %_5 = xor i1 %_6, true, !dbg !13675
  br i1 %_5, label %bb3, label %bb8, !dbg !13675

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_12) #8, !dbg !13677
  %3 = zext i1 %2 to i8, !dbg !13677
  store i8 %3, ptr %_11, align 1, !dbg !13677
  %4 = load i8, ptr %_11, align 1, !dbg !13677, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !13677
  %_14 = zext i1 %5 to i64, !dbg !13677
  %6 = icmp eq i64 %_14, 0, !dbg !13677
  br i1 %6, label %bb12, label %bb11, !dbg !13677

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_8) #8, !dbg !13678
  %8 = zext i1 %7 to i8, !dbg !13678
  store i8 %8, ptr %_7, align 1, !dbg !13678
  %9 = load i8, ptr %_7, align 1, !dbg !13678, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !13678
  %_10 = zext i1 %10 to i64, !dbg !13678
  %11 = icmp eq i64 %_10, 0, !dbg !13678
  br i1 %11, label %bb8, label %bb7, !dbg !13678

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13679
  %13 = zext i1 %12 to i8, !dbg !13679
  store i8 %13, ptr %0, align 1, !dbg !13679
  br label %bb287, !dbg !13679

bb287:                                            ; preds = %bb286, %bb285, %bb280, %bb277, %bb272, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13680, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !13680
  ret i1 %15, !dbg !13680

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13681
  %17 = zext i1 %16 to i8, !dbg !13681
  store i8 %17, ptr %0, align 1, !dbg !13681
  br label %bb287, !dbg !13681

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_26 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hbeed0b53752a791fE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_26, label %bb25, label %bb34, !dbg !13673

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !13674
  %_16 = xor i1 %_17, true, !dbg !13675
  br i1 %_16, label %bb15, label %bb19, !dbg !13675

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_23) #8, !dbg !13677
  %20 = zext i1 %19 to i8, !dbg !13677
  store i8 %20, ptr %_22, align 1, !dbg !13677
  %21 = load i8, ptr %_22, align 1, !dbg !13677, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !13677
  %_25 = zext i1 %22 to i64, !dbg !13677
  %23 = icmp eq i64 %_25, 0, !dbg !13677
  br i1 %23, label %bb23, label %bb22, !dbg !13677

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_19) #8, !dbg !13678
  %25 = zext i1 %24 to i8, !dbg !13678
  store i8 %25, ptr %_18, align 1, !dbg !13678
  %26 = load i8, ptr %_18, align 1, !dbg !13678, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !13678
  %_21 = zext i1 %27 to i64, !dbg !13678
  %28 = icmp eq i64 %_21, 0, !dbg !13678
  br i1 %28, label %bb19, label %bb18, !dbg !13678

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13682
  %30 = zext i1 %29 to i8, !dbg !13682
  store i8 %30, ptr %0, align 1, !dbg !13682
  br label %bb287, !dbg !13682

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13683
  %32 = zext i1 %31 to i8, !dbg !13683
  store i8 %32, ptr %0, align 1, !dbg !13683
  br label %bb287, !dbg !13683

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_37 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h1bde0ccb849fb1b3E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_37, label %bb36, label %bb45, !dbg !13673

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !13674
  %_27 = xor i1 %_28, true, !dbg !13675
  br i1 %_27, label %bb26, label %bb30, !dbg !13675

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_4a70e343dc779c31ae78142f428af841, i64 15) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_34) #8, !dbg !13677
  %35 = zext i1 %34 to i8, !dbg !13677
  store i8 %35, ptr %_33, align 1, !dbg !13677
  %36 = load i8, ptr %_33, align 1, !dbg !13677, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !13677
  %_36 = zext i1 %37 to i64, !dbg !13677
  %38 = icmp eq i64 %_36, 0, !dbg !13677
  br i1 %38, label %bb34, label %bb33, !dbg !13677

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_30) #8, !dbg !13678
  %40 = zext i1 %39 to i8, !dbg !13678
  store i8 %40, ptr %_29, align 1, !dbg !13678
  %41 = load i8, ptr %_29, align 1, !dbg !13678, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !13678
  %_32 = zext i1 %42 to i64, !dbg !13678
  %43 = icmp eq i64 %_32, 0, !dbg !13678
  br i1 %43, label %bb30, label %bb29, !dbg !13678

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13684
  %45 = zext i1 %44 to i8, !dbg !13684
  store i8 %45, ptr %0, align 1, !dbg !13684
  br label %bb287, !dbg !13684

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13685
  %47 = zext i1 %46 to i8, !dbg !13685
  store i8 %47, ptr %0, align 1, !dbg !13685
  br label %bb287, !dbg !13685

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_48 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h74254688404b35e3E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_48, label %bb47, label %bb56, !dbg !13673

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !13674
  %_38 = xor i1 %_39, true, !dbg !13675
  br i1 %_38, label %bb37, label %bb41, !dbg !13675

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_dafaffa2078a5eff3d59803b86ffd622, i64 13) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_45) #8, !dbg !13677
  %50 = zext i1 %49 to i8, !dbg !13677
  store i8 %50, ptr %_44, align 1, !dbg !13677
  %51 = load i8, ptr %_44, align 1, !dbg !13677, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !13677
  %_47 = zext i1 %52 to i64, !dbg !13677
  %53 = icmp eq i64 %_47, 0, !dbg !13677
  br i1 %53, label %bb45, label %bb44, !dbg !13677

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_41) #8, !dbg !13678
  %55 = zext i1 %54 to i8, !dbg !13678
  store i8 %55, ptr %_40, align 1, !dbg !13678
  %56 = load i8, ptr %_40, align 1, !dbg !13678, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !13678
  %_43 = zext i1 %57 to i64, !dbg !13678
  %58 = icmp eq i64 %_43, 0, !dbg !13678
  br i1 %58, label %bb41, label %bb40, !dbg !13678

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13686
  %60 = zext i1 %59 to i8, !dbg !13686
  store i8 %60, ptr %0, align 1, !dbg !13686
  br label %bb287, !dbg !13686

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13687
  %62 = zext i1 %61 to i8, !dbg !13687
  store i8 %62, ptr %0, align 1, !dbg !13687
  br label %bb287, !dbg !13687

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_59 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h3324b69822ab18e8E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_59, label %bb58, label %bb67, !dbg !13673

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !13674
  %_49 = xor i1 %_50, true, !dbg !13675
  br i1 %_49, label %bb48, label %bb52, !dbg !13675

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_df690a2a46b93ddfad910ba9bbe39b79, i64 8) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_56) #8, !dbg !13677
  %65 = zext i1 %64 to i8, !dbg !13677
  store i8 %65, ptr %_55, align 1, !dbg !13677
  %66 = load i8, ptr %_55, align 1, !dbg !13677, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !13677
  %_58 = zext i1 %67 to i64, !dbg !13677
  %68 = icmp eq i64 %_58, 0, !dbg !13677
  br i1 %68, label %bb56, label %bb55, !dbg !13677

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_52) #8, !dbg !13678
  %70 = zext i1 %69 to i8, !dbg !13678
  store i8 %70, ptr %_51, align 1, !dbg !13678
  %71 = load i8, ptr %_51, align 1, !dbg !13678, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !13678
  %_54 = zext i1 %72 to i64, !dbg !13678
  %73 = icmp eq i64 %_54, 0, !dbg !13678
  br i1 %73, label %bb52, label %bb51, !dbg !13678

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13688
  %75 = zext i1 %74 to i8, !dbg !13688
  store i8 %75, ptr %0, align 1, !dbg !13688
  br label %bb287, !dbg !13688

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13689
  %77 = zext i1 %76 to i8, !dbg !13689
  store i8 %77, ptr %0, align 1, !dbg !13689
  br label %bb287, !dbg !13689

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_70 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h609c3a40518bdc75E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_70, label %bb69, label %bb78, !dbg !13673

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !13674
  %_60 = xor i1 %_61, true, !dbg !13675
  br i1 %_60, label %bb59, label %bb63, !dbg !13675

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_67) #8, !dbg !13677
  %80 = zext i1 %79 to i8, !dbg !13677
  store i8 %80, ptr %_66, align 1, !dbg !13677
  %81 = load i8, ptr %_66, align 1, !dbg !13677, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !13677
  %_69 = zext i1 %82 to i64, !dbg !13677
  %83 = icmp eq i64 %_69, 0, !dbg !13677
  br i1 %83, label %bb67, label %bb66, !dbg !13677

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_63) #8, !dbg !13678
  %85 = zext i1 %84 to i8, !dbg !13678
  store i8 %85, ptr %_62, align 1, !dbg !13678
  %86 = load i8, ptr %_62, align 1, !dbg !13678, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !13678
  %_65 = zext i1 %87 to i64, !dbg !13678
  %88 = icmp eq i64 %_65, 0, !dbg !13678
  br i1 %88, label %bb63, label %bb62, !dbg !13678

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13690
  %90 = zext i1 %89 to i8, !dbg !13690
  store i8 %90, ptr %0, align 1, !dbg !13690
  br label %bb287, !dbg !13690

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13691
  %92 = zext i1 %91 to i8, !dbg !13691
  store i8 %92, ptr %0, align 1, !dbg !13691
  br label %bb287, !dbg !13691

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_81 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h3b8b3a307f5e7795E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_81, label %bb80, label %bb89, !dbg !13673

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !13674
  %_71 = xor i1 %_72, true, !dbg !13675
  br i1 %_71, label %bb70, label %bb74, !dbg !13675

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_41a8ce9be0bffda31b3d408290af97da, i64 5) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_78) #8, !dbg !13677
  %95 = zext i1 %94 to i8, !dbg !13677
  store i8 %95, ptr %_77, align 1, !dbg !13677
  %96 = load i8, ptr %_77, align 1, !dbg !13677, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !13677
  %_80 = zext i1 %97 to i64, !dbg !13677
  %98 = icmp eq i64 %_80, 0, !dbg !13677
  br i1 %98, label %bb78, label %bb77, !dbg !13677

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_74) #8, !dbg !13678
  %100 = zext i1 %99 to i8, !dbg !13678
  store i8 %100, ptr %_73, align 1, !dbg !13678
  %101 = load i8, ptr %_73, align 1, !dbg !13678, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !13678
  %_76 = zext i1 %102 to i64, !dbg !13678
  %103 = icmp eq i64 %_76, 0, !dbg !13678
  br i1 %103, label %bb74, label %bb73, !dbg !13678

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13692
  %105 = zext i1 %104 to i8, !dbg !13692
  store i8 %105, ptr %0, align 1, !dbg !13692
  br label %bb287, !dbg !13692

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13693
  %107 = zext i1 %106 to i8, !dbg !13693
  store i8 %107, ptr %0, align 1, !dbg !13693
  br label %bb287, !dbg !13693

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_92 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h70f9e54c89e74e4dE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_92, label %bb91, label %bb100, !dbg !13673

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !13674
  %_82 = xor i1 %_83, true, !dbg !13675
  br i1 %_82, label %bb81, label %bb85, !dbg !13675

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_54d135570180754451080559d9111855, i64 9) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_89) #8, !dbg !13677
  %110 = zext i1 %109 to i8, !dbg !13677
  store i8 %110, ptr %_88, align 1, !dbg !13677
  %111 = load i8, ptr %_88, align 1, !dbg !13677, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !13677
  %_91 = zext i1 %112 to i64, !dbg !13677
  %113 = icmp eq i64 %_91, 0, !dbg !13677
  br i1 %113, label %bb89, label %bb88, !dbg !13677

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_85) #8, !dbg !13678
  %115 = zext i1 %114 to i8, !dbg !13678
  store i8 %115, ptr %_84, align 1, !dbg !13678
  %116 = load i8, ptr %_84, align 1, !dbg !13678, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !13678
  %_87 = zext i1 %117 to i64, !dbg !13678
  %118 = icmp eq i64 %_87, 0, !dbg !13678
  br i1 %118, label %bb85, label %bb84, !dbg !13678

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13694
  %120 = zext i1 %119 to i8, !dbg !13694
  store i8 %120, ptr %0, align 1, !dbg !13694
  br label %bb287, !dbg !13694

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13695
  %122 = zext i1 %121 to i8, !dbg !13695
  store i8 %122, ptr %0, align 1, !dbg !13695
  br label %bb287, !dbg !13695

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_103 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h260748b550db9419E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_103, label %bb102, label %bb111, !dbg !13673

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !13674
  %_93 = xor i1 %_94, true, !dbg !13675
  br i1 %_93, label %bb92, label %bb96, !dbg !13675

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_f42e391d754b8bfb22f215449ac9bf70, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_100) #8, !dbg !13677
  %125 = zext i1 %124 to i8, !dbg !13677
  store i8 %125, ptr %_99, align 1, !dbg !13677
  %126 = load i8, ptr %_99, align 1, !dbg !13677, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !13677
  %_102 = zext i1 %127 to i64, !dbg !13677
  %128 = icmp eq i64 %_102, 0, !dbg !13677
  br i1 %128, label %bb100, label %bb99, !dbg !13677

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_96) #8, !dbg !13678
  %130 = zext i1 %129 to i8, !dbg !13678
  store i8 %130, ptr %_95, align 1, !dbg !13678
  %131 = load i8, ptr %_95, align 1, !dbg !13678, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !13678
  %_98 = zext i1 %132 to i64, !dbg !13678
  %133 = icmp eq i64 %_98, 0, !dbg !13678
  br i1 %133, label %bb96, label %bb95, !dbg !13678

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13696
  %135 = zext i1 %134 to i8, !dbg !13696
  store i8 %135, ptr %0, align 1, !dbg !13696
  br label %bb287, !dbg !13696

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13697
  %137 = zext i1 %136 to i8, !dbg !13697
  store i8 %137, ptr %0, align 1, !dbg !13697
  br label %bb287, !dbg !13697

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h57b3a442e015d1b6E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_114, label %bb113, label %bb122, !dbg !13673

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !13674
  %_104 = xor i1 %_105, true, !dbg !13675
  br i1 %_104, label %bb103, label %bb107, !dbg !13675

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3ace88701dbfa5797defbe569bd66cce, i64 5) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_111) #8, !dbg !13677
  %140 = zext i1 %139 to i8, !dbg !13677
  store i8 %140, ptr %_110, align 1, !dbg !13677
  %141 = load i8, ptr %_110, align 1, !dbg !13677, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !13677
  %_113 = zext i1 %142 to i64, !dbg !13677
  %143 = icmp eq i64 %_113, 0, !dbg !13677
  br i1 %143, label %bb111, label %bb110, !dbg !13677

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_107) #8, !dbg !13678
  %145 = zext i1 %144 to i8, !dbg !13678
  store i8 %145, ptr %_106, align 1, !dbg !13678
  %146 = load i8, ptr %_106, align 1, !dbg !13678, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !13678
  %_109 = zext i1 %147 to i64, !dbg !13678
  %148 = icmp eq i64 %_109, 0, !dbg !13678
  br i1 %148, label %bb107, label %bb106, !dbg !13678

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13698
  %150 = zext i1 %149 to i8, !dbg !13698
  store i8 %150, ptr %0, align 1, !dbg !13698
  br label %bb287, !dbg !13698

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13699
  %152 = zext i1 %151 to i8, !dbg !13699
  store i8 %152, ptr %0, align 1, !dbg !13699
  br label %bb287, !dbg !13699

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_125 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117ha69edf236bb0bf3cE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_125, label %bb124, label %bb133, !dbg !13673

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !13674
  %_115 = xor i1 %_116, true, !dbg !13675
  br i1 %_115, label %bb114, label %bb118, !dbg !13675

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ceacba38f9a100163241bf15528d8f0b, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_122) #8, !dbg !13677
  %155 = zext i1 %154 to i8, !dbg !13677
  store i8 %155, ptr %_121, align 1, !dbg !13677
  %156 = load i8, ptr %_121, align 1, !dbg !13677, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !13677
  %_124 = zext i1 %157 to i64, !dbg !13677
  %158 = icmp eq i64 %_124, 0, !dbg !13677
  br i1 %158, label %bb122, label %bb121, !dbg !13677

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_118) #8, !dbg !13678
  %160 = zext i1 %159 to i8, !dbg !13678
  store i8 %160, ptr %_117, align 1, !dbg !13678
  %161 = load i8, ptr %_117, align 1, !dbg !13678, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !13678
  %_120 = zext i1 %162 to i64, !dbg !13678
  %163 = icmp eq i64 %_120, 0, !dbg !13678
  br i1 %163, label %bb118, label %bb117, !dbg !13678

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13700
  %165 = zext i1 %164 to i8, !dbg !13700
  store i8 %165, ptr %0, align 1, !dbg !13700
  br label %bb287, !dbg !13700

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13701
  %167 = zext i1 %166 to i8, !dbg !13701
  store i8 %167, ptr %0, align 1, !dbg !13701
  br label %bb287, !dbg !13701

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_136 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217hf6fba838f7329758E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_136, label %bb135, label %bb144, !dbg !13673

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !13674
  %_126 = xor i1 %_127, true, !dbg !13675
  br i1 %_126, label %bb125, label %bb129, !dbg !13675

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_92edb757e61ffda4211bf210439c8bfe, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_133) #8, !dbg !13677
  %170 = zext i1 %169 to i8, !dbg !13677
  store i8 %170, ptr %_132, align 1, !dbg !13677
  %171 = load i8, ptr %_132, align 1, !dbg !13677, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !13677
  %_135 = zext i1 %172 to i64, !dbg !13677
  %173 = icmp eq i64 %_135, 0, !dbg !13677
  br i1 %173, label %bb133, label %bb132, !dbg !13677

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_129) #8, !dbg !13678
  %175 = zext i1 %174 to i8, !dbg !13678
  store i8 %175, ptr %_128, align 1, !dbg !13678
  %176 = load i8, ptr %_128, align 1, !dbg !13678, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !13678
  %_131 = zext i1 %177 to i64, !dbg !13678
  %178 = icmp eq i64 %_131, 0, !dbg !13678
  br i1 %178, label %bb129, label %bb128, !dbg !13678

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13702
  %180 = zext i1 %179 to i8, !dbg !13702
  store i8 %180, ptr %0, align 1, !dbg !13702
  br label %bb287, !dbg !13702

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13703
  %182 = zext i1 %181 to i8, !dbg !13703
  store i8 %182, ptr %0, align 1, !dbg !13703
  br label %bb287, !dbg !13703

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_147 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h611105a69d9445ffE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_147, label %bb146, label %bb155, !dbg !13673

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !13674
  %_137 = xor i1 %_138, true, !dbg !13675
  br i1 %_137, label %bb136, label %bb140, !dbg !13675

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_5a7eac48c026860f717ab651c379a98d, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_144) #8, !dbg !13677
  %185 = zext i1 %184 to i8, !dbg !13677
  store i8 %185, ptr %_143, align 1, !dbg !13677
  %186 = load i8, ptr %_143, align 1, !dbg !13677, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !13677
  %_146 = zext i1 %187 to i64, !dbg !13677
  %188 = icmp eq i64 %_146, 0, !dbg !13677
  br i1 %188, label %bb144, label %bb143, !dbg !13677

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_140) #8, !dbg !13678
  %190 = zext i1 %189 to i8, !dbg !13678
  store i8 %190, ptr %_139, align 1, !dbg !13678
  %191 = load i8, ptr %_139, align 1, !dbg !13678, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !13678
  %_142 = zext i1 %192 to i64, !dbg !13678
  %193 = icmp eq i64 %_142, 0, !dbg !13678
  br i1 %193, label %bb140, label %bb139, !dbg !13678

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13704
  %195 = zext i1 %194 to i8, !dbg !13704
  store i8 %195, ptr %0, align 1, !dbg !13704
  br label %bb287, !dbg !13704

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13705
  %197 = zext i1 %196 to i8, !dbg !13705
  store i8 %197, ptr %0, align 1, !dbg !13705
  br label %bb287, !dbg !13705

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_158 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h7580aa4b9f149714E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_158, label %bb157, label %bb166, !dbg !13673

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !13674
  %_148 = xor i1 %_149, true, !dbg !13675
  br i1 %_148, label %bb147, label %bb151, !dbg !13675

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_eafdc2fc022de29bf3865126c27f395d, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_155) #8, !dbg !13677
  %200 = zext i1 %199 to i8, !dbg !13677
  store i8 %200, ptr %_154, align 1, !dbg !13677
  %201 = load i8, ptr %_154, align 1, !dbg !13677, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !13677
  %_157 = zext i1 %202 to i64, !dbg !13677
  %203 = icmp eq i64 %_157, 0, !dbg !13677
  br i1 %203, label %bb155, label %bb154, !dbg !13677

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_151) #8, !dbg !13678
  %205 = zext i1 %204 to i8, !dbg !13678
  store i8 %205, ptr %_150, align 1, !dbg !13678
  %206 = load i8, ptr %_150, align 1, !dbg !13678, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !13678
  %_153 = zext i1 %207 to i64, !dbg !13678
  %208 = icmp eq i64 %_153, 0, !dbg !13678
  br i1 %208, label %bb151, label %bb150, !dbg !13678

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13706
  %210 = zext i1 %209 to i8, !dbg !13706
  store i8 %210, ptr %0, align 1, !dbg !13706
  br label %bb287, !dbg !13706

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13707
  %212 = zext i1 %211 to i8, !dbg !13707
  store i8 %212, ptr %0, align 1, !dbg !13707
  br label %bb287, !dbg !13707

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_169 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h44afddd37bccc851E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_169, label %bb168, label %bb177, !dbg !13673

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !13674
  %_159 = xor i1 %_160, true, !dbg !13675
  br i1 %_159, label %bb158, label %bb162, !dbg !13675

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c96d9278b59346ccfdcb09ad903ad7ac, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_166) #8, !dbg !13677
  %215 = zext i1 %214 to i8, !dbg !13677
  store i8 %215, ptr %_165, align 1, !dbg !13677
  %216 = load i8, ptr %_165, align 1, !dbg !13677, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !13677
  %_168 = zext i1 %217 to i64, !dbg !13677
  %218 = icmp eq i64 %_168, 0, !dbg !13677
  br i1 %218, label %bb166, label %bb165, !dbg !13677

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_162) #8, !dbg !13678
  %220 = zext i1 %219 to i8, !dbg !13678
  store i8 %220, ptr %_161, align 1, !dbg !13678
  %221 = load i8, ptr %_161, align 1, !dbg !13678, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !13678
  %_164 = zext i1 %222 to i64, !dbg !13678
  %223 = icmp eq i64 %_164, 0, !dbg !13678
  br i1 %223, label %bb162, label %bb161, !dbg !13678

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13708
  %225 = zext i1 %224 to i8, !dbg !13708
  store i8 %225, ptr %0, align 1, !dbg !13708
  br label %bb287, !dbg !13708

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13709
  %227 = zext i1 %226 to i8, !dbg !13709
  store i8 %227, ptr %0, align 1, !dbg !13709
  br label %bb287, !dbg !13709

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_180 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h17d74ed8b68cceeeE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_180, label %bb179, label %bb188, !dbg !13673

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !13674
  %_170 = xor i1 %_171, true, !dbg !13675
  br i1 %_170, label %bb169, label %bb173, !dbg !13675

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_29b2c604ae79ad34fd4794fe8fe1e55d, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_177) #8, !dbg !13677
  %230 = zext i1 %229 to i8, !dbg !13677
  store i8 %230, ptr %_176, align 1, !dbg !13677
  %231 = load i8, ptr %_176, align 1, !dbg !13677, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !13677
  %_179 = zext i1 %232 to i64, !dbg !13677
  %233 = icmp eq i64 %_179, 0, !dbg !13677
  br i1 %233, label %bb177, label %bb176, !dbg !13677

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_173) #8, !dbg !13678
  %235 = zext i1 %234 to i8, !dbg !13678
  store i8 %235, ptr %_172, align 1, !dbg !13678
  %236 = load i8, ptr %_172, align 1, !dbg !13678, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !13678
  %_175 = zext i1 %237 to i64, !dbg !13678
  %238 = icmp eq i64 %_175, 0, !dbg !13678
  br i1 %238, label %bb173, label %bb172, !dbg !13678

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13710
  %240 = zext i1 %239 to i8, !dbg !13710
  store i8 %240, ptr %0, align 1, !dbg !13710
  br label %bb287, !dbg !13710

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13711
  %242 = zext i1 %241 to i8, !dbg !13711
  store i8 %242, ptr %0, align 1, !dbg !13711
  br label %bb287, !dbg !13711

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717hfcf68363db2a3934E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_191, label %bb190, label %bb199, !dbg !13673

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_182 = trunc i8 %243 to i1, !dbg !13674
  %_181 = xor i1 %_182, true, !dbg !13675
  br i1 %_181, label %bb180, label %bb184, !dbg !13675

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_9cfed65a90167f569ceede92e32ecd41, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_188) #8, !dbg !13677
  %245 = zext i1 %244 to i8, !dbg !13677
  store i8 %245, ptr %_187, align 1, !dbg !13677
  %246 = load i8, ptr %_187, align 1, !dbg !13677, !range !1562, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !13677
  %_190 = zext i1 %247 to i64, !dbg !13677
  %248 = icmp eq i64 %_190, 0, !dbg !13677
  br i1 %248, label %bb188, label %bb187, !dbg !13677

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_184) #8, !dbg !13678
  %250 = zext i1 %249 to i8, !dbg !13678
  store i8 %250, ptr %_183, align 1, !dbg !13678
  %251 = load i8, ptr %_183, align 1, !dbg !13678, !range !1562, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !13678
  %_186 = zext i1 %252 to i64, !dbg !13678
  %253 = icmp eq i64 %_186, 0, !dbg !13678
  br i1 %253, label %bb184, label %bb183, !dbg !13678

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13712
  %255 = zext i1 %254 to i8, !dbg !13712
  store i8 %255, ptr %0, align 1, !dbg !13712
  br label %bb287, !dbg !13712

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13713
  %257 = zext i1 %256 to i8, !dbg !13713
  store i8 %257, ptr %0, align 1, !dbg !13713
  br label %bb287, !dbg !13713

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_202 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h2771d7ee30cca7e5E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_202, label %bb201, label %bb210, !dbg !13673

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_193 = trunc i8 %258 to i1, !dbg !13674
  %_192 = xor i1 %_193, true, !dbg !13675
  br i1 %_192, label %bb191, label %bb195, !dbg !13675

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_ef70afa07e97f03ea0d6b174f2b260dc, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_199) #8, !dbg !13677
  %260 = zext i1 %259 to i8, !dbg !13677
  store i8 %260, ptr %_198, align 1, !dbg !13677
  %261 = load i8, ptr %_198, align 1, !dbg !13677, !range !1562, !noundef !25
  %262 = trunc i8 %261 to i1, !dbg !13677
  %_201 = zext i1 %262 to i64, !dbg !13677
  %263 = icmp eq i64 %_201, 0, !dbg !13677
  br i1 %263, label %bb199, label %bb198, !dbg !13677

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_195) #8, !dbg !13678
  %265 = zext i1 %264 to i8, !dbg !13678
  store i8 %265, ptr %_194, align 1, !dbg !13678
  %266 = load i8, ptr %_194, align 1, !dbg !13678, !range !1562, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !13678
  %_197 = zext i1 %267 to i64, !dbg !13678
  %268 = icmp eq i64 %_197, 0, !dbg !13678
  br i1 %268, label %bb195, label %bb194, !dbg !13678

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13714
  %270 = zext i1 %269 to i8, !dbg !13714
  store i8 %270, ptr %0, align 1, !dbg !13714
  br label %bb287, !dbg !13714

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13715
  %272 = zext i1 %271 to i8, !dbg !13715
  store i8 %272, ptr %0, align 1, !dbg !13715
  br label %bb287, !dbg !13715

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_213 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917hbcb503840f979e9eE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_213, label %bb212, label %bb221, !dbg !13673

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_204 = trunc i8 %273 to i1, !dbg !13674
  %_203 = xor i1 %_204, true, !dbg !13675
  br i1 %_203, label %bb202, label %bb206, !dbg !13675

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_b5acc0dad1b60c33a9330540645b56db, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_210) #8, !dbg !13677
  %275 = zext i1 %274 to i8, !dbg !13677
  store i8 %275, ptr %_209, align 1, !dbg !13677
  %276 = load i8, ptr %_209, align 1, !dbg !13677, !range !1562, !noundef !25
  %277 = trunc i8 %276 to i1, !dbg !13677
  %_212 = zext i1 %277 to i64, !dbg !13677
  %278 = icmp eq i64 %_212, 0, !dbg !13677
  br i1 %278, label %bb210, label %bb209, !dbg !13677

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_206) #8, !dbg !13678
  %280 = zext i1 %279 to i8, !dbg !13678
  store i8 %280, ptr %_205, align 1, !dbg !13678
  %281 = load i8, ptr %_205, align 1, !dbg !13678, !range !1562, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !13678
  %_208 = zext i1 %282 to i64, !dbg !13678
  %283 = icmp eq i64 %_208, 0, !dbg !13678
  br i1 %283, label %bb206, label %bb205, !dbg !13678

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13716
  %285 = zext i1 %284 to i8, !dbg !13716
  store i8 %285, ptr %0, align 1, !dbg !13716
  br label %bb287, !dbg !13716

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13717
  %287 = zext i1 %286 to i8, !dbg !13717
  store i8 %287, ptr %0, align 1, !dbg !13717
  br label %bb287, !dbg !13717

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017hc99dfbf1d2b29d5bE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_224, label %bb223, label %bb232, !dbg !13673

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_215 = trunc i8 %288 to i1, !dbg !13674
  %_214 = xor i1 %_215, true, !dbg !13675
  br i1 %_214, label %bb213, label %bb217, !dbg !13675

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6ac50574536ff49aa367f62b88c020ad, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_221) #8, !dbg !13677
  %290 = zext i1 %289 to i8, !dbg !13677
  store i8 %290, ptr %_220, align 1, !dbg !13677
  %291 = load i8, ptr %_220, align 1, !dbg !13677, !range !1562, !noundef !25
  %292 = trunc i8 %291 to i1, !dbg !13677
  %_223 = zext i1 %292 to i64, !dbg !13677
  %293 = icmp eq i64 %_223, 0, !dbg !13677
  br i1 %293, label %bb221, label %bb220, !dbg !13677

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_217) #8, !dbg !13678
  %295 = zext i1 %294 to i8, !dbg !13678
  store i8 %295, ptr %_216, align 1, !dbg !13678
  %296 = load i8, ptr %_216, align 1, !dbg !13678, !range !1562, !noundef !25
  %297 = trunc i8 %296 to i1, !dbg !13678
  %_219 = zext i1 %297 to i64, !dbg !13678
  %298 = icmp eq i64 %_219, 0, !dbg !13678
  br i1 %298, label %bb217, label %bb216, !dbg !13678

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13718
  %300 = zext i1 %299 to i8, !dbg !13718
  store i8 %300, ptr %0, align 1, !dbg !13718
  br label %bb287, !dbg !13718

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13719
  %302 = zext i1 %301 to i8, !dbg !13719
  store i8 %302, ptr %0, align 1, !dbg !13719
  br label %bb287, !dbg !13719

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_235 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h3585348fcd6eaacdE"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_235, label %bb234, label %bb243, !dbg !13673

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_226 = trunc i8 %303 to i1, !dbg !13674
  %_225 = xor i1 %_226, true, !dbg !13675
  br i1 %_225, label %bb224, label %bb228, !dbg !13675

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_84a60f40cc665e993380e8869e013c65, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_232) #8, !dbg !13677
  %305 = zext i1 %304 to i8, !dbg !13677
  store i8 %305, ptr %_231, align 1, !dbg !13677
  %306 = load i8, ptr %_231, align 1, !dbg !13677, !range !1562, !noundef !25
  %307 = trunc i8 %306 to i1, !dbg !13677
  %_234 = zext i1 %307 to i64, !dbg !13677
  %308 = icmp eq i64 %_234, 0, !dbg !13677
  br i1 %308, label %bb232, label %bb231, !dbg !13677

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_228) #8, !dbg !13678
  %310 = zext i1 %309 to i8, !dbg !13678
  store i8 %310, ptr %_227, align 1, !dbg !13678
  %311 = load i8, ptr %_227, align 1, !dbg !13678, !range !1562, !noundef !25
  %312 = trunc i8 %311 to i1, !dbg !13678
  %_230 = zext i1 %312 to i64, !dbg !13678
  %313 = icmp eq i64 %_230, 0, !dbg !13678
  br i1 %313, label %bb228, label %bb227, !dbg !13678

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13720
  %315 = zext i1 %314 to i8, !dbg !13720
  store i8 %315, ptr %0, align 1, !dbg !13720
  br label %bb287, !dbg !13720

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13721
  %317 = zext i1 %316 to i8, !dbg !13721
  store i8 %317, ptr %0, align 1, !dbg !13721
  br label %bb287, !dbg !13721

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_246 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217hadafd29297940c07E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_246, label %bb245, label %bb254, !dbg !13673

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_237 = trunc i8 %318 to i1, !dbg !13674
  %_236 = xor i1 %_237, true, !dbg !13675
  br i1 %_236, label %bb235, label %bb239, !dbg !13675

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_c1ee36a2ca5655f338c32dfb0848c1c2, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_243) #8, !dbg !13677
  %320 = zext i1 %319 to i8, !dbg !13677
  store i8 %320, ptr %_242, align 1, !dbg !13677
  %321 = load i8, ptr %_242, align 1, !dbg !13677, !range !1562, !noundef !25
  %322 = trunc i8 %321 to i1, !dbg !13677
  %_245 = zext i1 %322 to i64, !dbg !13677
  %323 = icmp eq i64 %_245, 0, !dbg !13677
  br i1 %323, label %bb243, label %bb242, !dbg !13677

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_239) #8, !dbg !13678
  %325 = zext i1 %324 to i8, !dbg !13678
  store i8 %325, ptr %_238, align 1, !dbg !13678
  %326 = load i8, ptr %_238, align 1, !dbg !13678, !range !1562, !noundef !25
  %327 = trunc i8 %326 to i1, !dbg !13678
  %_241 = zext i1 %327 to i64, !dbg !13678
  %328 = icmp eq i64 %_241, 0, !dbg !13678
  br i1 %328, label %bb239, label %bb238, !dbg !13678

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13722
  %330 = zext i1 %329 to i8, !dbg !13722
  store i8 %330, ptr %0, align 1, !dbg !13722
  br label %bb287, !dbg !13722

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13723
  %332 = zext i1 %331 to i8, !dbg !13723
  store i8 %332, ptr %0, align 1, !dbg !13723
  br label %bb287, !dbg !13723

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_257 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17he06f29708cc8a018E"(ptr align 8 %self) #8, !dbg !13673
  br i1 %_257, label %bb256, label %bb265, !dbg !13673

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_248 = trunc i8 %333 to i1, !dbg !13674
  %_247 = xor i1 %_248, true, !dbg !13675
  br i1 %_247, label %bb246, label %bb250, !dbg !13675

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_6c9c238293b27621b285d3f3f0315ab2, i64 6) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_254) #8, !dbg !13677
  %335 = zext i1 %334 to i8, !dbg !13677
  store i8 %335, ptr %_253, align 1, !dbg !13677
  %336 = load i8, ptr %_253, align 1, !dbg !13677, !range !1562, !noundef !25
  %337 = trunc i8 %336 to i1, !dbg !13677
  %_256 = zext i1 %337 to i64, !dbg !13677
  %338 = icmp eq i64 %_256, 0, !dbg !13677
  br i1 %338, label %bb254, label %bb253, !dbg !13677

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_250) #8, !dbg !13678
  %340 = zext i1 %339 to i8, !dbg !13678
  store i8 %340, ptr %_249, align 1, !dbg !13678
  %341 = load i8, ptr %_249, align 1, !dbg !13678, !range !1562, !noundef !25
  %342 = trunc i8 %341 to i1, !dbg !13678
  %_252 = zext i1 %342 to i64, !dbg !13678
  %343 = icmp eq i64 %_252, 0, !dbg !13678
  br i1 %343, label %bb250, label %bb249, !dbg !13678

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13724
  %345 = zext i1 %344 to i8, !dbg !13724
  store i8 %345, ptr %0, align 1, !dbg !13724
  br label %bb287, !dbg !13724

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13725
  %347 = zext i1 %346 to i8, !dbg !13725
  store i8 %347, ptr %0, align 1, !dbg !13725
  br label %bb287, !dbg !13725

bb265:                                            ; preds = %bb261, %bb254
  %_269 = load i64, ptr %self, align 8, !dbg !13726, !noundef !25
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hf9f766413306586dE() #8, !dbg !13727
  store i64 %348, ptr %_273, align 8, !dbg !13727
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_271 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17he3334099e12453ddE(ptr align 8 %_273) #8, !dbg !13727
  %_270 = xor i64 %_271, -1, !dbg !13728
  %349 = and i64 %_269, %_270, !dbg !13726
  store i64 %349, ptr %extra_bits, align 8, !dbg !13726
  %_274 = load i64, ptr %extra_bits, align 8, !dbg !13729, !noundef !25
  %350 = icmp eq i64 %_274, 0, !dbg !13729
  br i1 %350, label %bb281, label %bb268, !dbg !13729

bb256:                                            ; preds = %bb254
  %351 = load i8, ptr %first, align 1, !dbg !13674, !range !1562, !noundef !25
  %_259 = trunc i8 %351 to i1, !dbg !13674
  %_258 = xor i1 %_259, true, !dbg !13675
  br i1 %_258, label %bb257, label %bb261, !dbg !13675

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !13676
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_d6e90771ba36bcbd7a76cdf267ebff76, i64 10) #8, !dbg !13677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %352 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_265) #8, !dbg !13677
  %353 = zext i1 %352 to i8, !dbg !13677
  store i8 %353, ptr %_264, align 1, !dbg !13677
  %354 = load i8, ptr %_264, align 1, !dbg !13677, !range !1562, !noundef !25
  %355 = trunc i8 %354 to i1, !dbg !13677
  %_267 = zext i1 %355 to i64, !dbg !13677
  %356 = icmp eq i64 %_267, 0, !dbg !13677
  br i1 %356, label %bb265, label %bb264, !dbg !13677

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13678
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %357 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_261) #8, !dbg !13678
  %358 = zext i1 %357 to i8, !dbg !13678
  store i8 %358, ptr %_260, align 1, !dbg !13678
  %359 = load i8, ptr %_260, align 1, !dbg !13678, !range !1562, !noundef !25
  %360 = trunc i8 %359 to i1, !dbg !13678
  %_263 = zext i1 %360 to i64, !dbg !13678
  %361 = icmp eq i64 %_263, 0, !dbg !13678
  br i1 %361, label %bb261, label %bb260, !dbg !13678

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %362 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13730
  %363 = zext i1 %362 to i8, !dbg !13730
  store i8 %363, ptr %0, align 1, !dbg !13730
  br label %bb287, !dbg !13730

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %364 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13731
  %365 = zext i1 %364 to i8, !dbg !13731
  store i8 %365, ptr %0, align 1, !dbg !13731
  br label %bb287, !dbg !13731

bb281:                                            ; preds = %bb276, %bb265
  %366 = load i8, ptr %first, align 1, !dbg !13732, !range !1562, !noundef !25
  %_289 = trunc i8 %366 to i1, !dbg !13732
  br i1 %_289, label %bb282, label %bb286, !dbg !13732

bb268:                                            ; preds = %bb265
  %367 = load i8, ptr %first, align 1, !dbg !13733, !range !1562, !noundef !25
  %_276 = trunc i8 %367 to i1, !dbg !13733
  %_275 = xor i1 %_276, true, !dbg !13734
  br i1 %_275, label %bb269, label %bb273, !dbg !13734

bb273:                                            ; preds = %bb269, %bb268
  store i8 0, ptr %first, align 1, !dbg !13735
; call core::fmt::Formatter::write_str
  %_282 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !13736
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_282) #8, !dbg !13736
  %369 = zext i1 %368 to i8, !dbg !13736
  store i8 %369, ptr %_281, align 1, !dbg !13736
  %370 = load i8, ptr %_281, align 1, !dbg !13736, !range !1562, !noundef !25
  %371 = trunc i8 %370 to i1, !dbg !13736
  %_284 = zext i1 %371 to i64, !dbg !13736
  %372 = icmp eq i64 %_284, 0, !dbg !13736
  br i1 %372, label %bb276, label %bb277, !dbg !13736

bb269:                                            ; preds = %bb268
; call core::fmt::Formatter::write_str
  %_278 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13737
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_278) #8, !dbg !13737
  %374 = zext i1 %373 to i8, !dbg !13737
  store i8 %374, ptr %_277, align 1, !dbg !13737
  %375 = load i8, ptr %_277, align 1, !dbg !13737, !range !1562, !noundef !25
  %376 = trunc i8 %375 to i1, !dbg !13737
  %_280 = zext i1 %376 to i64, !dbg !13737
  %377 = icmp eq i64 %_280, 0, !dbg !13737
  br i1 %377, label %bb273, label %bb272, !dbg !13737

bb272:                                            ; preds = %bb269
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13738
  %379 = zext i1 %378 to i8, !dbg !13738
  store i8 %379, ptr %0, align 1, !dbg !13738
  br label %bb287, !dbg !13738

bb276:                                            ; preds = %bb273
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_286 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13739
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %380 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_286) #8, !dbg !13739
  %381 = zext i1 %380 to i8, !dbg !13739
  store i8 %381, ptr %_285, align 1, !dbg !13739
  %382 = load i8, ptr %_285, align 1, !dbg !13739, !range !1562, !noundef !25
  %383 = trunc i8 %382 to i1, !dbg !13739
  %_288 = zext i1 %383 to i64, !dbg !13739
  %384 = icmp eq i64 %_288, 0, !dbg !13739
  br i1 %384, label %bb281, label %bb280, !dbg !13739

bb277:                                            ; preds = %bb273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %385 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13740
  %386 = zext i1 %385 to i8, !dbg !13740
  store i8 %386, ptr %0, align 1, !dbg !13740
  br label %bb287, !dbg !13740

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %387 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13741
  %388 = zext i1 %387 to i8, !dbg !13741
  store i8 %388, ptr %0, align 1, !dbg !13741
  br label %bb287, !dbg !13741

bb286:                                            ; preds = %bb282, %bb281
  store i8 0, ptr %0, align 1, !dbg !13742
  br label %bb287, !dbg !13680

bb282:                                            ; preds = %bb281
; call core::fmt::Formatter::write_str
  %_291 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !13743
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext %_291) #8, !dbg !13743
  %390 = zext i1 %389 to i8, !dbg !13743
  store i8 %390, ptr %_290, align 1, !dbg !13743
  %391 = load i8, ptr %_290, align 1, !dbg !13743, !range !1562, !noundef !25
  %392 = trunc i8 %391 to i1, !dbg !13743
  %_293 = zext i1 %392 to i64, !dbg !13743
  %393 = icmp eq i64 %_293, 0, !dbg !13743
  br i1 %393, label %bb286, label %bb285, !dbg !13743

bb285:                                            ; preds = %bb282
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13744
  %395 = zext i1 %394 to i8, !dbg !13744
  store i8 %395, ptr %0, align 1, !dbg !13744
  br label %bb287, !dbg !13744

bb6:                                              ; No predecessors!
  unreachable, !dbg !13678
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb60ce678a37b7956E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13745 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13748, metadata !DIExpression()), !dbg !13750
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13749, metadata !DIExpression()), !dbg !13751
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13752
  ret i1 %0, !dbg !13753
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h939871bd883ce1e7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13754 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13757, metadata !DIExpression()), !dbg !13759
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13758, metadata !DIExpression()), !dbg !13760
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13761
  ret i1 %0, !dbg !13762
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hdf188bf5a8dad65fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13763 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13766, metadata !DIExpression()), !dbg !13768
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13767, metadata !DIExpression()), !dbg !13769
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13770
  ret i1 %0, !dbg !13771
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17heee0f4f3bc55622bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13772 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13775, metadata !DIExpression()), !dbg !13777
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13776, metadata !DIExpression()), !dbg !13778
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13779
  ret i1 %0, !dbg !13780
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hf9f766413306586dE() unnamed_addr #0 !dbg !13781 {
start:
  %0 = alloca i64, align 8
  store i64 -4503599627366401, ptr %0, align 8, !dbg !13785
  %1 = load i64, ptr %0, align 8, !dbg !13786, !noundef !25
  ret i64 %1, !dbg !13786
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17he3334099e12453ddE(ptr align 8 %self) unnamed_addr #0 !dbg !13787 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13792, metadata !DIExpression()), !dbg !13793
  %0 = load i64, ptr %self, align 8, !dbg !13794, !noundef !25
  ret i64 %0, !dbg !13795
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h782567e72b26b3deE(i64 %bits) unnamed_addr #0 !dbg !13796 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13801, metadata !DIExpression()), !dbg !13802
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hf9f766413306586dE() #8, !dbg !13803
  %_2 = and i64 %bits, %_4, !dbg !13804
  store i64 %_2, ptr %0, align 8, !dbg !13805
  %1 = load i64, ptr %0, align 8, !dbg !13806, !noundef !25
  ret i64 %1, !dbg !13806
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13807 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13812, metadata !DIExpression()), !dbg !13814
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13813, metadata !DIExpression()), !dbg !13815
  %_4 = load i64, ptr %self, align 8, !dbg !13816, !noundef !25
  %_3 = and i64 %_4, %other, !dbg !13817
  %0 = icmp eq i64 %_3, %other, !dbg !13817
  ret i1 %0, !dbg !13818
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h193c0a3f1d5c5714E"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13819 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13824, metadata !DIExpression()), !dbg !13826
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13825, metadata !DIExpression()), !dbg !13827
  %_3 = or i64 %self, %other, !dbg !13828
  store i64 %_3, ptr %0, align 8, !dbg !13829
  %1 = load i64, ptr %0, align 8, !dbg !13830, !noundef !25
  ret i64 %1, !dbg !13830
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hafeaf45a47527dcdE"(ptr align 8 %self) unnamed_addr #0 !dbg !13831 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13837, metadata !DIExpression()), !dbg !13839
  br i1 false, label %bb2, label %bb1, !dbg !13839

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13839, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13839
  %1 = zext i1 %_5 to i8, !dbg !13839
  store i8 %1, ptr %_2, align 1, !dbg !13839
  br label %bb3, !dbg !13839

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13839
  br label %bb3, !dbg !13839

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13839, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13839
  br i1 %3, label %bb4, label %bb5, !dbg !13839

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13839, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !13839
  %4 = icmp eq i64 %_7, 1, !dbg !13839
  %5 = zext i1 %4 to i8, !dbg !13839
  store i8 %5, ptr %0, align 1, !dbg !13839
  br label %bb6, !dbg !13839

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13839
  br label %bb6, !dbg !13839

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13840, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13840
  ret i1 %7, !dbg !13840
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb20ff76ccc1ec127E"(ptr align 8 %self) unnamed_addr #0 !dbg !13841 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13843, metadata !DIExpression()), !dbg !13845
  br i1 false, label %bb2, label %bb1, !dbg !13845

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13845, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13845
  %1 = zext i1 %_5 to i8, !dbg !13845
  store i8 %1, ptr %_2, align 1, !dbg !13845
  br label %bb3, !dbg !13845

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13845
  br label %bb3, !dbg !13845

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13845, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13845
  br i1 %3, label %bb4, label %bb5, !dbg !13845

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13845, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !13845
  %4 = icmp eq i64 %_7, 2, !dbg !13845
  %5 = zext i1 %4 to i8, !dbg !13845
  store i8 %5, ptr %0, align 1, !dbg !13845
  br label %bb6, !dbg !13845

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13845
  br label %bb6, !dbg !13845

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13846, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13846
  ret i1 %7, !dbg !13846
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hbeed0b53752a791fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13847 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13849, metadata !DIExpression()), !dbg !13851
  br i1 false, label %bb2, label %bb1, !dbg !13851

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13851, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13851
  %1 = zext i1 %_5 to i8, !dbg !13851
  store i8 %1, ptr %_2, align 1, !dbg !13851
  br label %bb3, !dbg !13851

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13851
  br label %bb3, !dbg !13851

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13851, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13851
  br i1 %3, label %bb4, label %bb5, !dbg !13851

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13851, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !13851
  %4 = icmp eq i64 %_7, 4, !dbg !13851
  %5 = zext i1 %4 to i8, !dbg !13851
  store i8 %5, ptr %0, align 1, !dbg !13851
  br label %bb6, !dbg !13851

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13851
  br label %bb6, !dbg !13851

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13852, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13852
  ret i1 %7, !dbg !13852
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h1bde0ccb849fb1b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13853 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13855, metadata !DIExpression()), !dbg !13857
  br i1 false, label %bb2, label %bb1, !dbg !13857

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13857, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13857
  %1 = zext i1 %_5 to i8, !dbg !13857
  store i8 %1, ptr %_2, align 1, !dbg !13857
  br label %bb3, !dbg !13857

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13857
  br label %bb3, !dbg !13857

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13857, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13857
  br i1 %3, label %bb4, label %bb5, !dbg !13857

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13857, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !13857
  %4 = icmp eq i64 %_7, 8, !dbg !13857
  %5 = zext i1 %4 to i8, !dbg !13857
  store i8 %5, ptr %0, align 1, !dbg !13857
  br label %bb6, !dbg !13857

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13857
  br label %bb6, !dbg !13857

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13858, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13858
  ret i1 %7, !dbg !13858
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h74254688404b35e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13859 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13861, metadata !DIExpression()), !dbg !13863
  br i1 false, label %bb2, label %bb1, !dbg !13863

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13863, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13863
  %1 = zext i1 %_5 to i8, !dbg !13863
  store i8 %1, ptr %_2, align 1, !dbg !13863
  br label %bb3, !dbg !13863

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13863
  br label %bb3, !dbg !13863

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13863, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13863
  br i1 %3, label %bb4, label %bb5, !dbg !13863

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13863, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !13863
  %4 = icmp eq i64 %_7, 16, !dbg !13863
  %5 = zext i1 %4 to i8, !dbg !13863
  store i8 %5, ptr %0, align 1, !dbg !13863
  br label %bb6, !dbg !13863

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13863
  br label %bb6, !dbg !13863

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13864, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13864
  ret i1 %7, !dbg !13864
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h3324b69822ab18e8E"(ptr align 8 %self) unnamed_addr #0 !dbg !13865 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13867, metadata !DIExpression()), !dbg !13869
  br i1 false, label %bb2, label %bb1, !dbg !13869

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13869, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13869
  %1 = zext i1 %_5 to i8, !dbg !13869
  store i8 %1, ptr %_2, align 1, !dbg !13869
  br label %bb3, !dbg !13869

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13869
  br label %bb3, !dbg !13869

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13869, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13869
  br i1 %3, label %bb4, label %bb5, !dbg !13869

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13869, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !13869
  %4 = icmp eq i64 %_7, 32, !dbg !13869
  %5 = zext i1 %4 to i8, !dbg !13869
  store i8 %5, ptr %0, align 1, !dbg !13869
  br label %bb6, !dbg !13869

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13869
  br label %bb6, !dbg !13869

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13870, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13870
  ret i1 %7, !dbg !13870
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h609c3a40518bdc75E"(ptr align 8 %self) unnamed_addr #0 !dbg !13871 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13873, metadata !DIExpression()), !dbg !13875
  br i1 false, label %bb2, label %bb1, !dbg !13875

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13875, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13875
  %1 = zext i1 %_5 to i8, !dbg !13875
  store i8 %1, ptr %_2, align 1, !dbg !13875
  br label %bb3, !dbg !13875

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13875
  br label %bb3, !dbg !13875

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13875, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13875
  br i1 %3, label %bb4, label %bb5, !dbg !13875

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13875, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !13875
  %4 = icmp eq i64 %_7, 64, !dbg !13875
  %5 = zext i1 %4 to i8, !dbg !13875
  store i8 %5, ptr %0, align 1, !dbg !13875
  br label %bb6, !dbg !13875

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13875
  br label %bb6, !dbg !13875

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13876, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13876
  ret i1 %7, !dbg !13876
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h3b8b3a307f5e7795E"(ptr align 8 %self) unnamed_addr #0 !dbg !13877 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13879, metadata !DIExpression()), !dbg !13881
  br i1 false, label %bb2, label %bb1, !dbg !13881

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13881, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13881
  %1 = zext i1 %_5 to i8, !dbg !13881
  store i8 %1, ptr %_2, align 1, !dbg !13881
  br label %bb3, !dbg !13881

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13881
  br label %bb3, !dbg !13881

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13881, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13881
  br i1 %3, label %bb4, label %bb5, !dbg !13881

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13881, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !13881
  %4 = icmp eq i64 %_7, 128, !dbg !13881
  %5 = zext i1 %4 to i8, !dbg !13881
  store i8 %5, ptr %0, align 1, !dbg !13881
  br label %bb6, !dbg !13881

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13881
  br label %bb6, !dbg !13881

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13882, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13882
  ret i1 %7, !dbg !13882
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h70f9e54c89e74e4dE"(ptr align 8 %self) unnamed_addr #0 !dbg !13883 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13885, metadata !DIExpression()), !dbg !13887
  br i1 false, label %bb2, label %bb1, !dbg !13887

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13887, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13887
  %1 = zext i1 %_5 to i8, !dbg !13887
  store i8 %1, ptr %_2, align 1, !dbg !13887
  br label %bb3, !dbg !13887

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13887
  br label %bb3, !dbg !13887

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13887, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13887
  br i1 %3, label %bb4, label %bb5, !dbg !13887

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13887, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !13887
  %4 = icmp eq i64 %_7, 256, !dbg !13887
  %5 = zext i1 %4 to i8, !dbg !13887
  store i8 %5, ptr %0, align 1, !dbg !13887
  br label %bb6, !dbg !13887

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13887
  br label %bb6, !dbg !13887

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13888, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13888
  ret i1 %7, !dbg !13888
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h260748b550db9419E"(ptr align 8 %self) unnamed_addr #0 !dbg !13889 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13891, metadata !DIExpression()), !dbg !13893
  br i1 false, label %bb2, label %bb1, !dbg !13893

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13893, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13893
  %1 = zext i1 %_5 to i8, !dbg !13893
  store i8 %1, ptr %_2, align 1, !dbg !13893
  br label %bb3, !dbg !13893

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13893
  br label %bb3, !dbg !13893

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13893, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13893
  br i1 %3, label %bb4, label %bb5, !dbg !13893

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13893, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !13893
  %4 = icmp eq i64 %_7, 512, !dbg !13893
  %5 = zext i1 %4 to i8, !dbg !13893
  store i8 %5, ptr %0, align 1, !dbg !13893
  br label %bb6, !dbg !13893

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13893
  br label %bb6, !dbg !13893

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13894, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13894
  ret i1 %7, !dbg !13894
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h57b3a442e015d1b6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13895 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13897, metadata !DIExpression()), !dbg !13899
  br i1 false, label %bb2, label %bb1, !dbg !13899

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13899, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13899
  %1 = zext i1 %_5 to i8, !dbg !13899
  store i8 %1, ptr %_2, align 1, !dbg !13899
  br label %bb3, !dbg !13899

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13899
  br label %bb3, !dbg !13899

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13899, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13899
  br i1 %3, label %bb4, label %bb5, !dbg !13899

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13899, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !13899
  %4 = icmp eq i64 %_7, 1024, !dbg !13899
  %5 = zext i1 %4 to i8, !dbg !13899
  store i8 %5, ptr %0, align 1, !dbg !13899
  br label %bb6, !dbg !13899

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13899
  br label %bb6, !dbg !13899

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13900, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13900
  ret i1 %7, !dbg !13900
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117ha69edf236bb0bf3cE"(ptr align 8 %self) unnamed_addr #0 !dbg !13901 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13903, metadata !DIExpression()), !dbg !13905
  br i1 false, label %bb2, label %bb1, !dbg !13905

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13905, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13905
  %1 = zext i1 %_5 to i8, !dbg !13905
  store i8 %1, ptr %_2, align 1, !dbg !13905
  br label %bb3, !dbg !13905

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13905
  br label %bb3, !dbg !13905

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13905, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13905
  br i1 %3, label %bb4, label %bb5, !dbg !13905

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13905, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !13905
  %4 = icmp eq i64 %_7, 2048, !dbg !13905
  %5 = zext i1 %4 to i8, !dbg !13905
  store i8 %5, ptr %0, align 1, !dbg !13905
  br label %bb6, !dbg !13905

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13905
  br label %bb6, !dbg !13905

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13906, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13906
  ret i1 %7, !dbg !13906
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217hf6fba838f7329758E"(ptr align 8 %self) unnamed_addr #0 !dbg !13907 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13909, metadata !DIExpression()), !dbg !13911
  br i1 false, label %bb2, label %bb1, !dbg !13911

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13911, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13911
  %1 = zext i1 %_5 to i8, !dbg !13911
  store i8 %1, ptr %_2, align 1, !dbg !13911
  br label %bb3, !dbg !13911

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13911
  br label %bb3, !dbg !13911

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13911, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13911
  br i1 %3, label %bb4, label %bb5, !dbg !13911

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13911, !noundef !25
  %_7 = and i64 %_8, 4503599627370496, !dbg !13911
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !13911
  %5 = zext i1 %4 to i8, !dbg !13911
  store i8 %5, ptr %0, align 1, !dbg !13911
  br label %bb6, !dbg !13911

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13911
  br label %bb6, !dbg !13911

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13912, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13912
  ret i1 %7, !dbg !13912
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h611105a69d9445ffE"(ptr align 8 %self) unnamed_addr #0 !dbg !13913 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13915, metadata !DIExpression()), !dbg !13917
  br i1 false, label %bb2, label %bb1, !dbg !13917

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13917, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13917
  %1 = zext i1 %_5 to i8, !dbg !13917
  store i8 %1, ptr %_2, align 1, !dbg !13917
  br label %bb3, !dbg !13917

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13917
  br label %bb3, !dbg !13917

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13917, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13917
  br i1 %3, label %bb4, label %bb5, !dbg !13917

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13917, !noundef !25
  %_7 = and i64 %_8, 9007199254740992, !dbg !13917
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !13917
  %5 = zext i1 %4 to i8, !dbg !13917
  store i8 %5, ptr %0, align 1, !dbg !13917
  br label %bb6, !dbg !13917

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13917
  br label %bb6, !dbg !13917

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13918, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13918
  ret i1 %7, !dbg !13918
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h7580aa4b9f149714E"(ptr align 8 %self) unnamed_addr #0 !dbg !13919 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13921, metadata !DIExpression()), !dbg !13923
  br i1 false, label %bb2, label %bb1, !dbg !13923

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13923, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13923
  %1 = zext i1 %_5 to i8, !dbg !13923
  store i8 %1, ptr %_2, align 1, !dbg !13923
  br label %bb3, !dbg !13923

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13923
  br label %bb3, !dbg !13923

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13923, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13923
  br i1 %3, label %bb4, label %bb5, !dbg !13923

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13923, !noundef !25
  %_7 = and i64 %_8, 18014398509481984, !dbg !13923
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !13923
  %5 = zext i1 %4 to i8, !dbg !13923
  store i8 %5, ptr %0, align 1, !dbg !13923
  br label %bb6, !dbg !13923

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13923
  br label %bb6, !dbg !13923

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13924, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13924
  ret i1 %7, !dbg !13924
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h44afddd37bccc851E"(ptr align 8 %self) unnamed_addr #0 !dbg !13925 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13927, metadata !DIExpression()), !dbg !13929
  br i1 false, label %bb2, label %bb1, !dbg !13929

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13929, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13929
  %1 = zext i1 %_5 to i8, !dbg !13929
  store i8 %1, ptr %_2, align 1, !dbg !13929
  br label %bb3, !dbg !13929

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13929
  br label %bb3, !dbg !13929

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13929, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13929
  br i1 %3, label %bb4, label %bb5, !dbg !13929

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13929, !noundef !25
  %_7 = and i64 %_8, 36028797018963968, !dbg !13929
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !13929
  %5 = zext i1 %4 to i8, !dbg !13929
  store i8 %5, ptr %0, align 1, !dbg !13929
  br label %bb6, !dbg !13929

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13929
  br label %bb6, !dbg !13929

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13930, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13930
  ret i1 %7, !dbg !13930
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h17d74ed8b68cceeeE"(ptr align 8 %self) unnamed_addr #0 !dbg !13931 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13933, metadata !DIExpression()), !dbg !13935
  br i1 false, label %bb2, label %bb1, !dbg !13935

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13935, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13935
  %1 = zext i1 %_5 to i8, !dbg !13935
  store i8 %1, ptr %_2, align 1, !dbg !13935
  br label %bb3, !dbg !13935

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13935
  br label %bb3, !dbg !13935

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13935, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13935
  br i1 %3, label %bb4, label %bb5, !dbg !13935

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13935, !noundef !25
  %_7 = and i64 %_8, 72057594037927936, !dbg !13935
  %4 = icmp eq i64 %_7, 72057594037927936, !dbg !13935
  %5 = zext i1 %4 to i8, !dbg !13935
  store i8 %5, ptr %0, align 1, !dbg !13935
  br label %bb6, !dbg !13935

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13935
  br label %bb6, !dbg !13935

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13936, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13936
  ret i1 %7, !dbg !13936
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717hfcf68363db2a3934E"(ptr align 8 %self) unnamed_addr #0 !dbg !13937 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13939, metadata !DIExpression()), !dbg !13941
  br i1 false, label %bb2, label %bb1, !dbg !13941

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13941, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13941
  %1 = zext i1 %_5 to i8, !dbg !13941
  store i8 %1, ptr %_2, align 1, !dbg !13941
  br label %bb3, !dbg !13941

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13941
  br label %bb3, !dbg !13941

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13941, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13941
  br i1 %3, label %bb4, label %bb5, !dbg !13941

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13941, !noundef !25
  %_7 = and i64 %_8, 144115188075855872, !dbg !13941
  %4 = icmp eq i64 %_7, 144115188075855872, !dbg !13941
  %5 = zext i1 %4 to i8, !dbg !13941
  store i8 %5, ptr %0, align 1, !dbg !13941
  br label %bb6, !dbg !13941

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13941
  br label %bb6, !dbg !13941

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13942, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13942
  ret i1 %7, !dbg !13942
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h2771d7ee30cca7e5E"(ptr align 8 %self) unnamed_addr #0 !dbg !13943 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13945, metadata !DIExpression()), !dbg !13947
  br i1 false, label %bb2, label %bb1, !dbg !13947

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13947, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13947
  %1 = zext i1 %_5 to i8, !dbg !13947
  store i8 %1, ptr %_2, align 1, !dbg !13947
  br label %bb3, !dbg !13947

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13947
  br label %bb3, !dbg !13947

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13947, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13947
  br i1 %3, label %bb4, label %bb5, !dbg !13947

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13947, !noundef !25
  %_7 = and i64 %_8, 288230376151711744, !dbg !13947
  %4 = icmp eq i64 %_7, 288230376151711744, !dbg !13947
  %5 = zext i1 %4 to i8, !dbg !13947
  store i8 %5, ptr %0, align 1, !dbg !13947
  br label %bb6, !dbg !13947

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13947
  br label %bb6, !dbg !13947

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13948, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13948
  ret i1 %7, !dbg !13948
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917hbcb503840f979e9eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13949 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13951, metadata !DIExpression()), !dbg !13953
  br i1 false, label %bb2, label %bb1, !dbg !13953

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13953, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13953
  %1 = zext i1 %_5 to i8, !dbg !13953
  store i8 %1, ptr %_2, align 1, !dbg !13953
  br label %bb3, !dbg !13953

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13953
  br label %bb3, !dbg !13953

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13953, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13953
  br i1 %3, label %bb4, label %bb5, !dbg !13953

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13953, !noundef !25
  %_7 = and i64 %_8, 576460752303423488, !dbg !13953
  %4 = icmp eq i64 %_7, 576460752303423488, !dbg !13953
  %5 = zext i1 %4 to i8, !dbg !13953
  store i8 %5, ptr %0, align 1, !dbg !13953
  br label %bb6, !dbg !13953

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13953
  br label %bb6, !dbg !13953

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13954, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13954
  ret i1 %7, !dbg !13954
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017hc99dfbf1d2b29d5bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13955 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13957, metadata !DIExpression()), !dbg !13959
  br i1 false, label %bb2, label %bb1, !dbg !13959

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13959, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13959
  %1 = zext i1 %_5 to i8, !dbg !13959
  store i8 %1, ptr %_2, align 1, !dbg !13959
  br label %bb3, !dbg !13959

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13959
  br label %bb3, !dbg !13959

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13959, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13959
  br i1 %3, label %bb4, label %bb5, !dbg !13959

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13959, !noundef !25
  %_7 = and i64 %_8, 1152921504606846976, !dbg !13959
  %4 = icmp eq i64 %_7, 1152921504606846976, !dbg !13959
  %5 = zext i1 %4 to i8, !dbg !13959
  store i8 %5, ptr %0, align 1, !dbg !13959
  br label %bb6, !dbg !13959

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13959
  br label %bb6, !dbg !13959

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13960, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13960
  ret i1 %7, !dbg !13960
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h3585348fcd6eaacdE"(ptr align 8 %self) unnamed_addr #0 !dbg !13961 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13963, metadata !DIExpression()), !dbg !13965
  br i1 false, label %bb2, label %bb1, !dbg !13965

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13965, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13965
  %1 = zext i1 %_5 to i8, !dbg !13965
  store i8 %1, ptr %_2, align 1, !dbg !13965
  br label %bb3, !dbg !13965

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13965
  br label %bb3, !dbg !13965

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13965, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13965
  br i1 %3, label %bb4, label %bb5, !dbg !13965

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13965, !noundef !25
  %_7 = and i64 %_8, 2305843009213693952, !dbg !13965
  %4 = icmp eq i64 %_7, 2305843009213693952, !dbg !13965
  %5 = zext i1 %4 to i8, !dbg !13965
  store i8 %5, ptr %0, align 1, !dbg !13965
  br label %bb6, !dbg !13965

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13965
  br label %bb6, !dbg !13965

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13966, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13966
  ret i1 %7, !dbg !13966
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217hadafd29297940c07E"(ptr align 8 %self) unnamed_addr #0 !dbg !13967 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13969, metadata !DIExpression()), !dbg !13971
  br i1 false, label %bb2, label %bb1, !dbg !13971

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13971, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13971
  %1 = zext i1 %_5 to i8, !dbg !13971
  store i8 %1, ptr %_2, align 1, !dbg !13971
  br label %bb3, !dbg !13971

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13971
  br label %bb3, !dbg !13971

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13971, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13971
  br i1 %3, label %bb4, label %bb5, !dbg !13971

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13971, !noundef !25
  %_7 = and i64 %_8, 4611686018427387904, !dbg !13971
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !13971
  %5 = zext i1 %4 to i8, !dbg !13971
  store i8 %5, ptr %0, align 1, !dbg !13971
  br label %bb6, !dbg !13971

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13971
  br label %bb6, !dbg !13971

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13972, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13972
  ret i1 %7, !dbg !13972
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17he06f29708cc8a018E"(ptr align 8 %self) unnamed_addr #0 !dbg !13973 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13975, metadata !DIExpression()), !dbg !13977
  br i1 false, label %bb2, label %bb1, !dbg !13977

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13977, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13977
  %1 = zext i1 %_5 to i8, !dbg !13977
  store i8 %1, ptr %_2, align 1, !dbg !13977
  br label %bb3, !dbg !13977

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13977
  br label %bb3, !dbg !13977

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13977, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13977
  br i1 %3, label %bb4, label %bb5, !dbg !13977

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13977, !noundef !25
  %_7 = and i64 %_8, -9223372036854775808, !dbg !13977
  %4 = icmp eq i64 %_7, -9223372036854775808, !dbg !13977
  %5 = zext i1 %4 to i8, !dbg !13977
  store i8 %5, ptr %0, align 1, !dbg !13977
  br label %bb6, !dbg !13977

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13977
  br label %bb6, !dbg !13977

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13978, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13978
  ret i1 %7, !dbg !13978
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17hed827f6fe77b3c04E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13979 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13984, metadata !DIExpression()), !dbg !13986
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13985, metadata !DIExpression()), !dbg !13986
  store ptr %self, ptr %_6, align 8, !dbg !13987
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_51c708f532f8bd3b460099dd591760ff, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13986
  ret i1 %0, !dbg !13988
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h1870af896c964860E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13989 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13995, metadata !DIExpression()), !dbg !13997
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13996, metadata !DIExpression()), !dbg !13997
  store ptr %self, ptr %_6, align 8, !dbg !13998
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8 %f, ptr align 1 @alloc_a8ce44ce3845b24ba5dfeef8cfda2d65, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13997
  ret i1 %0, !dbg !13999
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c75e71c6becff05E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14000 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14006, metadata !DIExpression()), !dbg !14008
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14007, metadata !DIExpression()), !dbg !14008
  %0 = load i8, ptr %self, align 1, !dbg !14008, !range !7787, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !14008
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !14008

bb2:                                              ; preds = %start
  unreachable, !dbg !14008

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14008
  store ptr @alloc_e813fda33c33e38665803c55f01a1a57, ptr %1, align 8, !dbg !14008
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14008
  store i64 3, ptr %2, align 8, !dbg !14008
  br label %bb6, !dbg !14009

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14008
  store ptr @alloc_da1d77dfe6c47b0702ad778dd22ebff8, ptr %3, align 8, !dbg !14008
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14008
  store i64 3, ptr %4, align 8, !dbg !14008
  br label %bb6, !dbg !14009

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14008
  store ptr @alloc_460442126579dd15a4cc4f66a722a171, ptr %5, align 8, !dbg !14008
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14008
  store i64 5, ptr %6, align 8, !dbg !14008
  br label %bb6, !dbg !14009

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14008
  store ptr @alloc_c80e08efdaead885d3a45381e5cd20f1, ptr %7, align 8, !dbg !14008
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14008
  store i64 4, ptr %8, align 8, !dbg !14008
  br label %bb6, !dbg !14009

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14008
  %10 = load ptr, ptr %9, align 8, !dbg !14008, !nonnull !25, !align !4372, !noundef !25
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14008
  %12 = load i64, ptr %11, align 8, !dbg !14008, !noundef !25
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !14008
  ret i1 %13, !dbg !14010
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d8543c7f6bdec6cE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14011 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  %names.dbg.spill = alloca ptr, align 8
  store ptr @alloc_2b5f13e3e381e4ce480fe877b2654bbe, ptr %names.dbg.spill, align 8, !dbg !14036
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !14030, metadata !DIExpression()), !dbg !14036
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !14036
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14028, metadata !DIExpression()), !dbg !14037
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !14036
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14029, metadata !DIExpression()), !dbg !14037
  %0 = load i32, ptr %self, align 4, !dbg !14038, !noundef !25
  store i32 %0, ptr %_8, align 4, !dbg !14038
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !14039
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !14039
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !14040
  %3 = load i64, ptr %2, align 4, !dbg !14040, !noundef !25
  store i64 %3, ptr %_14, align 8, !dbg !14040
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !14041
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !14041
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !14042
  %6 = load i64, ptr %5, align 4, !dbg !14042, !noundef !25
  store i64 %6, ptr %_20, align 8, !dbg !14042
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !14043
  %8 = load i16, ptr %7, align 4, !dbg !14043, !noundef !25
  store i16 %8, ptr %_23, align 2, !dbg !14043
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !14044
  %10 = load i16, ptr %9, align 2, !dbg !14044, !noundef !25
  store i16 %10, ptr %_27, align 2, !dbg !14044
  store ptr %_27, ptr %_26, align 8, !dbg !14044
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !14036
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !14036
  store ptr %_8, ptr %12, align 8, !dbg !14036
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !14036
  store ptr @vtable.K, ptr %13, align 8, !dbg !14036
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !14036
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !14036
  store ptr %_11, ptr %15, align 8, !dbg !14036
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !14036
  store ptr @vtable.L, ptr %16, align 8, !dbg !14036
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !14036
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !14036
  store ptr %_14, ptr %18, align 8, !dbg !14036
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !14036
  store ptr @vtable.f, ptr %19, align 8, !dbg !14036
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !14036
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !14036
  store ptr %_17, ptr %21, align 8, !dbg !14036
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !14036
  store ptr @vtable.M, ptr %22, align 8, !dbg !14036
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !14036
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !14036
  store ptr %_20, ptr %24, align 8, !dbg !14036
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !14036
  store ptr @vtable.f, ptr %25, align 8, !dbg !14036
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !14036
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !14036
  store ptr %_23, ptr %27, align 8, !dbg !14036
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !14036
  store ptr @vtable.b, ptr %28, align 8, !dbg !14036
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !14036
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !14036
  store ptr %_26, ptr %30, align 8, !dbg !14036
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !14036
  store ptr @vtable.n, ptr %31, align 8, !dbg !14036
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !14036
  store ptr %_5, ptr %32, align 8, !dbg !14036
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !14036
  store i64 7, ptr %33, align 8, !dbg !14036
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !14034, metadata !DIExpression()), !dbg !14045
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hf2e02fa6c005f7e6E(ptr align 8 %f, ptr align 1 @alloc_e5e0822bae167f253a4cb2947d762ec0, i64 16, ptr align 8 @alloc_2b5f13e3e381e4ce480fe877b2654bbe, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !14045
  ret i1 %34, !dbg !14046
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h79408149750f28baE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14047 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14054, metadata !DIExpression()), !dbg !14056
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14055, metadata !DIExpression()), !dbg !14056
  %0 = load i16, ptr %self, align 2, !dbg !14057, !noundef !25
  store i16 %0, ptr %_7, align 2, !dbg !14057
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !14058
  %2 = load i64, ptr %1, align 2, !dbg !14058, !noundef !25
  store i64 %2, ptr %_12, align 8, !dbg !14058
  store ptr %_12, ptr %_11, align 8, !dbg !14058
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hbd5899068aa8e699E(ptr align 8 %f, ptr align 1 @alloc_e935021b2c7ba681913f048554e1c5c1, i64 22, ptr align 1 @alloc_2024958bb37f15a1794a32079e00722f, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc_bd79480061b020810849620981049cb4, i64 4, ptr align 1 %_11, ptr align 8 @vtable.5) #8, !dbg !14056
  ret i1 %3, !dbg !14059
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h22c6c76c18a54008E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14060 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14066, metadata !DIExpression()), !dbg !14068
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14067, metadata !DIExpression()), !dbg !14068
  %_4 = load i8, ptr %self, align 1, !dbg !14068, !range !2973, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !14068

bb2:                                              ; preds = %start
  unreachable, !dbg !14068

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14068
  store ptr @alloc_ed571738fca5c0da22b89e04bb9ebe9a, ptr %0, align 8, !dbg !14068
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14068
  store i64 5, ptr %1, align 8, !dbg !14068
  br label %bb6, !dbg !14069

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14068
  store ptr @alloc_1f0cb997af4f3e81a37f09e897bba0b3, ptr %2, align 8, !dbg !14068
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14068
  store i64 5, ptr %3, align 8, !dbg !14068
  br label %bb6, !dbg !14069

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14068
  store ptr @alloc_e85c31827ed554be766c198415c741b5, ptr %4, align 8, !dbg !14068
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14068
  store i64 5, ptr %5, align 8, !dbg !14068
  br label %bb6, !dbg !14069

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14068
  store ptr @alloc_2b7001d9e7e041cffc3e8ea213d6350c, ptr %6, align 8, !dbg !14068
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14068
  store i64 5, ptr %7, align 8, !dbg !14068
  br label %bb6, !dbg !14069

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14068
  %9 = load ptr, ptr %8, align 8, !dbg !14068, !nonnull !25, !align !4372, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14068
  %11 = load i64, ptr %10, align 8, !dbg !14068, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !14068
  ret i1 %12, !dbg !14070
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hb48d296f085d4979E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17h38d135543837e8b5E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17he5d07e01f1d5d034E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hf52ba88e24d132f6E(ptr align 8) unnamed_addr #1

; <&T as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h7ea2d818bdeecbeaE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h4073bb4df4923286E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17he220ad367d7178a1E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h01b142c7181dd992E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h53369918fec5ec93E(ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h13f9b58d1d513253E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17hc1e49eebe111ac3fE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hb81d13d043ef51c9E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h5c2128be05ede0f4E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h7135f90cf42e8d03E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h7a51490cd6e4a166E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hf7f02d87d7b2883bE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h7cd86476249c3b94E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h31f4e2fb6db0b7ffE"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17h2c59f66d276f88adE(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctpop.i64(i64) #2

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h91025db35e83f9c9E(ptr align 1, i64) unnamed_addr #3

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17h428ac8dbac84389cE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h38ca1be886b6510cE(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.assume(i1 noundef) #6

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h74de86bd9f48ba25E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h0be10629b3853c21E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17he5abb4327812aad4E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h884b88493751dc7dE(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h26ab605915c400bbE"(i64, i64) unnamed_addr #0

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h87b4b91cb2a4992bE"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h6fb92ff9a88c38f2E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17hada67ed543ebc95cE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he5027b6fdc7f5a4cE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17he1d494da1c235099E(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hcb7318ac88edab2bE(ptr align 8, ptr) unnamed_addr #1

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17h19f02e7819179f59E(i64, i64, ptr align 8) unnamed_addr #3

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hee271d81cdf1e0b0E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hfed6038445473455E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h342b4906ee22c656E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h79b7fcf72ffd84f0E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hbd5899068aa8e699E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h61148b09dbcccc38E"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17ha66be0d70545276fE"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9957181a757ddb2aE"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9b095b7ed6a4711E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hed33a30c8ba81eddE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17heb995155c0c88de6E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf56e56678bf286eE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h159af1b154e03adaE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h1c62e4438b7e7f7eE"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf944be24ceeb6e1dE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hf2e02fa6c005f7e6E(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h10c3000328824c80E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #6 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { memory(inaccessiblemem: readwrite) }

!llvm.module.flags = !{!771, !772, !773}
!llvm.dbg.cu = !{!774}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !25, identifier: "c25ca860b303ead3f0baf68f0cb757a3")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !14, file: !2, size: 128, align: 32, elements: !17, templateParams: !54, identifier: "f1ada7143814528fbaa2c07c89365e8c")
!14 = !DINamespace(name: "idt", scope: !15)
!15 = !DINamespace(name: "structures", scope: !16)
!16 = !DINamespace(name: "x86_64", scope: null)
!17 = !{!18, !20, !21, !26, !27, !29, !30}
!18 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !13, file: !2, baseType: !19, size: 16, align: 16)
!19 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!20 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !13, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!21 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !13, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!22 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !14, file: !2, size: 16, align: 16, elements: !23, templateParams: !25, identifier: "b880f84bdd4d142d770cee8eb9332849")
!23 = !{!24}
!24 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !22, file: !2, baseType: !19, size: 16, align: 16)
!25 = !{}
!26 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !13, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !13, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!28 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!29 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !13, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!30 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !13, file: !2, baseType: !31, align: 8, offset: 128)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !34, identifier: "761bb9c8026dc9a4673026307cf75013")
!32 = !DINamespace(name: "marker", scope: !33)
!33 = !DINamespace(name: "core", scope: null)
!34 = !{!35}
!35 = !DITemplateTypeParameter(name: "T", type: !36)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !39}
!39 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !14, file: !2, size: 320, align: 64, elements: !40, templateParams: !25, identifier: "3fc24781a9c074c1d8dd9b4507bb754f")
!40 = !{!41}
!41 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !39, file: !2, baseType: !42, size: 320, align: 64)
!42 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !14, file: !2, size: 320, align: 64, elements: !43, templateParams: !25, identifier: "f28980447529b5c9a88e02c26eaa75b8")
!43 = !{!44, !50, !51, !52, !53}
!44 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !42, file: !2, baseType: !45, size: 64, align: 64)
!45 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !46, file: !2, size: 64, align: 64, elements: !47, templateParams: !25, identifier: "bf86a2facc80b124d48bb4a1c23c4edc")
!46 = !DINamespace(name: "addr", scope: !16)
!47 = !{!48}
!48 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !45, file: !2, baseType: !49, size: 64, align: 64)
!49 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!50 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!51 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!52 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !42, file: !2, baseType: !45, size: 64, align: 64, offset: 192)
!53 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 256)
!54 = !{!55}
!55 = !DITemplateTypeParameter(name: "F", type: !36)
!56 = !DIGlobalVariableExpression(var: !57, expr: !DIExpression())
!57 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !58, isLocal: true, isDefinition: true)
!58 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !59, vtableHolder: !64, templateParams: !25, identifier: "382f3634b96fdc3281a0e72c9b4e4b43")
!59 = !{!60, !61, !62, !63}
!60 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !58, file: !2, baseType: !6, size: 64, align: 64)
!61 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !58, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!62 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !58, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!63 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !58, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!64 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!65 = !DIGlobalVariableExpression(var: !66, expr: !DIExpression())
!66 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !67, isLocal: true, isDefinition: true)
!67 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !68, vtableHolder: !73, templateParams: !25, identifier: "68e522392b2546cfef28b8e30833d00")
!68 = !{!69, !70, !71, !72}
!69 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !67, file: !2, baseType: !6, size: 64, align: 64)
!70 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!71 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!72 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !67, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!73 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!74 = !DIGlobalVariableExpression(var: !75, expr: !DIExpression())
!75 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !76, isLocal: true, isDefinition: true)
!76 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !77, vtableHolder: !82, templateParams: !25, identifier: "67c77ba26d446919774c3e859073c8a1")
!77 = !{!78, !79, !80, !81}
!78 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !76, file: !2, baseType: !6, size: 64, align: 64)
!79 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !76, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!80 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !76, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!81 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !76, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!82 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!83 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !84, file: !2, size: 64, align: 64, elements: !86, templateParams: !25, identifier: "bf9a70790917a16fd2ba432a109407e5")
!84 = !DINamespace(name: "page_table", scope: !85)
!85 = !DINamespace(name: "paging", scope: !15)
!86 = !{!87}
!87 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !83, file: !2, baseType: !49, size: 64, align: 64)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !25, identifier: "b97e90792610c5e532fa6236de520b35")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !46, file: !2, size: 64, align: 64, elements: !97, templateParams: !25, identifier: "1d6fcf22f9893f907788dea5b3e6aabf")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !49, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !25, identifier: "b704b055c0e62d47a78184d31dd0e533")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !25, identifier: "dec2eb544c6d114a1729e13a7474f40")
!108 = !DINamespace(name: "fmt", scope: !33)
!109 = !{!110, !122, !173}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !25, identifier: "d76b83877ddcb5cca61caf6bdca727ac")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !25, identifier: "857c99401054bcaa39f98e6e0c6d74b")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64, offset: 256)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::Placeholder]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !25, identifier: "e23d17d3304655e6750a0ab2d9edac39")
!124 = !DINamespace(name: "option", scope: !33)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !25, identifier: "bfd27e88b87b0ba5cd311f4e2a12036c", discriminator: !172)
!127 = !{!128, !168}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !25, templateParams: !130, identifier: "5aee93d5724874e8d5fc1e09008d60ef")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Placeholder]", file: !2, size: 128, align: 64, elements: !133, templateParams: !25, identifier: "5c2bff1ce87945dcf46beabe124a8ecc")
!133 = !{!134, !167}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Placeholder", scope: !137, file: !2, size: 448, align: 64, elements: !138, templateParams: !25, identifier: "131f69b9dc640c7b405d0c75880ec09c")
!137 = !DINamespace(name: "rt", scope: !108)
!138 = !{!139, !140, !142, !149, !150, !166}
!139 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 256)
!140 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !136, file: !2, baseType: !141, size: 32, align: 32, offset: 320)
!141 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!142 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !136, file: !2, baseType: !143, size: 8, align: 8, offset: 384)
!143 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !144)
!144 = !{!145, !146, !147, !148}
!145 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!146 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!147 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!148 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!149 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !136, file: !2, baseType: !28, size: 32, align: 32, offset: 352)
!150 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !136, file: !2, baseType: !151, size: 128, align: 64)
!151 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !152, templateParams: !25, identifier: "de49f2e711729c26a3183f82a67e820b")
!152 = !{!153}
!153 = !DICompositeType(tag: DW_TAG_variant_part, scope: !151, file: !2, size: 128, align: 64, elements: !154, templateParams: !25, identifier: "f8aee855d501562836c2bde1eded98b", discriminator: !165)
!154 = !{!155, !159, !163}
!155 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !153, file: !2, baseType: !156, size: 128, align: 64, extraData: i64 0)
!156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !151, file: !2, size: 128, align: 64, elements: !157, templateParams: !25, identifier: "ddb8199c8dc12775d50d3067915f0ee1")
!157 = !{!158}
!158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !156, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !153, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 1)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !151, file: !2, size: 128, align: 64, elements: !161, templateParams: !25, identifier: "a474205d0b1ebc8668aca1dd185e6dd8")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !153, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 2)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !151, file: !2, size: 128, align: 64, elements: !25, identifier: "78259875ca0457d6d843b6907f3ee2cd")
!165 = !DIDerivedType(tag: DW_TAG_member, scope: !151, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!166 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !136, file: !2, baseType: !151, size: 128, align: 64, offset: 128)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!168 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !169, size: 128, align: 64)
!169 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !170, templateParams: !130, identifier: "651380f2d7c231ae75361478798df683")
!170 = !{!171}
!171 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !169, file: !2, baseType: !132, size: 128, align: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!173 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !174, size: 128, align: 64, offset: 128)
!174 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Argument]", file: !2, size: 128, align: 64, elements: !175, templateParams: !25, identifier: "7aaa4600b8b1bb5ceecb4befe265d8a8")
!175 = !{!176, !238}
!176 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !174, file: !2, baseType: !177, size: 64, align: 64)
!177 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !178, size: 64, align: 64, dwarfAddressSpace: 0)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 128, align: 64, elements: !179, templateParams: !25, identifier: "1715f8ca39c24c1465154510b099d5db")
!179 = !{!180, !184}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::rt::{extern#0}::Opaque", baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !183, file: !2, align: 8, elements: !25, identifier: "b53b9c37284ad14843698905c0a781ef")
!183 = !DINamespace(name: "{extern#0}", scope: !137)
!184 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !178, file: !2, baseType: !185, size: 64, align: 64, offset: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::rt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DISubroutineType(types: !187)
!187 = !{!188, !181, !206}
!188 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !189, file: !2, size: 8, align: 8, elements: !190, templateParams: !25, identifier: "22c75a34514fa785fe8d5e5737b404a")
!189 = !DINamespace(name: "result", scope: !33)
!190 = !{!191}
!191 = !DICompositeType(tag: DW_TAG_variant_part, scope: !188, file: !2, size: 8, align: 8, elements: !192, templateParams: !25, identifier: "318b8b14c370a5a4f50890e5a30a4497", discriminator: !205)
!192 = !{!193, !201}
!193 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !191, file: !2, baseType: !194, size: 8, align: 8, extraData: i64 0)
!194 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !188, file: !2, size: 8, align: 8, elements: !195, templateParams: !197, identifier: "5b323728d71ad8b54f91e8647fb6c225")
!195 = !{!196}
!196 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !194, file: !2, baseType: !7, align: 8, offset: 8)
!197 = !{!198, !199}
!198 = !DITemplateTypeParameter(name: "T", type: !7)
!199 = !DITemplateTypeParameter(name: "E", type: !200)
!200 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !25, identifier: "fc30e04e843f09017d3a1f431d2f6e0c")
!201 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !191, file: !2, baseType: !202, size: 8, align: 8, extraData: i64 1)
!202 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !188, file: !2, size: 8, align: 8, elements: !203, templateParams: !197, identifier: "a4826728ee7be77ec8568eb24e01c72")
!203 = !{!204}
!204 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !202, file: !2, baseType: !200, align: 8, offset: 8)
!205 = !DIDerivedType(tag: DW_TAG_member, scope: !188, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!206 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !207, size: 64, align: 64, dwarfAddressSpace: 0)
!207 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !208, templateParams: !25, identifier: "a84a5bdbf0499ca1d68196c4b862c039")
!208 = !{!209, !210, !211, !212, !226, !227}
!209 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !207, file: !2, baseType: !28, size: 32, align: 32, offset: 416)
!210 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !207, file: !2, baseType: !141, size: 32, align: 32, offset: 384)
!211 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !207, file: !2, baseType: !143, size: 8, align: 8, offset: 448)
!212 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !207, file: !2, baseType: !213, size: 128, align: 64)
!213 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !214, templateParams: !25, identifier: "9ff7c8d78ada7de0ac9d763d1c46855f")
!214 = !{!215}
!215 = !DICompositeType(tag: DW_TAG_variant_part, scope: !213, file: !2, size: 128, align: 64, elements: !216, templateParams: !25, identifier: "4121c4c375fd14965cbbd4a52ee80751", discriminator: !225)
!216 = !{!217, !221}
!217 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !215, file: !2, baseType: !218, size: 128, align: 64, extraData: i64 0)
!218 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !213, file: !2, size: 128, align: 64, elements: !25, templateParams: !219, identifier: "2820df4bdcb3911085cbffae781ae71")
!219 = !{!220}
!220 = !DITemplateTypeParameter(name: "T", type: !9)
!221 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !215, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 1)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !213, file: !2, size: 128, align: 64, elements: !223, templateParams: !219, identifier: "3de76324e4613a017cfb22686952e8ce")
!223 = !{!224}
!224 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !222, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!225 = !DIDerivedType(tag: DW_TAG_member, scope: !213, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!226 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !207, file: !2, baseType: !213, size: 128, align: 64, offset: 128)
!227 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !207, file: !2, baseType: !228, size: 128, align: 64, offset: 256)
!228 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !229, templateParams: !25, identifier: "841e47680ccca04665b2034bf5815694")
!229 = !{!230, !233}
!230 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !228, file: !2, baseType: !231, size: 64, align: 64)
!231 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !232, size: 64, align: 64, dwarfAddressSpace: 0)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !25, identifier: "d63695003f7c60186849daf2e0ab45a2")
!233 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !228, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!234 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !235, size: 64, align: 64, dwarfAddressSpace: 0)
!235 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !236)
!236 = !{!237}
!237 = !DISubrange(count: 3, lowerBound: 0)
!238 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !174, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!239 = !DIGlobalVariableExpression(var: !240, expr: !DIExpression())
!240 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !241, isLocal: true, isDefinition: true)
!241 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !242, vtableHolder: !19, templateParams: !25, identifier: "fe2a18c2d73583dd111d6e28abc0e3dc")
!242 = !{!243, !244, !245, !246}
!243 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !241, file: !2, baseType: !6, size: 64, align: 64)
!244 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !241, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!245 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !241, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!246 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !241, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!247 = !DIGlobalVariableExpression(var: !248, expr: !DIExpression())
!248 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !249, isLocal: true, isDefinition: true)
!249 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !250, vtableHolder: !255, templateParams: !25, identifier: "b501bf65401c8813694453cdd5fe7680")
!250 = !{!251, !252, !253, !254}
!251 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !249, file: !2, baseType: !6, size: 64, align: 64)
!252 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !249, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!253 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !249, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!254 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !249, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!255 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !16, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !256)
!256 = !{!257, !258, !259, !260}
!257 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!258 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!259 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!260 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!261 = !DIGlobalVariableExpression(var: !262, expr: !DIExpression())
!262 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !263, isLocal: true, isDefinition: true)
!263 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !264, vtableHolder: !22, templateParams: !25, identifier: "2abe655b10b805d24a3ef79fad14b149")
!264 = !{!265, !266, !267, !268}
!265 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !263, file: !2, baseType: !6, size: 64, align: 64)
!266 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !263, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!267 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !263, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!268 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !263, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!269 = !DIGlobalVariableExpression(var: !270, expr: !DIExpression())
!270 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !271, isLocal: true, isDefinition: true)
!271 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !272, vtableHolder: !45, templateParams: !25, identifier: "9261e894498482b7f95d741fb1ef0610")
!272 = !{!273, !274, !275, !276}
!273 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !271, file: !2, baseType: !6, size: 64, align: 64)
!274 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !271, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!275 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !271, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!276 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !271, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!277 = !DIGlobalVariableExpression(var: !278, expr: !DIExpression())
!278 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !279, isLocal: true, isDefinition: true)
!279 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !280, vtableHolder: !49, templateParams: !25, identifier: "43ac3c47b15bc2bea988afcce061857a")
!280 = !{!281, !282, !283, !284}
!281 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !279, file: !2, baseType: !6, size: 64, align: 64)
!282 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !279, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!283 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !279, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!284 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !279, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!285 = !DIGlobalVariableExpression(var: !286, expr: !DIExpression())
!286 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !287, isLocal: true, isDefinition: true)
!287 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !288, vtableHolder: !293, templateParams: !25, identifier: "69805cb67187463b2cd4212382dd4f26")
!288 = !{!289, !290, !291, !292}
!289 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !287, file: !2, baseType: !6, size: 64, align: 64)
!290 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !287, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!291 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !287, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!292 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !287, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!293 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !294, file: !2, size: 64, align: 64, elements: !296, templateParams: !25, identifier: "35a41a0bd8e95b82ab24cc3cf3d55d43")
!294 = !DINamespace(name: "fmt", scope: !295)
!295 = !DINamespace(name: "{impl#11}", scope: !14)
!296 = !{!297}
!297 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !293, file: !2, baseType: !49, size: 64, align: 64)
!298 = !DIGlobalVariableExpression(var: !299, expr: !DIExpression())
!299 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !300, isLocal: true, isDefinition: true)
!300 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !301, vtableHolder: !306, templateParams: !25, identifier: "6318429a201933c5e68ddd43e27758f9")
!301 = !{!302, !303, !304, !305}
!302 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !300, file: !2, baseType: !6, size: 64, align: 64)
!303 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !300, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!304 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !300, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!305 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !300, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!306 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!307 = !DIGlobalVariableExpression(var: !308, expr: !DIExpression())
!308 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !309, isLocal: true, isDefinition: true)
!309 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !310, vtableHolder: !315, templateParams: !25, identifier: "c1199d8e0dfd505a2d84b5065b88149c")
!310 = !{!311, !312, !313, !314}
!311 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !309, file: !2, baseType: !6, size: 64, align: 64)
!312 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !309, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!313 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !309, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!314 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !309, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!315 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !316)
!316 = !{!317, !318, !319}
!317 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!318 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!319 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!320 = !DIGlobalVariableExpression(var: !321, expr: !DIExpression())
!321 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h2da22be2935ccf10E", scope: !322, file: !323, line: 486, type: !324, isLocal: true, isDefinition: true, align: 64)
!322 = !DINamespace(name: "mapper", scope: !85)
!323 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!324 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !325, templateParams: !25, identifier: "988e2d9f4f9e0a311949e94d97ccedc2")
!325 = !{!326}
!326 = !DICompositeType(tag: DW_TAG_variant_part, scope: !324, file: !2, size: 128, align: 64, elements: !327, templateParams: !25, identifier: "73e92ca7f2a39eaf1e19c50724067639", discriminator: !342)
!327 = !{!328, !338}
!328 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !326, file: !2, baseType: !329, size: 128, align: 64, extraData: i64 0)
!329 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !324, file: !2, size: 128, align: 64, elements: !25, templateParams: !330, identifier: "807e6b172103f65e8f8435f7abd7a62f")
!330 = !{!331}
!331 = !DITemplateTypeParameter(name: "T", type: !332)
!332 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !333, templateParams: !25, identifier: "79f070a60ecc90df7ccc9660ad26d02")
!333 = !{!334, !337}
!334 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !332, file: !2, baseType: !335, size: 64, align: 64)
!335 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !336, size: 64, align: 64, dwarfAddressSpace: 0)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !25, identifier: "6efbb13ace473752f53d91eee5fff12b")
!337 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !332, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!338 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !326, file: !2, baseType: !339, size: 128, align: 64)
!339 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !324, file: !2, size: 128, align: 64, elements: !340, templateParams: !330, identifier: "7a8197ef754e30705bd6ec4afce6e5ad")
!340 = !{!341}
!341 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !339, file: !2, baseType: !332, size: 128, align: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, scope: !324, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!343 = !DIGlobalVariableExpression(var: !344, expr: !DIExpression())
!344 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !345, isLocal: true, isDefinition: true)
!345 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !346, vtableHolder: !351, templateParams: !25, identifier: "4a58d2054fe1e71b94c69a279c9acdcb")
!346 = !{!347, !348, !349, !350}
!347 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !345, file: !2, baseType: !6, size: 64, align: 64)
!348 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !345, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!349 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !345, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!350 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !345, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!351 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !46, file: !2, size: 64, align: 64, elements: !352, templateParams: !25, identifier: "a8aef0d74f4ad1c44b14b929a6c0d35d")
!352 = !{!353}
!353 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !351, file: !2, baseType: !49, size: 64, align: 64)
!354 = !DIGlobalVariableExpression(var: !355, expr: !DIExpression())
!355 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !356, isLocal: true, isDefinition: true)
!356 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !357, vtableHolder: !362, templateParams: !25, identifier: "6553d005bfdf380823e4a4cce07d6481")
!357 = !{!358, !359, !360, !361}
!358 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !356, file: !2, baseType: !6, size: 64, align: 64)
!359 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !356, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!360 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !356, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!361 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !356, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!362 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !84, file: !2, size: 64, align: 64, elements: !363, templateParams: !25, identifier: "ccbe17ef9fa8e2e7518ae38df34fba22")
!363 = !{!364}
!364 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !362, file: !2, baseType: !49, size: 64, align: 64)
!365 = !DIGlobalVariableExpression(var: !366, expr: !DIExpression())
!366 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !367, isLocal: true, isDefinition: true)
!367 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !368, vtableHolder: !373, templateParams: !25, identifier: "2eae9c3807f199f4ad45b8e79ec3fea1")
!368 = !{!369, !370, !371, !372}
!369 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !367, file: !2, baseType: !6, size: 64, align: 64)
!370 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !367, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!371 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !367, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!372 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !367, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!373 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!374 = !DIGlobalVariableExpression(var: !375, expr: !DIExpression())
!375 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !376, isLocal: true, isDefinition: true)
!376 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !377, vtableHolder: !382, templateParams: !25, identifier: "d49563285b30ddfb672b77ae71c3b863")
!377 = !{!378, !379, !380, !381}
!378 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !376, file: !2, baseType: !6, size: 64, align: 64)
!379 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !376, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!380 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !376, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!381 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !376, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!382 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !383, size: 64, align: 64, dwarfAddressSpace: 0)
!383 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !384, file: !2, size: 16, align: 16, elements: !386, templateParams: !25, identifier: "53060a774e483ab97da138b5edfd6738")
!384 = !DINamespace(name: "tlb", scope: !385)
!385 = !DINamespace(name: "instructions", scope: !16)
!386 = !{!387}
!387 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !383, file: !2, baseType: !19, size: 16, align: 16)
!388 = !DIGlobalVariableExpression(var: !389, expr: !DIExpression())
!389 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !390, isLocal: true, isDefinition: true)
!390 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !391, vtableHolder: !396, templateParams: !25, identifier: "157bd7784993d0ad12bb3ed3ad520285")
!391 = !{!392, !393, !394, !395}
!392 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !390, file: !2, baseType: !6, size: 64, align: 64)
!393 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !390, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!394 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !390, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!395 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !390, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!396 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !19, size: 64, align: 64, dwarfAddressSpace: 0)
!397 = !DIGlobalVariableExpression(var: !398, expr: !DIExpression())
!398 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !399, isLocal: true, isDefinition: true)
!399 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !400, vtableHolder: !405, templateParams: !25, identifier: "3203d7256f2bb169fa787e8debf6a410")
!400 = !{!401, !402, !403, !404}
!401 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !399, file: !2, baseType: !6, size: 64, align: 64)
!402 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !399, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!403 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !399, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!404 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !399, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!405 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!406 = !DIGlobalVariableExpression(var: !407, expr: !DIExpression())
!407 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !408, isLocal: true, isDefinition: true)
!408 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !409, vtableHolder: !414, templateParams: !25, identifier: "c8c1cb43eb680cc7c4678b42bcc72605")
!409 = !{!410, !411, !412, !413}
!410 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !408, file: !2, baseType: !6, size: 64, align: 64)
!411 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !408, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!412 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !408, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!413 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !408, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!414 = !DICompositeType(tag: DW_TAG_array_type, baseType: !49, size: 512, align: 64, elements: !415)
!415 = !{!416}
!416 = !DISubrange(count: 8, lowerBound: 0)
!417 = !DIGlobalVariableExpression(var: !418, expr: !DIExpression())
!418 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !419, isLocal: true, isDefinition: true)
!419 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !420, vtableHolder: !425, templateParams: !25, identifier: "a2c5513450bb43b172708caddd1c41d1")
!420 = !{!421, !422, !423, !424}
!421 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !419, file: !2, baseType: !6, size: 64, align: 64)
!422 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !419, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!423 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !419, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!424 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !419, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!425 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!426 = !DIGlobalVariableExpression(var: !427, expr: !DIExpression())
!427 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !428, isLocal: true, isDefinition: true)
!428 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !429, vtableHolder: !13, templateParams: !25, identifier: "cc5f7d9beb416009c37495b8ae54a62a")
!429 = !{!430, !431, !432, !433}
!430 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !428, file: !2, baseType: !6, size: 64, align: 64)
!431 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !428, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!432 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !428, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!433 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !428, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!434 = !DIGlobalVariableExpression(var: !435, expr: !DIExpression())
!435 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !436, isLocal: true, isDefinition: true)
!436 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !437, vtableHolder: !442, templateParams: !25, identifier: "2c45815b745627dd6812fb2d8d8d70be")
!437 = !{!438, !439, !440, !441}
!438 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !436, file: !2, baseType: !6, size: 64, align: 64)
!439 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !436, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!440 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !436, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!441 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !436, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!442 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !14, file: !2, size: 128, align: 32, elements: !443, templateParams: !458, identifier: "fd64c03e4708932af3d17da4e7a56e41")
!443 = !{!444, !445, !446, !447, !448, !449, !450}
!444 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !442, file: !2, baseType: !19, size: 16, align: 16)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !442, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!446 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !442, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!447 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !442, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !442, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !442, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !442, file: !2, baseType: !451, align: 8, offset: 128)
!451 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !452, identifier: "91600a0425e4aeab96af9f1c5ff1b8e4")
!452 = !{!453}
!453 = !DITemplateTypeParameter(name: "T", type: !454)
!454 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !455, size: 64, align: 64, dwarfAddressSpace: 0)
!455 = !DISubroutineType(types: !456)
!456 = !{!457, !39, !49}
!457 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!458 = !{!459}
!459 = !DITemplateTypeParameter(name: "F", type: !454)
!460 = !DIGlobalVariableExpression(var: !461, expr: !DIExpression())
!461 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !462, isLocal: true, isDefinition: true)
!462 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !463, vtableHolder: !468, templateParams: !25, identifier: "69486a38455669f42b0a08b7044549c6")
!463 = !{!464, !465, !466, !467}
!464 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !462, file: !2, baseType: !6, size: 64, align: 64)
!465 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !462, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!466 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !462, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!467 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !462, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!468 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !14, file: !2, size: 128, align: 32, elements: !469, templateParams: !483, identifier: "60749c8fc2d8168b51844ce5d44b85a2")
!469 = !{!470, !471, !472, !473, !474, !475, !476}
!470 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !468, file: !2, baseType: !19, size: 16, align: 16)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !468, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!472 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !468, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!473 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !468, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !468, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !468, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !468, file: !2, baseType: !477, align: 8, offset: 128)
!477 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !478, identifier: "61a6a7c635409d023503aeb5cf445013")
!478 = !{!479}
!479 = !DITemplateTypeParameter(name: "T", type: !480)
!480 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !481, size: 64, align: 64, dwarfAddressSpace: 0)
!481 = !DISubroutineType(types: !482)
!482 = !{null, !39, !49}
!483 = !{!484}
!484 = !DITemplateTypeParameter(name: "F", type: !480)
!485 = !DIGlobalVariableExpression(var: !486, expr: !DIExpression())
!486 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !487, isLocal: true, isDefinition: true)
!487 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !488, vtableHolder: !493, templateParams: !25, identifier: "335db5e20af0a1dc8d6b3cfb7db09638")
!488 = !{!489, !490, !491, !492}
!489 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !487, file: !2, baseType: !6, size: 64, align: 64)
!490 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !487, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!491 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !487, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!492 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !487, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!493 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !14, file: !2, size: 128, align: 32, elements: !494, templateParams: !511, identifier: "c6501d5c288ccdcf1b14f8cd559704c1")
!494 = !{!495, !496, !497, !498, !499, !500, !501}
!495 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !493, file: !2, baseType: !19, size: 16, align: 16)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !493, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!497 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !493, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!498 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !493, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !493, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !493, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !493, file: !2, baseType: !502, align: 8, offset: 128)
!502 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !503, identifier: "453bedebcc8ffb349eebeb6ce498deb8")
!503 = !{!504}
!504 = !DITemplateTypeParameter(name: "T", type: !505)
!505 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !506, size: 64, align: 64, dwarfAddressSpace: 0)
!506 = !DISubroutineType(types: !507)
!507 = !{null, !39, !508}
!508 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !14, file: !2, size: 64, align: 64, elements: !509, templateParams: !25, identifier: "5ed47681bfbf7b19dde04feac6197688")
!509 = !{!510}
!510 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !508, file: !2, baseType: !49, size: 64, align: 64)
!511 = !{!512}
!512 = !DITemplateTypeParameter(name: "F", type: !505)
!513 = !DIGlobalVariableExpression(var: !514, expr: !DIExpression())
!514 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !515, isLocal: true, isDefinition: true)
!515 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !516, vtableHolder: !521, templateParams: !25, identifier: "36a69ca726c2dc1546357ff5d1994327")
!516 = !{!517, !518, !519, !520}
!517 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !515, file: !2, baseType: !6, size: 64, align: 64)
!518 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !515, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!519 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !515, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!520 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !515, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!521 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !14, file: !2, size: 128, align: 32, elements: !522, templateParams: !536, identifier: "d150a8103a8c2147ef1bf36a36b70c2")
!522 = !{!523, !524, !525, !526, !527, !528, !529}
!523 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !521, file: !2, baseType: !19, size: 16, align: 16)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !521, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!525 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !521, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!526 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !521, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !521, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !521, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !521, file: !2, baseType: !530, align: 8, offset: 128)
!530 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !531, identifier: "856f5befa85be1f2859f2b1fa4574b23")
!531 = !{!532}
!532 = !DITemplateTypeParameter(name: "T", type: !533)
!533 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !534, size: 64, align: 64, dwarfAddressSpace: 0)
!534 = !DISubroutineType(types: !535)
!535 = !{!457, !39}
!536 = !{!537}
!537 = !DITemplateTypeParameter(name: "F", type: !533)
!538 = !DIGlobalVariableExpression(var: !539, expr: !DIExpression())
!539 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !540, isLocal: true, isDefinition: true)
!540 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !541, vtableHolder: !546, templateParams: !25, identifier: "bab1a33a92d9c3b0404e9dc7824f0c16")
!541 = !{!542, !543, !544, !545}
!542 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !540, file: !2, baseType: !6, size: 64, align: 64)
!543 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !540, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!544 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !540, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!545 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !540, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!546 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 1024, align: 32, elements: !415)
!547 = !DIGlobalVariableExpression(var: !548, expr: !DIExpression())
!548 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !549, isLocal: true, isDefinition: true)
!549 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !550, vtableHolder: !555, templateParams: !25, identifier: "7334cfa21b2e2d712dd706c8f299e16b")
!550 = !{!551, !552, !553, !554}
!551 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !549, file: !2, baseType: !6, size: 64, align: 64)
!552 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !549, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!553 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !549, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!554 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !549, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!555 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !556, size: 64, align: 64, dwarfAddressSpace: 0)
!556 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 28672, align: 32, elements: !557)
!557 = !{!558}
!558 = !DISubrange(count: 224, lowerBound: 0)
!559 = !DIGlobalVariableExpression(var: !560, expr: !DIExpression())
!560 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !561, isLocal: true, isDefinition: true)
!561 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !562, vtableHolder: !567, templateParams: !25, identifier: "f6bebc779c57379215bcdf2ee68f07ea")
!562 = !{!563, !564, !565, !566}
!563 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !561, file: !2, baseType: !6, size: 64, align: 64)
!564 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !561, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!565 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !561, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!566 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !561, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!567 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !568, file: !2, size: 64, align: 64, elements: !569, templateParams: !575, identifier: "913008273012e5edb7f14222ca21d88a")
!568 = !DINamespace(name: "mapped_page_table", scope: !322)
!569 = !{!570}
!570 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !567, file: !2, baseType: !571, size: 64, align: 64)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !25, identifier: "b23f3653e3f02576bfea747e4779fba7")
!572 = !DINamespace(name: "offset_page_table", scope: !322)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !571, file: !2, baseType: !45, size: 64, align: 64)
!575 = !{!576}
!576 = !DITemplateTypeParameter(name: "P", type: !571)
!577 = !DIGlobalVariableExpression(var: !578, expr: !DIExpression())
!578 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !579, isLocal: true, isDefinition: true)
!579 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !580, vtableHolder: !585, templateParams: !25, identifier: "32c1c564236fc89e22a88d8e65fe4188")
!580 = !{!581, !582, !583, !584}
!581 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !579, file: !2, baseType: !6, size: 64, align: 64)
!582 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !579, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!583 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !579, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!584 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !579, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!585 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!586 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!587 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !84, file: !2, size: 32768, align: 32768, elements: !588, templateParams: !25, identifier: "2d0d494cd4949770e93dd885cc124f5f")
!588 = !{!589}
!589 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !587, file: !2, baseType: !590, size: 32768, align: 64)
!590 = !DICompositeType(tag: DW_TAG_array_type, baseType: !83, size: 32768, align: 64, elements: !591)
!591 = !{!592}
!592 = !DISubrange(count: 512, lowerBound: 0)
!593 = !DIGlobalVariableExpression(var: !594, expr: !DIExpression())
!594 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !595, isLocal: true, isDefinition: true)
!595 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !596, vtableHolder: !601, templateParams: !25, identifier: "4037cf195745011097db417ac166d7bc")
!596 = !{!597, !598, !599, !600}
!597 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !595, file: !2, baseType: !6, size: 64, align: 64)
!598 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !595, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!599 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !595, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!600 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !595, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!601 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!602 = !DIGlobalVariableExpression(var: !603, expr: !DIExpression())
!603 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !604, isLocal: true, isDefinition: true)
!604 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !605, vtableHolder: !610, templateParams: !25, identifier: "785a158b37ba11bcd671e33c20f8e55a")
!605 = !{!606, !607, !608, !609}
!606 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !604, file: !2, baseType: !6, size: 64, align: 64)
!607 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !604, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!608 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !604, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!609 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !604, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!610 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !611, size: 64, align: 64, dwarfAddressSpace: 0)
!611 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !568, file: !2, size: 128, align: 64, elements: !612, templateParams: !575, identifier: "2b9bc5cc6c138a8a7500b4243f443f14")
!612 = !{!613, !614}
!613 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !611, file: !2, baseType: !567, size: 64, align: 64, offset: 64)
!614 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !611, file: !2, baseType: !586, size: 64, align: 64)
!615 = !DIGlobalVariableExpression(var: !616, expr: !DIExpression())
!616 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !617, isLocal: true, isDefinition: true)
!617 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !618, vtableHolder: !586, templateParams: !25, identifier: "fc863af943505840cfd6abf865936696")
!618 = !{!619, !620, !621, !622}
!619 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !617, file: !2, baseType: !6, size: 64, align: 64)
!620 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !617, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!621 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !617, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!622 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !617, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!623 = !DIGlobalVariableExpression(var: !624, expr: !DIExpression())
!624 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !625, isLocal: true, isDefinition: true)
!625 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !626, vtableHolder: !631, templateParams: !25, identifier: "1779c066d4bf3086c75efca5a3361d9e")
!626 = !{!627, !628, !629, !630}
!627 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !625, file: !2, baseType: !6, size: 64, align: 64)
!628 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !625, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!629 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !625, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!630 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !625, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!631 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !632, size: 64, align: 64, dwarfAddressSpace: 0)
!632 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !84, file: !2, size: 16, align: 16, elements: !633, templateParams: !25, identifier: "65964e237f7c73dae33021b289dd5a92")
!633 = !{!634}
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !632, file: !2, baseType: !19, size: 16, align: 16)
!635 = !DIGlobalVariableExpression(var: !636, expr: !DIExpression())
!636 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !637, isLocal: true, isDefinition: true)
!637 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !638, vtableHolder: !643, templateParams: !25, identifier: "d5296e235c68da0af9cb755e1a1c116d")
!638 = !{!639, !640, !641, !642}
!639 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !637, file: !2, baseType: !6, size: 64, align: 64)
!640 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !637, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!641 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !637, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!642 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !637, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!643 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !351, size: 64, align: 64, dwarfAddressSpace: 0)
!644 = !DIGlobalVariableExpression(var: !645, expr: !DIExpression())
!645 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !646, isLocal: true, isDefinition: true)
!646 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !647, vtableHolder: !652, templateParams: !25, identifier: "e1488c3c835985f2d1abee2e5c05d561")
!647 = !{!648, !649, !650, !651}
!648 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !646, file: !2, baseType: !6, size: 64, align: 64)
!649 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !646, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!650 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !646, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!651 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !646, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!652 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !322, file: !2, size: 128, align: 64, elements: !653, templateParams: !25, identifier: "7e0d3c69501504449b8e52d6661e594c")
!653 = !{!654}
!654 = !DICompositeType(tag: DW_TAG_variant_part, scope: !652, file: !2, size: 128, align: 64, elements: !655, templateParams: !25, identifier: "351566c0e58b5bb73d1da87aa9919af3", discriminator: !706)
!655 = !{!656, !674, !690}
!656 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !654, file: !2, baseType: !657, size: 128, align: 64, extraData: i64 0)
!657 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !652, file: !2, size: 128, align: 64, elements: !658, templateParams: !25, identifier: "566e714ac1c3ea276d8097f246a8326")
!658 = !{!659}
!659 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !657, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!660 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !661, file: !2, size: 64, align: 64, elements: !662, templateParams: !672, identifier: "897e5e65edb663452bf4751a89e1e266")
!661 = !DINamespace(name: "frame", scope: !85)
!662 = !{!663, !664}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !660, file: !2, baseType: !351, size: 64, align: 64)
!664 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !660, file: !2, baseType: !665, align: 8, offset: 64)
!665 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !666, identifier: "5ee96bc275b83fa6ae51d68050a6e7bc")
!666 = !{!667}
!667 = !DITemplateTypeParameter(name: "T", type: !668)
!668 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !669, file: !2, align: 8, elements: !670, templateParams: !25, identifier: "9302d30838aaaf20b210f0dcaf26fe8a")
!669 = !DINamespace(name: "page", scope: !85)
!670 = !{!671}
!671 = !DICompositeType(tag: DW_TAG_variant_part, scope: !668, file: !2, align: 8, elements: !25, identifier: "4fad7fe4723b71a6dab07912aaa52f2b")
!672 = !{!673}
!673 = !DITemplateTypeParameter(name: "S", type: !668)
!674 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !654, file: !2, baseType: !675, size: 128, align: 64, extraData: i64 1)
!675 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !652, file: !2, size: 128, align: 64, elements: !676, templateParams: !25, identifier: "48432cc42c6aab585c855874fd4879e7")
!676 = !{!677}
!677 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !675, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!678 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !661, file: !2, size: 64, align: 64, elements: !679, templateParams: !688, identifier: "76ca24bdc9492e4410f2ff75f4cde05f")
!679 = !{!680, !681}
!680 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !678, file: !2, baseType: !351, size: 64, align: 64)
!681 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !678, file: !2, baseType: !682, align: 8, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !683, identifier: "af3ac77f90a63b4aabea8a721e335165")
!683 = !{!684}
!684 = !DITemplateTypeParameter(name: "T", type: !685)
!685 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !669, file: !2, align: 8, elements: !686, templateParams: !25, identifier: "cbe4faf4013193461537b30f311841f")
!686 = !{!687}
!687 = !DICompositeType(tag: DW_TAG_variant_part, scope: !685, file: !2, align: 8, elements: !25, identifier: "74ccdf02d6568eac50d435e2173317e0")
!688 = !{!689}
!689 = !DITemplateTypeParameter(name: "S", type: !685)
!690 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !654, file: !2, baseType: !691, size: 128, align: 64, extraData: i64 2)
!691 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !652, file: !2, size: 128, align: 64, elements: !692, templateParams: !25, identifier: "a8f3d49f623c5bccf8a152ad34a40ac5")
!692 = !{!693}
!693 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !691, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!694 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !661, file: !2, size: 64, align: 64, elements: !695, templateParams: !704, identifier: "fc1f89efd25f0636dbf660ef9a7fd492")
!695 = !{!696, !697}
!696 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !694, file: !2, baseType: !351, size: 64, align: 64)
!697 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !694, file: !2, baseType: !698, align: 8, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !699, identifier: "8cadb5ae2ab13c5df66f3c251b3704fe")
!699 = !{!700}
!700 = !DITemplateTypeParameter(name: "T", type: !701)
!701 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !669, file: !2, align: 8, elements: !702, templateParams: !25, identifier: "25f883aad1fb6da2d1b34d47b8bac77c")
!702 = !{!703}
!703 = !DICompositeType(tag: DW_TAG_variant_part, scope: !701, file: !2, align: 8, elements: !25, identifier: "c170bf67076a09a32396547d55619476")
!704 = !{!705}
!705 = !DITemplateTypeParameter(name: "S", type: !701)
!706 = !DIDerivedType(tag: DW_TAG_member, scope: !652, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!707 = !DIGlobalVariableExpression(var: !708, expr: !DIExpression())
!708 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !709, isLocal: true, isDefinition: true)
!709 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !710, vtableHolder: !715, templateParams: !25, identifier: "28664fe1b84853e09044e95621d64ed5")
!710 = !{!711, !712, !713, !714}
!711 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !709, file: !2, baseType: !6, size: 64, align: 64)
!712 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !709, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!713 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !709, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!714 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !709, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!715 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !362, size: 64, align: 64, dwarfAddressSpace: 0)
!716 = !DIGlobalVariableExpression(var: !717, expr: !DIExpression())
!717 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !718, isLocal: true, isDefinition: true)
!718 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !719, vtableHolder: !724, templateParams: !25, identifier: "cdbe2119a237433fbf298ae931ed01ac")
!719 = !{!720, !721, !722, !723}
!720 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !718, file: !2, baseType: !6, size: 64, align: 64)
!721 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !718, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!722 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !718, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!723 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !718, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!724 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !694, size: 64, align: 64, dwarfAddressSpace: 0)
!725 = !DIGlobalVariableExpression(var: !726, expr: !DIExpression())
!726 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !727, isLocal: true, isDefinition: true)
!727 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !728, vtableHolder: !733, templateParams: !25, identifier: "b2b1c335701a8e4597f3d718977012df")
!728 = !{!729, !730, !731, !732}
!729 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !727, file: !2, baseType: !6, size: 64, align: 64)
!730 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !727, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!731 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !727, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!732 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !727, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!733 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !678, size: 64, align: 64, dwarfAddressSpace: 0)
!734 = !DIGlobalVariableExpression(var: !735, expr: !DIExpression())
!735 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !736, isLocal: true, isDefinition: true)
!736 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !737, vtableHolder: !742, templateParams: !25, identifier: "7d487308255da271721918b4f0eac31a")
!737 = !{!738, !739, !740, !741}
!738 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !736, file: !2, baseType: !6, size: 64, align: 64)
!739 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !736, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!740 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !736, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!741 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !736, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!742 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !660, size: 64, align: 64, dwarfAddressSpace: 0)
!743 = !DIGlobalVariableExpression(var: !744, expr: !DIExpression())
!744 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !745, isLocal: true, isDefinition: true)
!745 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !746, vtableHolder: !28, templateParams: !25, identifier: "628fbe63c6e26fc61e4c1617fd00d1c")
!746 = !{!747, !748, !749, !750}
!747 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !745, file: !2, baseType: !6, size: 64, align: 64)
!748 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !745, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!749 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !745, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!750 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !745, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!751 = !DIGlobalVariableExpression(var: !752, expr: !DIExpression())
!752 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !753, isLocal: true, isDefinition: true)
!753 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !754, vtableHolder: !759, templateParams: !25, identifier: "81e4b1a80dd073523ca2a8c2f935a4b4")
!754 = !{!755, !756, !757, !758}
!755 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !753, file: !2, baseType: !6, size: 64, align: 64)
!756 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !753, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!757 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !753, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!758 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !753, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!759 = !DICompositeType(tag: DW_TAG_array_type, baseType: !45, size: 192, align: 64, elements: !236)
!760 = !DIGlobalVariableExpression(var: !761, expr: !DIExpression())
!761 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !762, isLocal: true, isDefinition: true)
!762 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !763, vtableHolder: !768, templateParams: !25, identifier: "dd9c9b839257d47ca59d09815859a1fa")
!763 = !{!764, !765, !766, !767}
!764 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !762, file: !2, baseType: !6, size: 64, align: 64)
!765 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !762, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!766 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !762, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!767 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !762, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!768 = !DICompositeType(tag: DW_TAG_array_type, baseType: !45, size: 448, align: 64, elements: !769)
!769 = !{!770}
!770 = !DISubrange(count: 7, lowerBound: 0)
!771 = !{i32 8, !"PIC Level", i32 2}
!772 = !{i32 2, !"Dwarf Version", i32 4}
!773 = !{i32 2, !"Debug Info Version", i32 3}
!774 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !775, producer: "clang LLVM (rustc version 1.71.0-nightly (5ea3f0ae0 2023-05-23))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !776, globals: !849, splitDebugInlining: false)
!775 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.f90ccdc12bfd3c87-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!776 = !{!143, !255, !315, !777, !785, !791, !795, !801, !805, !810, !816, !841, !845}
!777 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !780)
!778 = !DINamespace(name: "debug", scope: !779)
!779 = !DINamespace(name: "registers", scope: !16)
!780 = !{!781, !782, !783, !784}
!781 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!782 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!783 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!784 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!785 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !786)
!786 = !{!787, !788, !789, !790}
!787 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!788 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!789 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!790 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!791 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !84, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !792)
!792 = !{!793, !794}
!793 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!794 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798, !799, !800}
!797 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!799 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!800 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!801 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !322, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !802)
!802 = !{!803, !804}
!803 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!804 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !806, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !807)
!806 = !DINamespace(name: "recursive_page_table", scope: !322)
!807 = !{!808, !809}
!808 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!809 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!810 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !84, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!811 = !{!812, !813, !814, !815}
!812 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!813 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!814 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!815 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!816 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !817)
!817 = !{!818, !819, !820, !821, !822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840}
!818 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!819 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!820 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!821 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!822 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!823 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!824 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!825 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!826 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!827 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!828 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!829 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!830 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!831 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!832 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!833 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!834 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!835 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!836 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!837 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!838 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!839 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!840 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!841 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !568, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !842)
!842 = !{!843, !844}
!843 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!844 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !568, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!849 = !{!0, !56, !65, !74, !88, !99, !239, !247, !261, !269, !277, !285, !298, !307, !320, !343, !354, !365, !374, !388, !397, !406, !417, !426, !434, !460, !485, !513, !538, !547, !559, !577, !593, !602, !615, !623, !635, !644, !707, !716, !725, !734, !743, !751, !760}
!850 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h66c2e6f590846240E", scope: !852, file: !851, line: 1959, type: !853, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !925, retainedNodes: !921)
!851 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "2f5ea4225648c8122dcfad60e08bb96c")
!852 = !DINamespace(name: "{impl#27}", scope: !189)
!853 = !DISubroutineType(types: !854)
!854 = !{!855, !895, !913}
!855 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !856, templateParams: !25, identifier: "df2c875445718b06838c30dd30c2bc52")
!856 = !{!857}
!857 = !DICompositeType(tag: DW_TAG_variant_part, scope: !855, file: !2, size: 192, align: 64, elements: !858, templateParams: !25, identifier: "ffe0e8e09ce906edd7ee5d40aa070a5c", discriminator: !894)
!858 = !{!859, !890}
!859 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !857, file: !2, baseType: !860, size: 192, align: 64, extraData: i64 0)
!860 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !855, file: !2, size: 192, align: 64, elements: !861, templateParams: !874, identifier: "c41a51c91362afa1112ffff23c13649a")
!861 = !{!862}
!862 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !860, file: !2, baseType: !863, size: 128, align: 64, offset: 64)
!863 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !864, templateParams: !25, identifier: "31284dcb96277cf113baf255140a2633")
!864 = !{!865, !866}
!865 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !863, file: !2, baseType: !660, size: 64, align: 64)
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !863, file: !2, baseType: !867, size: 64, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !322, file: !2, size: 64, align: 64, elements: !868, templateParams: !672, identifier: "94501936288e3babf6590111b50b3ea")
!868 = !{!869}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !870, size: 64, align: 64)
!870 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !669, file: !2, size: 64, align: 64, elements: !871, templateParams: !672, identifier: "a143f8e42528c2b255ab872c1e904fb8")
!871 = !{!872, !873}
!872 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !870, file: !2, baseType: !45, size: 64, align: 64)
!873 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !870, file: !2, baseType: !665, align: 8, offset: 64)
!874 = !{!875, !876}
!875 = !DITemplateTypeParameter(name: "T", type: !863)
!876 = !DITemplateTypeParameter(name: "E", type: !877)
!877 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !322, file: !2, size: 128, align: 64, elements: !878, templateParams: !25, identifier: "49ed059428b9f9e5be2a5737a6f696f8")
!878 = !{!879}
!879 = !DICompositeType(tag: DW_TAG_variant_part, scope: !877, file: !2, size: 128, align: 64, elements: !880, templateParams: !25, identifier: "2d375a6a943625eaa34d400907e5c15", discriminator: !889)
!880 = !{!881, !883, !885}
!881 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !879, file: !2, baseType: !882, size: 128, align: 64, extraData: i64 0)
!882 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !877, file: !2, size: 128, align: 64, elements: !25, identifier: "3feec70bed74ef694dfde08b3fe4517b")
!883 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !879, file: !2, baseType: !884, size: 128, align: 64, extraData: i64 1)
!884 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !877, file: !2, size: 128, align: 64, elements: !25, identifier: "a5fdc66cc6cb04f65fc6876083d8cc8b")
!885 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !879, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 2)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !877, file: !2, size: 128, align: 64, elements: !887, templateParams: !25, identifier: "11081fc6a2bda57ffddb92c8a62b5b71")
!887 = !{!888}
!888 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !886, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!889 = !DIDerivedType(tag: DW_TAG_member, scope: !877, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!890 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !857, file: !2, baseType: !891, size: 192, align: 64, extraData: i64 1)
!891 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !855, file: !2, size: 192, align: 64, elements: !892, templateParams: !874, identifier: "10d58ad21f23882c5e7d27cc3311c11f")
!892 = !{!893}
!893 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !891, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!894 = !DIDerivedType(tag: DW_TAG_member, scope: !855, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !896, templateParams: !25, identifier: "bca645ab92b3b3c780e19c26edd51395")
!896 = !{!897}
!897 = !DICompositeType(tag: DW_TAG_variant_part, scope: !895, file: !2, size: 128, align: 64, elements: !898, templateParams: !25, identifier: "6e0dc4b7e21cbc37e96bcf8fb9f522f")
!898 = !{!899, !909}
!899 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !897, file: !2, baseType: !900, size: 128, align: 64)
!900 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !895, file: !2, size: 128, align: 64, elements: !901, templateParams: !907, identifier: "c6f72f16af83eba228478d216d5d7686")
!901 = !{!902}
!902 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !900, file: !2, baseType: !903, align: 8)
!903 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !904, file: !2, align: 8, elements: !905, templateParams: !25, identifier: "6183dd06aa7cacb0657e2c421e0dfe4e")
!904 = !DINamespace(name: "convert", scope: !33)
!905 = !{!906}
!906 = !DICompositeType(tag: DW_TAG_variant_part, scope: !903, file: !2, align: 8, elements: !25, identifier: "c686c8eefdc137968efa537498bddf92")
!907 = !{!908, !876}
!908 = !DITemplateTypeParameter(name: "T", type: !903)
!909 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !897, file: !2, baseType: !910, size: 128, align: 64)
!910 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !895, file: !2, size: 128, align: 64, elements: !911, templateParams: !907, identifier: "be7a307f57944b51fc2b65b6f8d6e4cc")
!911 = !{!912}
!912 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !910, file: !2, baseType: !877, size: 128, align: 64)
!913 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !914, size: 64, align: 64, dwarfAddressSpace: 0)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !915, file: !2, size: 192, align: 64, elements: !917, templateParams: !25, identifier: "20ef1a484ea0863fc9e4151fe212b612")
!915 = !DINamespace(name: "location", scope: !916)
!916 = !DINamespace(name: "panic", scope: !33)
!917 = !{!918, !919, !920}
!918 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !914, file: !2, baseType: !115, size: 128, align: 64)
!919 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !914, file: !2, baseType: !28, size: 32, align: 32, offset: 128)
!920 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !914, file: !2, baseType: !28, size: 32, align: 32, offset: 160)
!921 = !{!922, !923}
!922 = !DILocalVariable(name: "residual", arg: 1, scope: !850, file: !851, line: 1959, type: !895)
!923 = !DILocalVariable(name: "e", scope: !924, file: !851, line: 1961, type: !877, align: 8)
!924 = distinct !DILexicalBlock(scope: !850, file: !851, line: 1961, column: 13)
!925 = !{!875, !876, !926}
!926 = !DITemplateTypeParameter(name: "F", type: !877)
!927 = !DILocation(line: 1959, column: 22, scope: !850)
!928 = !DILocation(line: 1961, column: 17, scope: !850)
!929 = !{i64 0, i64 3}
!930 = !DILocation(line: 1961, column: 17, scope: !924)
!931 = !DILocalVariable(name: "t", arg: 1, scope: !932, file: !933, line: 726, type: !877)
!932 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h8f6e3393f380fe9dE", scope: !934, file: !933, line: 726, type: !935, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !938, retainedNodes: !937)
!933 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "a5c1c95da529c2ec806f72827790eb34")
!934 = !DINamespace(name: "{impl#4}", scope: !904)
!935 = !DISubroutineType(types: !936)
!936 = !{!877, !877}
!937 = !{!931}
!938 = !{!939}
!939 = !DITemplateTypeParameter(name: "T", type: !877)
!940 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !941)
!941 = distinct !DILocation(line: 1961, column: 27, scope: !924)
!942 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !941)
!943 = !DILocation(line: 1961, column: 27, scope: !924)
!944 = !DILocation(line: 1961, column: 23, scope: !924)
!945 = !DILocation(line: 1963, column: 6, scope: !850)
!946 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9acdef872e19e212E", scope: !852, file: !851, line: 1959, type: !947, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !979, retainedNodes: !975)
!947 = !DISubroutineType(types: !948)
!948 = !{!949, !895, !913}
!949 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !950, templateParams: !25, identifier: "a96e896a62d3db52d7bccb60bf429b88")
!950 = !{!951}
!951 = !DICompositeType(tag: DW_TAG_variant_part, scope: !949, file: !2, size: 192, align: 64, elements: !952, templateParams: !25, identifier: "af085c003754d3ad6ba22cf10c567b08", discriminator: !974)
!952 = !{!953, !970}
!953 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !951, file: !2, baseType: !954, size: 192, align: 64, extraData: i64 0)
!954 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !949, file: !2, size: 192, align: 64, elements: !955, templateParams: !968, identifier: "4c49964a316e45d74533e42fc5424a8d")
!955 = !{!956}
!956 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !954, file: !2, baseType: !957, size: 128, align: 64, offset: 64)
!957 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !958, templateParams: !25, identifier: "3be9b87b45c42080bac9ad89df3477a4")
!958 = !{!959, !960}
!959 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !957, file: !2, baseType: !694, size: 64, align: 64)
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !957, file: !2, baseType: !961, size: 64, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !322, file: !2, size: 64, align: 64, elements: !962, templateParams: !704, identifier: "852fe15523e8b0dbb0d41fa980598be3")
!962 = !{!963}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !964, size: 64, align: 64)
!964 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !669, file: !2, size: 64, align: 64, elements: !965, templateParams: !704, identifier: "8346ea76358bf7276d66e97618e4400")
!965 = !{!966, !967}
!966 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !964, file: !2, baseType: !45, size: 64, align: 64)
!967 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !964, file: !2, baseType: !698, align: 8, offset: 64)
!968 = !{!969, !876}
!969 = !DITemplateTypeParameter(name: "T", type: !957)
!970 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !951, file: !2, baseType: !971, size: 192, align: 64, extraData: i64 1)
!971 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !949, file: !2, size: 192, align: 64, elements: !972, templateParams: !968, identifier: "73b59893d6916d47c7357ddb99f700f")
!972 = !{!973}
!973 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !971, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!974 = !DIDerivedType(tag: DW_TAG_member, scope: !949, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!975 = !{!976, !977}
!976 = !DILocalVariable(name: "residual", arg: 1, scope: !946, file: !851, line: 1959, type: !895)
!977 = !DILocalVariable(name: "e", scope: !978, file: !851, line: 1961, type: !877, align: 8)
!978 = distinct !DILexicalBlock(scope: !946, file: !851, line: 1961, column: 13)
!979 = !{!969, !876, !926}
!980 = !DILocation(line: 1959, column: 22, scope: !946)
!981 = !DILocation(line: 1961, column: 17, scope: !946)
!982 = !DILocation(line: 1961, column: 17, scope: !978)
!983 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !984)
!984 = distinct !DILocation(line: 1961, column: 27, scope: !978)
!985 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !984)
!986 = !DILocation(line: 1961, column: 27, scope: !978)
!987 = !DILocation(line: 1961, column: 23, scope: !978)
!988 = !DILocation(line: 1963, column: 6, scope: !946)
!989 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd87ac80b590dd383E", scope: !852, file: !851, line: 1959, type: !990, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1022, retainedNodes: !1018)
!990 = !DISubroutineType(types: !991)
!991 = !{!992, !895, !913}
!992 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !993, templateParams: !25, identifier: "36ecc95f18a2c253b41d26a243dcb1f")
!993 = !{!994}
!994 = !DICompositeType(tag: DW_TAG_variant_part, scope: !992, file: !2, size: 192, align: 64, elements: !995, templateParams: !25, identifier: "7704b3d20db936578f71e707df311b99", discriminator: !1017)
!995 = !{!996, !1013}
!996 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !994, file: !2, baseType: !997, size: 192, align: 64, extraData: i64 0)
!997 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !992, file: !2, size: 192, align: 64, elements: !998, templateParams: !1011, identifier: "bd2d5a84d98ca161fe01ad1fa8dff41e")
!998 = !{!999}
!999 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !997, file: !2, baseType: !1000, size: 128, align: 64, offset: 64)
!1000 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !1001, templateParams: !25, identifier: "f817533a0feaed6941baff805eaf049")
!1001 = !{!1002, !1003}
!1002 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1000, file: !2, baseType: !678, size: 64, align: 64)
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1000, file: !2, baseType: !1004, size: 64, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !322, file: !2, size: 64, align: 64, elements: !1005, templateParams: !688, identifier: "725aa4a28219c8d4f421f38f12ed856")
!1005 = !{!1006}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !1007, size: 64, align: 64)
!1007 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !669, file: !2, size: 64, align: 64, elements: !1008, templateParams: !688, identifier: "af2e6aca35bf8bc1d23b112ed4759e44")
!1008 = !{!1009, !1010}
!1009 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1007, file: !2, baseType: !45, size: 64, align: 64)
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1007, file: !2, baseType: !682, align: 8, offset: 64)
!1011 = !{!1012, !876}
!1012 = !DITemplateTypeParameter(name: "T", type: !1000)
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !994, file: !2, baseType: !1014, size: 192, align: 64, extraData: i64 1)
!1014 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !992, file: !2, size: 192, align: 64, elements: !1015, templateParams: !1011, identifier: "aed68cb9320c63f662c458ff9a1b77b0")
!1015 = !{!1016}
!1016 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1014, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!1017 = !DIDerivedType(tag: DW_TAG_member, scope: !992, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!1018 = !{!1019, !1020}
!1019 = !DILocalVariable(name: "residual", arg: 1, scope: !989, file: !851, line: 1959, type: !895)
!1020 = !DILocalVariable(name: "e", scope: !1021, file: !851, line: 1961, type: !877, align: 8)
!1021 = distinct !DILexicalBlock(scope: !989, file: !851, line: 1961, column: 13)
!1022 = !{!1012, !876, !926}
!1023 = !DILocation(line: 1959, column: 22, scope: !989)
!1024 = !DILocation(line: 1961, column: 17, scope: !989)
!1025 = !DILocation(line: 1961, column: 17, scope: !1021)
!1026 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !1027)
!1027 = distinct !DILocation(line: 1961, column: 27, scope: !1021)
!1028 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !1027)
!1029 = !DILocation(line: 1961, column: 27, scope: !1021)
!1030 = !DILocation(line: 1961, column: 23, scope: !1021)
!1031 = !DILocation(line: 1963, column: 6, scope: !989)
!1032 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17hb800c1602cd230a7E", scope: !1034, file: !1033, line: 2299, type: !1035, scopeLine: 2299, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1038)
!1033 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "1a732c99c57cb2d76a548fb6f43c5e00")
!1034 = !DINamespace(name: "{impl#12}", scope: !108)
!1035 = !DISubroutineType(types: !1036)
!1036 = !{!188, !1037, !206}
!1037 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !306, size: 64, align: 64, dwarfAddressSpace: 0)
!1038 = !{!1039, !1040}
!1039 = !DILocalVariable(name: "self", arg: 1, scope: !1032, file: !1033, line: 2299, type: !1037)
!1040 = !DILocalVariable(name: "f", arg: 2, scope: !1032, file: !1033, line: 2299, type: !206)
!1041 = !DILocation(line: 2299, column: 12, scope: !1032)
!1042 = !DILocation(line: 2299, column: 19, scope: !1032)
!1043 = !DILocation(line: 2300, column: 9, scope: !1032)
!1044 = !DILocation(line: 2301, column: 6, scope: !1032)
!1045 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h00b122ecea781686E", scope: !1046, file: !1033, line: 2268, type: !1047, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !1055)
!1046 = !DINamespace(name: "{impl#53}", scope: !108)
!1047 = !DISubroutineType(types: !1048)
!1048 = !{!188, !1049, !206}
!1049 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1050, size: 64, align: 64, dwarfAddressSpace: 0)
!1050 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1051, templateParams: !25, identifier: "900bcb1b0ab6a4fd74c27cc44a762269")
!1051 = !{!1052, !1054}
!1052 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1050, file: !2, baseType: !1053, size: 64, align: 64)
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1050, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1055 = !{!1056, !1057}
!1056 = !DILocalVariable(name: "self", arg: 1, scope: !1045, file: !1033, line: 2268, type: !1049)
!1057 = !DILocalVariable(name: "f", arg: 2, scope: !1045, file: !1033, line: 2268, type: !206)
!1058 = !{!1059}
!1059 = !DITemplateTypeParameter(name: "T", type: !13)
!1060 = !DILocation(line: 2268, column: 20, scope: !1045)
!1061 = !DILocation(line: 2268, column: 27, scope: !1045)
!1062 = !DILocation(line: 2268, column: 71, scope: !1045)
!1063 = !{i64 4}
!1064 = !DILocation(line: 2268, column: 62, scope: !1045)
!1065 = !DILocation(line: 2268, column: 84, scope: !1045)
!1066 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f340914de895523E", scope: !1046, file: !1033, line: 2268, type: !1067, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !1075)
!1067 = !DISubroutineType(types: !1068)
!1068 = !{!188, !1069, !206}
!1069 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1070, size: 64, align: 64, dwarfAddressSpace: 0)
!1070 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1071, templateParams: !25, identifier: "803397eb995586ff4ed3b1ff505b0687")
!1071 = !{!1072, !1074}
!1072 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1070, file: !2, baseType: !1073, size: 64, align: 64)
!1073 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1074 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1070, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1075 = !{!1076, !1077}
!1076 = !DILocalVariable(name: "self", arg: 1, scope: !1066, file: !1033, line: 2268, type: !1069)
!1077 = !DILocalVariable(name: "f", arg: 2, scope: !1066, file: !1033, line: 2268, type: !206)
!1078 = !{!1079}
!1079 = !DITemplateTypeParameter(name: "T", type: !49)
!1080 = !DILocation(line: 2268, column: 20, scope: !1066)
!1081 = !DILocation(line: 2268, column: 27, scope: !1066)
!1082 = !DILocation(line: 2268, column: 71, scope: !1066)
!1083 = !{i64 8}
!1084 = !DILocation(line: 2268, column: 62, scope: !1066)
!1085 = !DILocation(line: 2268, column: 84, scope: !1066)
!1086 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h167afac1fc3de7feE", scope: !1046, file: !1033, line: 2268, type: !1087, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !1095)
!1087 = !DISubroutineType(types: !1088)
!1088 = !{!188, !1089, !206}
!1089 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1090, size: 64, align: 64, dwarfAddressSpace: 0)
!1090 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1091, templateParams: !25, identifier: "875183d9d98246f6859e74dfb2d460a1")
!1091 = !{!1092, !1094}
!1092 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1090, file: !2, baseType: !1093, size: 64, align: 64)
!1093 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!1094 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1090, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1095 = !{!1096, !1097}
!1096 = !DILocalVariable(name: "self", arg: 1, scope: !1086, file: !1033, line: 2268, type: !1089)
!1097 = !DILocalVariable(name: "f", arg: 2, scope: !1086, file: !1033, line: 2268, type: !206)
!1098 = !{!1099}
!1099 = !DITemplateTypeParameter(name: "T", type: !45)
!1100 = !DILocation(line: 2268, column: 20, scope: !1086)
!1101 = !DILocation(line: 2268, column: 27, scope: !1086)
!1102 = !DILocation(line: 2268, column: 71, scope: !1086)
!1103 = !DILocation(line: 2268, column: 62, scope: !1086)
!1104 = !DILocation(line: 2268, column: 84, scope: !1086)
!1105 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h333dcf2a910698e3E", scope: !1046, file: !1033, line: 2268, type: !1106, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1112, retainedNodes: !1109)
!1106 = !DISubroutineType(types: !1107)
!1107 = !{!188, !1108, !206}
!1108 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !643, size: 64, align: 64, dwarfAddressSpace: 0)
!1109 = !{!1110, !1111}
!1110 = !DILocalVariable(name: "self", arg: 1, scope: !1105, file: !1033, line: 2268, type: !1108)
!1111 = !DILocalVariable(name: "f", arg: 2, scope: !1105, file: !1033, line: 2268, type: !206)
!1112 = !{!1113}
!1113 = !DITemplateTypeParameter(name: "T", type: !351)
!1114 = !DILocation(line: 2268, column: 20, scope: !1105)
!1115 = !DILocation(line: 2268, column: 27, scope: !1105)
!1116 = !DILocation(line: 2268, column: 71, scope: !1105)
!1117 = !DILocation(line: 2268, column: 62, scope: !1105)
!1118 = !DILocation(line: 2268, column: 84, scope: !1105)
!1119 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h385ee2dec526990aE", scope: !1046, file: !1033, line: 2268, type: !1120, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1126, retainedNodes: !1123)
!1120 = !DISubroutineType(types: !1121)
!1121 = !{!188, !1122, !206}
!1122 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !382, size: 64, align: 64, dwarfAddressSpace: 0)
!1123 = !{!1124, !1125}
!1124 = !DILocalVariable(name: "self", arg: 1, scope: !1119, file: !1033, line: 2268, type: !1122)
!1125 = !DILocalVariable(name: "f", arg: 2, scope: !1119, file: !1033, line: 2268, type: !206)
!1126 = !{!1127}
!1127 = !DITemplateTypeParameter(name: "T", type: !383)
!1128 = !DILocation(line: 2268, column: 20, scope: !1119)
!1129 = !DILocation(line: 2268, column: 27, scope: !1119)
!1130 = !DILocation(line: 2268, column: 71, scope: !1119)
!1131 = !{i64 2}
!1132 = !DILocation(line: 2268, column: 62, scope: !1119)
!1133 = !DILocation(line: 2268, column: 84, scope: !1119)
!1134 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h40cf68abc4b4373aE", scope: !1046, file: !1033, line: 2268, type: !1135, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1141, retainedNodes: !1138)
!1135 = !DISubroutineType(types: !1136)
!1136 = !{!188, !1137, !206}
!1137 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !715, size: 64, align: 64, dwarfAddressSpace: 0)
!1138 = !{!1139, !1140}
!1139 = !DILocalVariable(name: "self", arg: 1, scope: !1134, file: !1033, line: 2268, type: !1137)
!1140 = !DILocalVariable(name: "f", arg: 2, scope: !1134, file: !1033, line: 2268, type: !206)
!1141 = !{!1142}
!1142 = !DITemplateTypeParameter(name: "T", type: !362)
!1143 = !DILocation(line: 2268, column: 20, scope: !1134)
!1144 = !DILocation(line: 2268, column: 27, scope: !1134)
!1145 = !DILocation(line: 2268, column: 71, scope: !1134)
!1146 = !DILocation(line: 2268, column: 62, scope: !1134)
!1147 = !DILocation(line: 2268, column: 84, scope: !1134)
!1148 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4772244cdda6ed34E", scope: !1046, file: !1033, line: 2268, type: !1149, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1155, retainedNodes: !1152)
!1149 = !DISubroutineType(types: !1150)
!1150 = !{!188, !1151, !206}
!1151 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !742, size: 64, align: 64, dwarfAddressSpace: 0)
!1152 = !{!1153, !1154}
!1153 = !DILocalVariable(name: "self", arg: 1, scope: !1148, file: !1033, line: 2268, type: !1151)
!1154 = !DILocalVariable(name: "f", arg: 2, scope: !1148, file: !1033, line: 2268, type: !206)
!1155 = !{!1156}
!1156 = !DITemplateTypeParameter(name: "T", type: !660)
!1157 = !DILocation(line: 2268, column: 20, scope: !1148)
!1158 = !DILocation(line: 2268, column: 27, scope: !1148)
!1159 = !DILocation(line: 2268, column: 71, scope: !1148)
!1160 = !DILocation(line: 2268, column: 62, scope: !1148)
!1161 = !DILocation(line: 2268, column: 84, scope: !1148)
!1162 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h615598e0f4be1f1bE", scope: !1046, file: !1033, line: 2268, type: !1163, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !1166)
!1163 = !DISubroutineType(types: !1164)
!1164 = !{!188, !1165, !206}
!1165 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!1166 = !{!1167, !1168}
!1167 = !DILocalVariable(name: "self", arg: 1, scope: !1162, file: !1033, line: 2268, type: !1165)
!1168 = !DILocalVariable(name: "f", arg: 2, scope: !1162, file: !1033, line: 2268, type: !206)
!1169 = !DILocation(line: 2268, column: 20, scope: !1162)
!1170 = !DILocation(line: 2268, column: 27, scope: !1162)
!1171 = !DILocation(line: 2268, column: 71, scope: !1162)
!1172 = !DILocation(line: 2268, column: 62, scope: !1162)
!1173 = !DILocation(line: 2268, column: 84, scope: !1162)
!1174 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65bb0faace82c04eE", scope: !1046, file: !1033, line: 2268, type: !1175, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1181, retainedNodes: !1178)
!1175 = !DISubroutineType(types: !1176)
!1176 = !{!188, !1177, !206}
!1177 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !610, size: 64, align: 64, dwarfAddressSpace: 0)
!1178 = !{!1179, !1180}
!1179 = !DILocalVariable(name: "self", arg: 1, scope: !1174, file: !1033, line: 2268, type: !1177)
!1180 = !DILocalVariable(name: "f", arg: 2, scope: !1174, file: !1033, line: 2268, type: !206)
!1181 = !{!1182}
!1182 = !DITemplateTypeParameter(name: "T", type: !611)
!1183 = !DILocation(line: 2268, column: 20, scope: !1174)
!1184 = !DILocation(line: 2268, column: 27, scope: !1174)
!1185 = !DILocation(line: 2268, column: 71, scope: !1174)
!1186 = !DILocation(line: 2268, column: 62, scope: !1174)
!1187 = !DILocation(line: 2268, column: 84, scope: !1174)
!1188 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b374c04bdc63abbE", scope: !1046, file: !1033, line: 2268, type: !1189, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1195, retainedNodes: !1192)
!1189 = !DISubroutineType(types: !1190)
!1190 = !{!188, !1191, !206}
!1191 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !601, size: 64, align: 64, dwarfAddressSpace: 0)
!1192 = !{!1193, !1194}
!1193 = !DILocalVariable(name: "self", arg: 1, scope: !1188, file: !1033, line: 2268, type: !1191)
!1194 = !DILocalVariable(name: "f", arg: 2, scope: !1188, file: !1033, line: 2268, type: !206)
!1195 = !{!1196}
!1196 = !DITemplateTypeParameter(name: "T", type: !571)
!1197 = !DILocation(line: 2268, column: 20, scope: !1188)
!1198 = !DILocation(line: 2268, column: 27, scope: !1188)
!1199 = !DILocation(line: 2268, column: 71, scope: !1188)
!1200 = !DILocation(line: 2268, column: 62, scope: !1188)
!1201 = !DILocation(line: 2268, column: 84, scope: !1188)
!1202 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bc985dccfe51a1bE", scope: !1046, file: !1033, line: 2268, type: !1203, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1209, retainedNodes: !1206)
!1203 = !DISubroutineType(types: !1204)
!1204 = !{!188, !1205, !206}
!1205 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !733, size: 64, align: 64, dwarfAddressSpace: 0)
!1206 = !{!1207, !1208}
!1207 = !DILocalVariable(name: "self", arg: 1, scope: !1202, file: !1033, line: 2268, type: !1205)
!1208 = !DILocalVariable(name: "f", arg: 2, scope: !1202, file: !1033, line: 2268, type: !206)
!1209 = !{!1210}
!1210 = !DITemplateTypeParameter(name: "T", type: !678)
!1211 = !DILocation(line: 2268, column: 20, scope: !1202)
!1212 = !DILocation(line: 2268, column: 27, scope: !1202)
!1213 = !DILocation(line: 2268, column: 71, scope: !1202)
!1214 = !DILocation(line: 2268, column: 62, scope: !1202)
!1215 = !DILocation(line: 2268, column: 84, scope: !1202)
!1216 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8317cdfb57b55543E", scope: !1046, file: !1033, line: 2268, type: !1217, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1223, retainedNodes: !1220)
!1217 = !DISubroutineType(types: !1218)
!1218 = !{!188, !1219, !206}
!1219 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !631, size: 64, align: 64, dwarfAddressSpace: 0)
!1220 = !{!1221, !1222}
!1221 = !DILocalVariable(name: "self", arg: 1, scope: !1216, file: !1033, line: 2268, type: !1219)
!1222 = !DILocalVariable(name: "f", arg: 2, scope: !1216, file: !1033, line: 2268, type: !206)
!1223 = !{!1224}
!1224 = !DITemplateTypeParameter(name: "T", type: !632)
!1225 = !DILocation(line: 2268, column: 20, scope: !1216)
!1226 = !DILocation(line: 2268, column: 27, scope: !1216)
!1227 = !DILocation(line: 2268, column: 71, scope: !1216)
!1228 = !DILocation(line: 2268, column: 62, scope: !1216)
!1229 = !DILocation(line: 2268, column: 84, scope: !1216)
!1230 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fdb1cbba6554524E", scope: !1046, file: !1033, line: 2268, type: !1231, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1237, retainedNodes: !1234)
!1231 = !DISubroutineType(types: !1232)
!1232 = !{!188, !1233, !206}
!1233 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !585, size: 64, align: 64, dwarfAddressSpace: 0)
!1234 = !{!1235, !1236}
!1235 = !DILocalVariable(name: "self", arg: 1, scope: !1230, file: !1033, line: 2268, type: !1233)
!1236 = !DILocalVariable(name: "f", arg: 2, scope: !1230, file: !1033, line: 2268, type: !206)
!1237 = !{!1238}
!1238 = !DITemplateTypeParameter(name: "T", type: !586)
!1239 = !DILocation(line: 2268, column: 20, scope: !1230)
!1240 = !DILocation(line: 2268, column: 27, scope: !1230)
!1241 = !DILocation(line: 2268, column: 71, scope: !1230)
!1242 = !DILocation(line: 2268, column: 62, scope: !1230)
!1243 = !DILocation(line: 2268, column: 84, scope: !1230)
!1244 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17haa0c1e49979bc5f1E", scope: !1046, file: !1033, line: 2268, type: !1245, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1251, retainedNodes: !1248)
!1245 = !DISubroutineType(types: !1246)
!1246 = !{!188, !1247, !206}
!1247 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !555, size: 64, align: 64, dwarfAddressSpace: 0)
!1248 = !{!1249, !1250}
!1249 = !DILocalVariable(name: "self", arg: 1, scope: !1244, file: !1033, line: 2268, type: !1247)
!1250 = !DILocalVariable(name: "f", arg: 2, scope: !1244, file: !1033, line: 2268, type: !206)
!1251 = !{!1252}
!1252 = !DITemplateTypeParameter(name: "T", type: !556)
!1253 = !DILocation(line: 2268, column: 20, scope: !1244)
!1254 = !DILocation(line: 2268, column: 27, scope: !1244)
!1255 = !DILocation(line: 2268, column: 71, scope: !1244)
!1256 = !DILocation(line: 2268, column: 62, scope: !1244)
!1257 = !DILocation(line: 2268, column: 84, scope: !1244)
!1258 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17habce008bf4e6373aE", scope: !1046, file: !1033, line: 2268, type: !1259, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !1262)
!1259 = !DISubroutineType(types: !1260)
!1260 = !{!188, !1261, !206}
!1261 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !82, size: 64, align: 64, dwarfAddressSpace: 0)
!1262 = !{!1263, !1264}
!1263 = !DILocalVariable(name: "self", arg: 1, scope: !1258, file: !1033, line: 2268, type: !1261)
!1264 = !DILocalVariable(name: "f", arg: 2, scope: !1258, file: !1033, line: 2268, type: !206)
!1265 = !{!1266}
!1266 = !DITemplateTypeParameter(name: "T", type: !83)
!1267 = !DILocation(line: 2268, column: 20, scope: !1258)
!1268 = !DILocation(line: 2268, column: 27, scope: !1258)
!1269 = !DILocation(line: 2268, column: 71, scope: !1258)
!1270 = !DILocation(line: 2268, column: 62, scope: !1258)
!1271 = !DILocation(line: 2268, column: 84, scope: !1258)
!1272 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0a723f082649a66E", scope: !1046, file: !1033, line: 2268, type: !1273, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1279, retainedNodes: !1276)
!1273 = !DISubroutineType(types: !1274)
!1274 = !{!188, !1275, !206}
!1275 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !724, size: 64, align: 64, dwarfAddressSpace: 0)
!1276 = !{!1277, !1278}
!1277 = !DILocalVariable(name: "self", arg: 1, scope: !1272, file: !1033, line: 2268, type: !1275)
!1278 = !DILocalVariable(name: "f", arg: 2, scope: !1272, file: !1033, line: 2268, type: !206)
!1279 = !{!1280}
!1280 = !DITemplateTypeParameter(name: "T", type: !694)
!1281 = !DILocation(line: 2268, column: 20, scope: !1272)
!1282 = !DILocation(line: 2268, column: 27, scope: !1272)
!1283 = !DILocation(line: 2268, column: 71, scope: !1272)
!1284 = !DILocation(line: 2268, column: 62, scope: !1272)
!1285 = !DILocation(line: 2268, column: 84, scope: !1272)
!1286 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcc22a495f33dbc71E", scope: !1046, file: !1033, line: 2268, type: !1287, scopeLine: 2268, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !1290)
!1287 = !DISubroutineType(types: !1288)
!1288 = !{!188, !1289, !206}
!1289 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1290 = !{!1291, !1292}
!1291 = !DILocalVariable(name: "self", arg: 1, scope: !1286, file: !1033, line: 2268, type: !1289)
!1292 = !DILocalVariable(name: "f", arg: 2, scope: !1286, file: !1033, line: 2268, type: !206)
!1293 = !DILocation(line: 2268, column: 20, scope: !1286)
!1294 = !DILocation(line: 2268, column: 27, scope: !1286)
!1295 = !DILocation(line: 2268, column: 71, scope: !1286)
!1296 = !DILocation(line: 2268, column: 62, scope: !1286)
!1297 = !DILocation(line: 2268, column: 84, scope: !1286)
!1298 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h42ad9028cab4262eE", scope: !1300, file: !1299, line: 222, type: !1302, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1312)
!1299 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.1/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "06d6ae76c286c9465509ffd6bd39fdfa")
!1300 = !DINamespace(name: "{impl#2}", scope: !1301)
!1301 = !DINamespace(name: "bit_field", scope: null)
!1302 = !DISubroutineType(types: !1303)
!1303 = !{!19, !396, !1304}
!1304 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1305, file: !2, size: 128, align: 64, elements: !1307, templateParams: !1310, identifier: "1f8bc2272e64a96da1c0d704b5981322")
!1305 = !DINamespace(name: "range", scope: !1306)
!1306 = !DINamespace(name: "ops", scope: !33)
!1307 = !{!1308, !1309}
!1308 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1304, file: !2, baseType: !9, size: 64, align: 64)
!1309 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1310 = !{!1311}
!1311 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1312 = !{!1313, !1314, !1315, !1317}
!1313 = !DILocalVariable(name: "self", arg: 1, scope: !1298, file: !1299, line: 222, type: !396)
!1314 = !DILocalVariable(name: "range", arg: 2, scope: !1298, file: !1299, line: 222, type: !1304)
!1315 = !DILocalVariable(name: "range", scope: !1316, file: !1299, line: 223, type: !1304, align: 8)
!1316 = distinct !DILexicalBlock(scope: !1298, file: !1299, line: 223, column: 17)
!1317 = !DILocalVariable(name: "bits", scope: !1318, file: !1299, line: 230, type: !19, align: 2)
!1318 = distinct !DILexicalBlock(scope: !1316, file: !1299, line: 230, column: 17)
!1319 = !{!1320}
!1320 = !DITemplateTypeParameter(name: "T", type: !1304)
!1321 = !DILocation(line: 222, column: 48, scope: !1298)
!1322 = !DILocation(line: 222, column: 55, scope: !1298)
!1323 = !DILocation(line: 223, column: 29, scope: !1298)
!1324 = !DILocation(line: 223, column: 21, scope: !1316)
!1325 = !DILocation(line: 225, column: 25, scope: !1316)
!1326 = !DILocation(line: 225, column: 17, scope: !1316)
!1327 = !DILocation(line: 226, column: 25, scope: !1316)
!1328 = !DILocation(line: 226, column: 17, scope: !1316)
!1329 = !DILocation(line: 227, column: 25, scope: !1316)
!1330 = !DILocation(line: 227, column: 17, scope: !1316)
!1331 = !DILocation(line: 230, column: 28, scope: !1316)
!1332 = !DILocation(line: 230, column: 37, scope: !1316)
!1333 = !DILocation(line: 230, column: 71, scope: !1316)
!1334 = !DILocation(line: 230, column: 21, scope: !1318)
!1335 = !DILocation(line: 233, column: 17, scope: !1318)
!1336 = !DILocation(line: 234, column: 14, scope: !1298)
!1337 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17ha462a6a83dbc2871E", scope: !1338, file: !1299, line: 215, type: !1339, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1341)
!1338 = !DINamespace(name: "{impl#4}", scope: !1301)
!1339 = !DISubroutineType(types: !1340)
!1340 = !{!306, !64, !9}
!1341 = !{!1342, !1343}
!1342 = !DILocalVariable(name: "self", arg: 1, scope: !1337, file: !1299, line: 215, type: !64)
!1343 = !DILocalVariable(name: "bit", arg: 2, scope: !1337, file: !1299, line: 215, type: !9)
!1344 = !DILocation(line: 215, column: 24, scope: !1337)
!1345 = !DILocation(line: 215, column: 31, scope: !1337)
!1346 = !DILocation(line: 216, column: 25, scope: !1337)
!1347 = !DILocation(line: 216, column: 17, scope: !1337)
!1348 = !DILocation(line: 218, column: 18, scope: !1337)
!1349 = !DILocation(line: 218, column: 26, scope: !1337)
!1350 = !DILocation(line: 218, column: 17, scope: !1337)
!1351 = !DILocation(line: 219, column: 14, scope: !1337)
!1352 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4c6915129424b6daE", scope: !1338, file: !1299, line: 222, type: !1353, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1365, retainedNodes: !1358)
!1353 = !DISubroutineType(types: !1354)
!1354 = !{!49, !64, !1355}
!1355 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1305, file: !2, size: 64, align: 64, elements: !1356, templateParams: !1310, identifier: "5a2a83acfc798cb3412d13212fa7637d")
!1356 = !{!1357}
!1357 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1355, file: !2, baseType: !9, size: 64, align: 64)
!1358 = !{!1359, !1360, !1361, !1363}
!1359 = !DILocalVariable(name: "self", arg: 1, scope: !1352, file: !1299, line: 222, type: !64)
!1360 = !DILocalVariable(name: "range", arg: 2, scope: !1352, file: !1299, line: 222, type: !1355)
!1361 = !DILocalVariable(name: "range", scope: !1362, file: !1299, line: 223, type: !1304, align: 8)
!1362 = distinct !DILexicalBlock(scope: !1352, file: !1299, line: 223, column: 17)
!1363 = !DILocalVariable(name: "bits", scope: !1364, file: !1299, line: 230, type: !49, align: 8)
!1364 = distinct !DILexicalBlock(scope: !1362, file: !1299, line: 230, column: 17)
!1365 = !{!1366}
!1366 = !DITemplateTypeParameter(name: "T", type: !1355)
!1367 = !DILocation(line: 222, column: 48, scope: !1352)
!1368 = !DILocation(line: 222, column: 55, scope: !1352)
!1369 = !DILocation(line: 223, column: 29, scope: !1352)
!1370 = !DILocation(line: 223, column: 21, scope: !1362)
!1371 = !DILocation(line: 225, column: 25, scope: !1362)
!1372 = !DILocation(line: 225, column: 17, scope: !1362)
!1373 = !DILocation(line: 226, column: 25, scope: !1362)
!1374 = !DILocation(line: 226, column: 17, scope: !1362)
!1375 = !DILocation(line: 227, column: 25, scope: !1362)
!1376 = !DILocation(line: 227, column: 17, scope: !1362)
!1377 = !DILocation(line: 230, column: 28, scope: !1362)
!1378 = !DILocation(line: 230, column: 37, scope: !1362)
!1379 = !DILocation(line: 230, column: 71, scope: !1362)
!1380 = !DILocation(line: 230, column: 21, scope: !1364)
!1381 = !DILocation(line: 233, column: 17, scope: !1364)
!1382 = !DILocation(line: 234, column: 14, scope: !1352)
!1383 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h92e295a1b99f7fa0E", scope: !1338, file: !1299, line: 222, type: !1384, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1386)
!1384 = !DISubroutineType(types: !1385)
!1385 = !{!49, !64, !1304}
!1386 = !{!1387, !1388, !1389, !1391}
!1387 = !DILocalVariable(name: "self", arg: 1, scope: !1383, file: !1299, line: 222, type: !64)
!1388 = !DILocalVariable(name: "range", arg: 2, scope: !1383, file: !1299, line: 222, type: !1304)
!1389 = !DILocalVariable(name: "range", scope: !1390, file: !1299, line: 223, type: !1304, align: 8)
!1390 = distinct !DILexicalBlock(scope: !1383, file: !1299, line: 223, column: 17)
!1391 = !DILocalVariable(name: "bits", scope: !1392, file: !1299, line: 230, type: !49, align: 8)
!1392 = distinct !DILexicalBlock(scope: !1390, file: !1299, line: 230, column: 17)
!1393 = !DILocation(line: 222, column: 48, scope: !1383)
!1394 = !DILocation(line: 222, column: 55, scope: !1383)
!1395 = !DILocation(line: 223, column: 29, scope: !1383)
!1396 = !DILocation(line: 223, column: 21, scope: !1390)
!1397 = !DILocation(line: 225, column: 25, scope: !1390)
!1398 = !DILocation(line: 225, column: 17, scope: !1390)
!1399 = !DILocation(line: 226, column: 25, scope: !1390)
!1400 = !DILocation(line: 226, column: 17, scope: !1390)
!1401 = !DILocation(line: 227, column: 25, scope: !1390)
!1402 = !DILocation(line: 227, column: 17, scope: !1390)
!1403 = !DILocation(line: 230, column: 28, scope: !1390)
!1404 = !DILocation(line: 230, column: 37, scope: !1390)
!1405 = !DILocation(line: 230, column: 71, scope: !1390)
!1406 = !DILocation(line: 230, column: 21, scope: !1392)
!1407 = !DILocation(line: 233, column: 17, scope: !1392)
!1408 = !DILocation(line: 234, column: 14, scope: !1383)
!1409 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h785e035ab0cdafccE", scope: !1338, file: !1299, line: 250, type: !1410, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1365, retainedNodes: !1413)
!1410 = !DISubroutineType(types: !1411)
!1411 = !{!1412, !1412, !1355, !49}
!1412 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1413 = !{!1414, !1415, !1416, !1417, !1419}
!1414 = !DILocalVariable(name: "self", arg: 1, scope: !1409, file: !1299, line: 250, type: !1412)
!1415 = !DILocalVariable(name: "range", arg: 2, scope: !1409, file: !1299, line: 250, type: !1355)
!1416 = !DILocalVariable(name: "value", arg: 3, scope: !1409, file: !1299, line: 250, type: !49)
!1417 = !DILocalVariable(name: "range", scope: !1418, file: !1299, line: 251, type: !1304, align: 8)
!1418 = distinct !DILexicalBlock(scope: !1409, file: !1299, line: 251, column: 17)
!1419 = !DILocalVariable(name: "bitmask", scope: !1420, file: !1299, line: 260, type: !49, align: 8)
!1420 = distinct !DILexicalBlock(scope: !1418, file: !1299, line: 260, column: 17)
!1421 = !DILocation(line: 250, column: 48, scope: !1409)
!1422 = !DILocation(line: 250, column: 59, scope: !1409)
!1423 = !DILocation(line: 250, column: 69, scope: !1409)
!1424 = !DILocation(line: 251, column: 29, scope: !1409)
!1425 = !DILocation(line: 251, column: 21, scope: !1418)
!1426 = !DILocation(line: 253, column: 25, scope: !1418)
!1427 = !DILocation(line: 253, column: 17, scope: !1418)
!1428 = !DILocation(line: 254, column: 25, scope: !1418)
!1429 = !DILocation(line: 254, column: 17, scope: !1418)
!1430 = !DILocation(line: 255, column: 25, scope: !1418)
!1431 = !DILocation(line: 255, column: 17, scope: !1418)
!1432 = !DILocation(line: 256, column: 54, scope: !1418)
!1433 = !DILocation(line: 256, column: 34, scope: !1418)
!1434 = !DILocation(line: 256, column: 25, scope: !1418)
!1435 = !DILocation(line: 257, column: 45, scope: !1418)
!1436 = !DILocation(line: 257, column: 25, scope: !1418)
!1437 = !DILocation(line: 256, column: 17, scope: !1418)
!1438 = !DILocation(line: 260, column: 45, scope: !1418)
!1439 = !DILocation(line: 260, column: 39, scope: !1418)
!1440 = !DILocation(line: 261, column: 37, scope: !1418)
!1441 = !DILocation(line: 260, column: 38, scope: !1418)
!1442 = !DILocation(line: 260, column: 37, scope: !1418)
!1443 = !DILocation(line: 260, column: 21, scope: !1420)
!1444 = !DILocation(line: 265, column: 26, scope: !1420)
!1445 = !DILocation(line: 265, column: 25, scope: !1420)
!1446 = !DILocation(line: 265, column: 45, scope: !1420)
!1447 = !DILocation(line: 265, column: 17, scope: !1420)
!1448 = !DILocation(line: 268, column: 14, scope: !1409)
!1449 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hd844cf696f65c506E", scope: !1338, file: !1299, line: 250, type: !1450, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1452)
!1450 = !DISubroutineType(types: !1451)
!1451 = !{!1412, !1412, !1304, !49}
!1452 = !{!1453, !1454, !1455, !1456, !1458}
!1453 = !DILocalVariable(name: "self", arg: 1, scope: !1449, file: !1299, line: 250, type: !1412)
!1454 = !DILocalVariable(name: "range", arg: 2, scope: !1449, file: !1299, line: 250, type: !1304)
!1455 = !DILocalVariable(name: "value", arg: 3, scope: !1449, file: !1299, line: 250, type: !49)
!1456 = !DILocalVariable(name: "range", scope: !1457, file: !1299, line: 251, type: !1304, align: 8)
!1457 = distinct !DILexicalBlock(scope: !1449, file: !1299, line: 251, column: 17)
!1458 = !DILocalVariable(name: "bitmask", scope: !1459, file: !1299, line: 260, type: !49, align: 8)
!1459 = distinct !DILexicalBlock(scope: !1457, file: !1299, line: 260, column: 17)
!1460 = !DILocation(line: 250, column: 48, scope: !1449)
!1461 = !DILocation(line: 250, column: 59, scope: !1449)
!1462 = !DILocation(line: 250, column: 69, scope: !1449)
!1463 = !DILocation(line: 251, column: 29, scope: !1449)
!1464 = !DILocation(line: 251, column: 21, scope: !1457)
!1465 = !DILocation(line: 253, column: 25, scope: !1457)
!1466 = !DILocation(line: 253, column: 17, scope: !1457)
!1467 = !DILocation(line: 254, column: 25, scope: !1457)
!1468 = !DILocation(line: 254, column: 17, scope: !1457)
!1469 = !DILocation(line: 255, column: 25, scope: !1457)
!1470 = !DILocation(line: 255, column: 17, scope: !1457)
!1471 = !DILocation(line: 256, column: 54, scope: !1457)
!1472 = !DILocation(line: 256, column: 34, scope: !1457)
!1473 = !DILocation(line: 256, column: 25, scope: !1457)
!1474 = !DILocation(line: 257, column: 45, scope: !1457)
!1475 = !DILocation(line: 257, column: 25, scope: !1457)
!1476 = !DILocation(line: 256, column: 17, scope: !1457)
!1477 = !DILocation(line: 260, column: 45, scope: !1457)
!1478 = !DILocation(line: 260, column: 39, scope: !1457)
!1479 = !DILocation(line: 261, column: 37, scope: !1457)
!1480 = !DILocation(line: 260, column: 38, scope: !1457)
!1481 = !DILocation(line: 260, column: 37, scope: !1457)
!1482 = !DILocation(line: 260, column: 21, scope: !1459)
!1483 = !DILocation(line: 265, column: 26, scope: !1459)
!1484 = !DILocation(line: 265, column: 25, scope: !1459)
!1485 = !DILocation(line: 265, column: 45, scope: !1459)
!1486 = !DILocation(line: 265, column: 17, scope: !1459)
!1487 = !DILocation(line: 268, column: 14, scope: !1449)
!1488 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h046df36afc741411E", scope: !1489, file: !1033, line: 2495, type: !1490, scopeLine: 2495, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !1497)
!1489 = !DINamespace(name: "{impl#24}", scope: !108)
!1490 = !DISubroutineType(types: !1491)
!1491 = !{!188, !1492, !206}
!1492 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1493, templateParams: !25, identifier: "d995cda78c6c5848fa5d38483574ef84")
!1493 = !{!1494, !1496}
!1494 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1492, file: !2, baseType: !1495, size: 64, align: 64)
!1495 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!1496 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1492, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1497 = !{!1498, !1499}
!1498 = !DILocalVariable(name: "self", arg: 1, scope: !1488, file: !1033, line: 2495, type: !1492)
!1499 = !DILocalVariable(name: "f", arg: 2, scope: !1488, file: !1033, line: 2495, type: !206)
!1500 = !DILocation(line: 2495, column: 12, scope: !1488)
!1501 = !DILocation(line: 2495, column: 19, scope: !1488)
!1502 = !DILocation(line: 2496, column: 9, scope: !1488)
!1503 = !DILocation(line: 2496, column: 32, scope: !1488)
!1504 = !DILocation(line: 2497, column: 6, scope: !1488)
!1505 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h07616fbd080f1c67E", scope: !1489, file: !1033, line: 2495, type: !1506, scopeLine: 2495, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !1508)
!1506 = !DISubroutineType(types: !1507)
!1507 = !{!188, !1070, !206}
!1508 = !{!1509, !1510}
!1509 = !DILocalVariable(name: "self", arg: 1, scope: !1505, file: !1033, line: 2495, type: !1070)
!1510 = !DILocalVariable(name: "f", arg: 2, scope: !1505, file: !1033, line: 2495, type: !206)
!1511 = !DILocation(line: 2495, column: 12, scope: !1505)
!1512 = !DILocation(line: 2495, column: 19, scope: !1505)
!1513 = !DILocation(line: 2496, column: 9, scope: !1505)
!1514 = !DILocation(line: 2496, column: 32, scope: !1505)
!1515 = !DILocation(line: 2497, column: 6, scope: !1505)
!1516 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6fd71b63bac83f94E", scope: !1489, file: !1033, line: 2495, type: !1517, scopeLine: 2495, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !1519)
!1517 = !DISubroutineType(types: !1518)
!1518 = !{!188, !1050, !206}
!1519 = !{!1520, !1521}
!1520 = !DILocalVariable(name: "self", arg: 1, scope: !1516, file: !1033, line: 2495, type: !1050)
!1521 = !DILocalVariable(name: "f", arg: 2, scope: !1516, file: !1033, line: 2495, type: !206)
!1522 = !DILocation(line: 2495, column: 12, scope: !1516)
!1523 = !DILocation(line: 2495, column: 19, scope: !1516)
!1524 = !DILocation(line: 2496, column: 9, scope: !1516)
!1525 = !DILocation(line: 2496, column: 32, scope: !1516)
!1526 = !DILocation(line: 2497, column: 6, scope: !1516)
!1527 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7453d8e92ce71322E", scope: !1489, file: !1033, line: 2495, type: !1528, scopeLine: 2495, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !1530)
!1528 = !DISubroutineType(types: !1529)
!1529 = !{!188, !1090, !206}
!1530 = !{!1531, !1532}
!1531 = !DILocalVariable(name: "self", arg: 1, scope: !1527, file: !1033, line: 2495, type: !1090)
!1532 = !DILocalVariable(name: "f", arg: 2, scope: !1527, file: !1033, line: 2495, type: !206)
!1533 = !DILocation(line: 2495, column: 12, scope: !1527)
!1534 = !DILocation(line: 2495, column: 19, scope: !1527)
!1535 = !DILocation(line: 2496, column: 9, scope: !1527)
!1536 = !DILocation(line: 2496, column: 32, scope: !1527)
!1537 = !DILocation(line: 2497, column: 6, scope: !1527)
!1538 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt5Count2Is17h7328cb66bb8d6f51E", scope: !1540, file: !1539, line: 48, type: !1542, scopeLine: 48, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1544)
!1539 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt.rs", directory: "", checksumkind: CSK_MD5, checksum: "31eddffc1303c18bd294e608e49a0de2")
!1540 = !DINamespace(name: "Is", scope: !1541)
!1541 = !DINamespace(name: "Count", scope: !137)
!1542 = !DISubroutineType(types: !1543)
!1543 = !{!151, !9}
!1544 = !{!1545}
!1545 = !DILocalVariable(arg: 1, scope: !1538, file: !1539, line: 48, type: !9)
!1546 = !DILocation(line: 48, column: 5, scope: !1538)
!1547 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h4144a7bd8661d517E", scope: !1549, file: !1548, line: 189, type: !1551, scopeLine: 189, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1553)
!1548 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "3143de71d5ad70ee2e53269932cc8053")
!1549 = !DINamespace(name: "{impl#85}", scope: !1550)
!1550 = !DINamespace(name: "num", scope: !108)
!1551 = !DISubroutineType(types: !1552)
!1552 = !{!188, !396, !206}
!1553 = !{!1554, !1555}
!1554 = !DILocalVariable(name: "self", arg: 1, scope: !1547, file: !1548, line: 189, type: !396)
!1555 = !DILocalVariable(name: "f", arg: 2, scope: !1547, file: !1548, line: 189, type: !206)
!1556 = !DILocation(line: 189, column: 20, scope: !1547)
!1557 = !DILocation(line: 189, column: 27, scope: !1547)
!1558 = !DILocation(line: 190, column: 20, scope: !1547)
!1559 = !DILocation(line: 192, column: 27, scope: !1547)
!1560 = !DILocation(line: 191, column: 21, scope: !1547)
!1561 = !DILocation(line: 197, column: 14, scope: !1547)
!1562 = !{i8 0, i8 2}
!1563 = !DILocation(line: 195, column: 21, scope: !1547)
!1564 = !DILocation(line: 193, column: 21, scope: !1547)
!1565 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4ab93454e432c1deE", scope: !1566, file: !1548, line: 189, type: !1567, scopeLine: 189, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1569)
!1566 = !DINamespace(name: "{impl#86}", scope: !1550)
!1567 = !DISubroutineType(types: !1568)
!1568 = !{!188, !405, !206}
!1569 = !{!1570, !1571}
!1570 = !DILocalVariable(name: "self", arg: 1, scope: !1565, file: !1548, line: 189, type: !405)
!1571 = !DILocalVariable(name: "f", arg: 2, scope: !1565, file: !1548, line: 189, type: !206)
!1572 = !DILocation(line: 189, column: 20, scope: !1565)
!1573 = !DILocation(line: 189, column: 27, scope: !1565)
!1574 = !DILocation(line: 190, column: 20, scope: !1565)
!1575 = !DILocation(line: 192, column: 27, scope: !1565)
!1576 = !DILocation(line: 191, column: 21, scope: !1565)
!1577 = !DILocation(line: 197, column: 14, scope: !1565)
!1578 = !DILocation(line: 195, column: 21, scope: !1565)
!1579 = !DILocation(line: 193, column: 21, scope: !1565)
!1580 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h3d0c7ab8f9b5df04E", scope: !1581, file: !1548, line: 189, type: !1582, scopeLine: 189, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1584)
!1581 = !DINamespace(name: "{impl#87}", scope: !1550)
!1582 = !DISubroutineType(types: !1583)
!1583 = !{!188, !64, !206}
!1584 = !{!1585, !1586}
!1585 = !DILocalVariable(name: "self", arg: 1, scope: !1580, file: !1548, line: 189, type: !64)
!1586 = !DILocalVariable(name: "f", arg: 2, scope: !1580, file: !1548, line: 189, type: !206)
!1587 = !DILocation(line: 189, column: 20, scope: !1580)
!1588 = !DILocation(line: 189, column: 27, scope: !1580)
!1589 = !DILocation(line: 190, column: 20, scope: !1580)
!1590 = !DILocation(line: 192, column: 27, scope: !1580)
!1591 = !DILocation(line: 191, column: 21, scope: !1580)
!1592 = !DILocation(line: 197, column: 14, scope: !1580)
!1593 = !DILocation(line: 195, column: 21, scope: !1580)
!1594 = !DILocation(line: 193, column: 21, scope: !1580)
!1595 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h0564211142f88fc1E", scope: !1597, file: !1596, line: 627, type: !1606, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1626, declaration: !1625, retainedNodes: !1629)
!1596 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "01cd6fe38fc23dc71fabb47473394cb8")
!1597 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1598, file: !2, size: 128, align: 64, elements: !1599, templateParams: !25, identifier: "d55b5ab40978336d510405748b0b49f9")
!1598 = !DINamespace(name: "builders", scope: !108)
!1599 = !{!1600}
!1600 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1597, file: !2, baseType: !1601, size: 128, align: 64)
!1601 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1598, file: !2, size: 128, align: 64, elements: !1602, templateParams: !25, identifier: "18b5404db7960e388a86b59ea9760fa")
!1602 = !{!1603, !1604, !1605}
!1603 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1601, file: !2, baseType: !206, size: 64, align: 64)
!1604 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1601, file: !2, baseType: !188, size: 8, align: 8, offset: 64)
!1605 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1601, file: !2, baseType: !306, size: 8, align: 8, offset: 72)
!1606 = !DISubroutineType(types: !1607)
!1607 = !{!1608, !1608, !1609}
!1608 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1597, size: 64, align: 64, dwarfAddressSpace: 0)
!1609 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1610, file: !2, size: 128, align: 64, elements: !1612, templateParams: !1058, identifier: "105cd16265e357afcb8a595f7a3386")
!1610 = !DINamespace(name: "iter", scope: !1611)
!1611 = !DINamespace(name: "slice", scope: !33)
!1612 = !{!1613, !1620, !1621}
!1613 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1609, file: !2, baseType: !1614, size: 64, align: 64)
!1614 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1615, file: !2, size: 64, align: 64, elements: !1617, templateParams: !1058, identifier: "ffd3ad646c20b68ff91907fc83875e24")
!1615 = !DINamespace(name: "non_null", scope: !1616)
!1616 = !DINamespace(name: "ptr", scope: !33)
!1617 = !{!1618}
!1618 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1614, file: !2, baseType: !1619, size: 64, align: 64)
!1619 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1620 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1609, file: !2, baseType: !1619, size: 64, align: 64, offset: 64)
!1621 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1609, file: !2, baseType: !1622, align: 8)
!1622 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1623, identifier: "ec6a88f7dad162e2381215156f89a7d5")
!1623 = !{!1624}
!1624 = !DITemplateTypeParameter(name: "T", type: !12)
!1625 = !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h0564211142f88fc1E", scope: !1597, file: !1596, line: 627, type: !1606, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1626)
!1626 = !{!1627, !1628}
!1627 = !DITemplateTypeParameter(name: "D", type: !12)
!1628 = !DITemplateTypeParameter(name: "I", type: !1609)
!1629 = !{!1630, !1631, !1632, !1634}
!1630 = !DILocalVariable(name: "self", arg: 1, scope: !1595, file: !1596, line: 627, type: !1608)
!1631 = !DILocalVariable(name: "entries", arg: 2, scope: !1595, file: !1596, line: 627, type: !1609)
!1632 = !DILocalVariable(name: "iter", scope: !1633, file: !1596, line: 632, type: !1609, align: 8)
!1633 = distinct !DILexicalBlock(scope: !1595, file: !1596, line: 632, column: 9)
!1634 = !DILocalVariable(name: "entry", scope: !1635, file: !1596, line: 632, type: !12, align: 8)
!1635 = distinct !DILexicalBlock(scope: !1633, file: !1596, line: 632, column: 30)
!1636 = !DILocation(line: 627, column: 26, scope: !1595)
!1637 = !DILocation(line: 627, column: 37, scope: !1595)
!1638 = !DILocation(line: 632, column: 22, scope: !1633)
!1639 = !DILocation(line: 632, column: 13, scope: !1635)
!1640 = !DILocation(line: 632, column: 22, scope: !1595)
!1641 = !DILocation(line: 632, column: 9, scope: !1633)
!1642 = !DILocation(line: 636, column: 6, scope: !1595)
!1643 = !DILocation(line: 632, column: 13, scope: !1633)
!1644 = !DILocation(line: 633, column: 13, scope: !1635)
!1645 = !DILocation(line: 634, column: 9, scope: !1633)
!1646 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hc9635e3831fb2a12E", scope: !1597, file: !1596, line: 627, type: !1647, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1662, declaration: !1661, retainedNodes: !1665)
!1647 = !DISubroutineType(types: !1648)
!1648 = !{!1608, !1608, !1649}
!1649 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1610, file: !2, size: 128, align: 64, elements: !1650, templateParams: !1078, identifier: "e43aec76f5fba2db3829f6a95788ce5f")
!1650 = !{!1651, !1656, !1657}
!1651 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1649, file: !2, baseType: !1652, size: 64, align: 64)
!1652 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1615, file: !2, size: 64, align: 64, elements: !1653, templateParams: !1078, identifier: "db7b23b35f085da1a6b972a239344f82")
!1653 = !{!1654}
!1654 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1652, file: !2, baseType: !1655, size: 64, align: 64)
!1655 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1656 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1649, file: !2, baseType: !1655, size: 64, align: 64, offset: 64)
!1657 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1649, file: !2, baseType: !1658, align: 8)
!1658 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1659, identifier: "895391bec1e2378b7a6f5cf5c9c45052")
!1659 = !{!1660}
!1660 = !DITemplateTypeParameter(name: "T", type: !64)
!1661 = !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hc9635e3831fb2a12E", scope: !1597, file: !1596, line: 627, type: !1647, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1662)
!1662 = !{!1663, !1664}
!1663 = !DITemplateTypeParameter(name: "D", type: !64)
!1664 = !DITemplateTypeParameter(name: "I", type: !1649)
!1665 = !{!1666, !1667, !1668, !1670}
!1666 = !DILocalVariable(name: "self", arg: 1, scope: !1646, file: !1596, line: 627, type: !1608)
!1667 = !DILocalVariable(name: "entries", arg: 2, scope: !1646, file: !1596, line: 627, type: !1649)
!1668 = !DILocalVariable(name: "iter", scope: !1669, file: !1596, line: 632, type: !1649, align: 8)
!1669 = distinct !DILexicalBlock(scope: !1646, file: !1596, line: 632, column: 9)
!1670 = !DILocalVariable(name: "entry", scope: !1671, file: !1596, line: 632, type: !64, align: 8)
!1671 = distinct !DILexicalBlock(scope: !1669, file: !1596, line: 632, column: 30)
!1672 = !DILocation(line: 627, column: 26, scope: !1646)
!1673 = !DILocation(line: 627, column: 37, scope: !1646)
!1674 = !DILocation(line: 632, column: 22, scope: !1669)
!1675 = !DILocation(line: 632, column: 13, scope: !1671)
!1676 = !DILocation(line: 632, column: 22, scope: !1646)
!1677 = !DILocation(line: 632, column: 9, scope: !1669)
!1678 = !DILocation(line: 636, column: 6, scope: !1646)
!1679 = !DILocation(line: 632, column: 13, scope: !1669)
!1680 = !DILocation(line: 633, column: 13, scope: !1671)
!1681 = !DILocation(line: 634, column: 9, scope: !1669)
!1682 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hd28238580aae066eE", scope: !1597, file: !1596, line: 627, type: !1683, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1698, declaration: !1697, retainedNodes: !1701)
!1683 = !DISubroutineType(types: !1684)
!1684 = !{!1608, !1608, !1685}
!1685 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1610, file: !2, size: 128, align: 64, elements: !1686, templateParams: !1098, identifier: "820a7dbccd1a1c0c58c0c644b664217b")
!1686 = !{!1687, !1692, !1693}
!1687 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1685, file: !2, baseType: !1688, size: 64, align: 64)
!1688 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1615, file: !2, size: 64, align: 64, elements: !1689, templateParams: !1098, identifier: "ad31a08760d8e584603f52fc796fab5f")
!1689 = !{!1690}
!1690 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1688, file: !2, baseType: !1691, size: 64, align: 64)
!1691 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!1692 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1685, file: !2, baseType: !1691, size: 64, align: 64, offset: 64)
!1693 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1685, file: !2, baseType: !1694, align: 8)
!1694 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1695, identifier: "19f7ce129824fdaf28b72e0617913c6d")
!1695 = !{!1696}
!1696 = !DITemplateTypeParameter(name: "T", type: !73)
!1697 = !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hd28238580aae066eE", scope: !1597, file: !1596, line: 627, type: !1683, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1698)
!1698 = !{!1699, !1700}
!1699 = !DITemplateTypeParameter(name: "D", type: !73)
!1700 = !DITemplateTypeParameter(name: "I", type: !1685)
!1701 = !{!1702, !1703, !1704, !1706}
!1702 = !DILocalVariable(name: "self", arg: 1, scope: !1682, file: !1596, line: 627, type: !1608)
!1703 = !DILocalVariable(name: "entries", arg: 2, scope: !1682, file: !1596, line: 627, type: !1685)
!1704 = !DILocalVariable(name: "iter", scope: !1705, file: !1596, line: 632, type: !1685, align: 8)
!1705 = distinct !DILexicalBlock(scope: !1682, file: !1596, line: 632, column: 9)
!1706 = !DILocalVariable(name: "entry", scope: !1707, file: !1596, line: 632, type: !73, align: 8)
!1707 = distinct !DILexicalBlock(scope: !1705, file: !1596, line: 632, column: 30)
!1708 = !DILocation(line: 627, column: 26, scope: !1682)
!1709 = !DILocation(line: 627, column: 37, scope: !1682)
!1710 = !DILocation(line: 632, column: 22, scope: !1705)
!1711 = !DILocation(line: 632, column: 13, scope: !1707)
!1712 = !DILocation(line: 632, column: 22, scope: !1682)
!1713 = !DILocation(line: 632, column: 9, scope: !1705)
!1714 = !DILocation(line: 636, column: 6, scope: !1682)
!1715 = !DILocation(line: 632, column: 13, scope: !1705)
!1716 = !DILocation(line: 633, column: 13, scope: !1707)
!1717 = !DILocation(line: 634, column: 9, scope: !1705)
!1718 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hde0638cb8970483aE", scope: !1597, file: !1596, line: 627, type: !1719, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1734, declaration: !1733, retainedNodes: !1737)
!1719 = !DISubroutineType(types: !1720)
!1720 = !{!1608, !1608, !1721}
!1721 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1610, file: !2, size: 128, align: 64, elements: !1722, templateParams: !1265, identifier: "583ee923d3e3b82517c19778c882b660")
!1722 = !{!1723, !1728, !1729}
!1723 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1721, file: !2, baseType: !1724, size: 64, align: 64)
!1724 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1615, file: !2, size: 64, align: 64, elements: !1725, templateParams: !1265, identifier: "44699146240da997e89901fad80b587a")
!1725 = !{!1726}
!1726 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1724, file: !2, baseType: !1727, size: 64, align: 64)
!1727 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!1728 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1721, file: !2, baseType: !1727, size: 64, align: 64, offset: 64)
!1729 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1721, file: !2, baseType: !1730, align: 8)
!1730 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1731, identifier: "71c806e0a6bea717cd396a9e937667c9")
!1731 = !{!1732}
!1732 = !DITemplateTypeParameter(name: "T", type: !82)
!1733 = !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hde0638cb8970483aE", scope: !1597, file: !1596, line: 627, type: !1719, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1734)
!1734 = !{!1735, !1736}
!1735 = !DITemplateTypeParameter(name: "D", type: !82)
!1736 = !DITemplateTypeParameter(name: "I", type: !1721)
!1737 = !{!1738, !1739, !1740, !1742}
!1738 = !DILocalVariable(name: "self", arg: 1, scope: !1718, file: !1596, line: 627, type: !1608)
!1739 = !DILocalVariable(name: "entries", arg: 2, scope: !1718, file: !1596, line: 627, type: !1721)
!1740 = !DILocalVariable(name: "iter", scope: !1741, file: !1596, line: 632, type: !1721, align: 8)
!1741 = distinct !DILexicalBlock(scope: !1718, file: !1596, line: 632, column: 9)
!1742 = !DILocalVariable(name: "entry", scope: !1743, file: !1596, line: 632, type: !82, align: 8)
!1743 = distinct !DILexicalBlock(scope: !1741, file: !1596, line: 632, column: 30)
!1744 = !DILocation(line: 627, column: 26, scope: !1718)
!1745 = !DILocation(line: 627, column: 37, scope: !1718)
!1746 = !DILocation(line: 632, column: 22, scope: !1741)
!1747 = !DILocation(line: 632, column: 13, scope: !1743)
!1748 = !DILocation(line: 632, column: 22, scope: !1718)
!1749 = !DILocation(line: 632, column: 9, scope: !1741)
!1750 = !DILocation(line: 636, column: 6, scope: !1718)
!1751 = !DILocation(line: 632, column: 13, scope: !1741)
!1752 = !DILocation(line: 633, column: 13, scope: !1743)
!1753 = !DILocation(line: 634, column: 9, scope: !1741)
!1754 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E", scope: !107, file: !1033, line: 322, type: !1755, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !1760, retainedNodes: !1761)
!1755 = !DISubroutineType(types: !1756)
!1756 = !{!107, !111, !174, !132, !1757}
!1757 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !137, file: !2, align: 8, elements: !1758, templateParams: !25, identifier: "351ac13b590d5d24af48663f31ffb4eb")
!1758 = !{!1759}
!1759 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1757, file: !2, baseType: !7, align: 8)
!1760 = !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h36ea28fdd16f2c24E", scope: !107, file: !1033, line: 322, type: !1755, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!1761 = !{!1762, !1763, !1764, !1765, !1766}
!1762 = !DILocalVariable(name: "pieces", arg: 1, scope: !1754, file: !1033, line: 323, type: !111)
!1763 = !DILocalVariable(name: "args", arg: 2, scope: !1754, file: !1033, line: 324, type: !174)
!1764 = !DILocalVariable(name: "fmt", arg: 3, scope: !1754, file: !1033, line: 325, type: !132)
!1765 = !DILocalVariable(name: "_unsafe_arg", scope: !1754, file: !1033, line: 326, type: !1757, align: 1)
!1766 = !DILocalVariable(arg: 4, scope: !1754, file: !1033, line: 326, type: !1757)
!1767 = !DILocation(line: 326, column: 9, scope: !1754)
!1768 = !DILocation(line: 323, column: 9, scope: !1754)
!1769 = !DILocation(line: 324, column: 9, scope: !1754)
!1770 = !DILocation(line: 325, column: 9, scope: !1754)
!1771 = !DILocation(line: 328, column: 34, scope: !1754)
!1772 = !DILocation(line: 328, column: 9, scope: !1754)
!1773 = !DILocation(line: 329, column: 6, scope: !1754)
!1774 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h302db6e75606da46E", scope: !107, file: !1033, line: 307, type: !1775, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !1777, retainedNodes: !1778)
!1775 = !DISubroutineType(types: !1776)
!1776 = !{!107, !111, !174}
!1777 = !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h302db6e75606da46E", scope: !107, file: !1033, line: 307, type: !1775, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!1778 = !{!1779, !1780}
!1779 = !DILocalVariable(name: "pieces", arg: 1, scope: !1774, file: !1033, line: 307, type: !111)
!1780 = !DILocalVariable(name: "args", arg: 2, scope: !1774, file: !1033, line: 307, type: !174)
!1781 = !DILocation(line: 307, column: 19, scope: !1774)
!1782 = !DILocation(line: 307, column: 47, scope: !1774)
!1783 = !DILocation(line: 308, column: 12, scope: !1774)
!1784 = !DILocation(line: 308, column: 56, scope: !1774)
!1785 = !DILocation(line: 308, column: 41, scope: !1774)
!1786 = !DILocation(line: 311, column: 34, scope: !1774)
!1787 = !DILocation(line: 311, column: 9, scope: !1774)
!1788 = !DILocation(line: 312, column: 6, scope: !1774)
!1789 = !DILocation(line: 309, column: 13, scope: !1774)
!1790 = distinct !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE", scope: !107, file: !1033, line: 297, type: !1791, scopeLine: 297, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !1793, retainedNodes: !1794)
!1791 = !DISubroutineType(types: !1792)
!1792 = !{!107, !111}
!1793 = !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h4eadf4fcde143cfcE", scope: !107, file: !1033, line: 297, type: !1791, scopeLine: 297, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!1794 = !{!1795}
!1795 = !DILocalVariable(name: "pieces", arg: 1, scope: !1790, file: !1033, line: 297, type: !111)
!1796 = !DILocation(line: 297, column: 28, scope: !1790)
!1797 = !DILocation(line: 298, column: 12, scope: !1790)
!1798 = !DILocation(line: 301, column: 34, scope: !1790)
!1799 = !DILocation(line: 301, column: 9, scope: !1790)
!1800 = !DILocation(line: 302, column: 6, scope: !1790)
!1801 = !DILocation(line: 299, column: 13, scope: !1790)
!1802 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h8f8e141220685325E", scope: !1804, file: !1803, line: 460, type: !1806, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1819)
!1803 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "9f9a8c2611080e433b531f707b01187e")
!1804 = !DINamespace(name: "{impl#9}", scope: !1805)
!1805 = !DINamespace(name: "num", scope: !33)
!1806 = !DISubroutineType(types: !1807)
!1807 = !{!1808, !49, !49}
!1808 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1809, templateParams: !25, identifier: "671af66e9d33f478b88c0b843511ab79")
!1809 = !{!1810}
!1810 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1808, file: !2, size: 128, align: 64, elements: !1811, templateParams: !25, identifier: "307ce12d40565673a7661943efa35f3f", discriminator: !1818)
!1811 = !{!1812, !1814}
!1812 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1810, file: !2, baseType: !1813, size: 128, align: 64, extraData: i64 0)
!1813 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1808, file: !2, size: 128, align: 64, elements: !25, templateParams: !1078, identifier: "84fcadb2dbcaa343756e36879b1e627")
!1814 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1810, file: !2, baseType: !1815, size: 128, align: 64, extraData: i64 1)
!1815 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1808, file: !2, size: 128, align: 64, elements: !1816, templateParams: !1078, identifier: "79e1274d5e6bf9ad96ebc0b9ac8fddf6")
!1816 = !{!1817}
!1817 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1815, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!1818 = !DIDerivedType(tag: DW_TAG_member, scope: !1808, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!1819 = !{!1820, !1821, !1822, !1824}
!1820 = !DILocalVariable(name: "self", arg: 1, scope: !1802, file: !1803, line: 460, type: !49)
!1821 = !DILocalVariable(name: "rhs", arg: 2, scope: !1802, file: !1803, line: 460, type: !49)
!1822 = !DILocalVariable(name: "a", scope: !1823, file: !1803, line: 461, type: !49, align: 8)
!1823 = distinct !DILexicalBlock(scope: !1802, file: !1803, line: 461, column: 13)
!1824 = !DILocalVariable(name: "b", scope: !1823, file: !1803, line: 461, type: !306, align: 1)
!1825 = !DILocation(line: 460, column: 34, scope: !1802)
!1826 = !DILocation(line: 460, column: 40, scope: !1802)
!1827 = !DILocalVariable(name: "self", arg: 1, scope: !1828, file: !1803, line: 1504, type: !49)
!1828 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17h1ef6a7f624f4bd8eE", scope: !1804, file: !1803, line: 1504, type: !1829, scopeLine: 1504, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1835)
!1829 = !DISubroutineType(types: !1830)
!1830 = !{!1831, !49, !49}
!1831 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1832, templateParams: !25, identifier: "b667db5d4bbbc6234f6c0852846e1065")
!1832 = !{!1833, !1834}
!1833 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1831, file: !2, baseType: !49, size: 64, align: 64)
!1834 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1831, file: !2, baseType: !306, size: 8, align: 8, offset: 64)
!1835 = !{!1827, !1836, !1837, !1839}
!1836 = !DILocalVariable(name: "rhs", arg: 2, scope: !1828, file: !1803, line: 1504, type: !49)
!1837 = !DILocalVariable(name: "a", scope: !1838, file: !1803, line: 1505, type: !49, align: 8)
!1838 = distinct !DILexicalBlock(scope: !1828, file: !1803, line: 1505, column: 13)
!1839 = !DILocalVariable(name: "b", scope: !1838, file: !1803, line: 1505, type: !306, align: 1)
!1840 = !DILocation(line: 1504, column: 38, scope: !1828, inlinedAt: !1841)
!1841 = distinct !DILocation(line: 461, column: 26, scope: !1802)
!1842 = !DILocation(line: 1504, column: 44, scope: !1828, inlinedAt: !1841)
!1843 = !DILocation(line: 1505, column: 26, scope: !1828, inlinedAt: !1841)
!1844 = !DILocation(line: 1505, column: 18, scope: !1828, inlinedAt: !1841)
!1845 = !DILocation(line: 1505, column: 18, scope: !1838, inlinedAt: !1841)
!1846 = !DILocation(line: 1505, column: 21, scope: !1828, inlinedAt: !1841)
!1847 = !DILocation(line: 1505, column: 21, scope: !1838, inlinedAt: !1841)
!1848 = !DILocation(line: 1506, column: 13, scope: !1838, inlinedAt: !1841)
!1849 = !DILocation(line: 1507, column: 10, scope: !1828, inlinedAt: !1841)
!1850 = !DILocation(line: 461, column: 26, scope: !1802)
!1851 = !DILocation(line: 461, column: 18, scope: !1802)
!1852 = !DILocation(line: 461, column: 18, scope: !1823)
!1853 = !DILocation(line: 461, column: 21, scope: !1802)
!1854 = !DILocation(line: 461, column: 21, scope: !1823)
!1855 = !DILocation(line: 462, column: 16, scope: !1823)
!1856 = !DILocation(line: 462, column: 42, scope: !1823)
!1857 = !DILocation(line: 462, column: 13, scope: !1823)
!1858 = !DILocation(line: 462, column: 30, scope: !1823)
!1859 = !DILocation(line: 463, column: 10, scope: !1802)
!1860 = !{i64 0, i64 2}
!1861 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17ha4e610a918437561E", scope: !1804, file: !1803, line: 529, type: !1806, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1862)
!1862 = !{!1863, !1864, !1865, !1867}
!1863 = !DILocalVariable(name: "self", arg: 1, scope: !1861, file: !1803, line: 529, type: !49)
!1864 = !DILocalVariable(name: "rhs", arg: 2, scope: !1861, file: !1803, line: 529, type: !49)
!1865 = !DILocalVariable(name: "a", scope: !1866, file: !1803, line: 530, type: !49, align: 8)
!1866 = distinct !DILexicalBlock(scope: !1861, file: !1803, line: 530, column: 13)
!1867 = !DILocalVariable(name: "b", scope: !1866, file: !1803, line: 530, type: !306, align: 1)
!1868 = !DILocation(line: 529, column: 34, scope: !1861)
!1869 = !DILocation(line: 529, column: 40, scope: !1861)
!1870 = !DILocalVariable(name: "self", arg: 1, scope: !1871, file: !1803, line: 1603, type: !49)
!1871 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17h10fc52b18b1bb492E", scope: !1804, file: !1803, line: 1603, type: !1829, scopeLine: 1603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1872)
!1872 = !{!1870, !1873, !1874, !1876}
!1873 = !DILocalVariable(name: "rhs", arg: 2, scope: !1871, file: !1803, line: 1603, type: !49)
!1874 = !DILocalVariable(name: "a", scope: !1875, file: !1803, line: 1604, type: !49, align: 8)
!1875 = distinct !DILexicalBlock(scope: !1871, file: !1803, line: 1604, column: 13)
!1876 = !DILocalVariable(name: "b", scope: !1875, file: !1803, line: 1604, type: !306, align: 1)
!1877 = !DILocation(line: 1603, column: 38, scope: !1871, inlinedAt: !1878)
!1878 = distinct !DILocation(line: 530, column: 26, scope: !1861)
!1879 = !DILocation(line: 1603, column: 44, scope: !1871, inlinedAt: !1878)
!1880 = !DILocation(line: 1604, column: 26, scope: !1871, inlinedAt: !1878)
!1881 = !DILocation(line: 1604, column: 18, scope: !1871, inlinedAt: !1878)
!1882 = !DILocation(line: 1604, column: 18, scope: !1875, inlinedAt: !1878)
!1883 = !DILocation(line: 1604, column: 21, scope: !1871, inlinedAt: !1878)
!1884 = !DILocation(line: 1604, column: 21, scope: !1875, inlinedAt: !1878)
!1885 = !DILocation(line: 1605, column: 13, scope: !1875, inlinedAt: !1878)
!1886 = !DILocation(line: 1606, column: 10, scope: !1871, inlinedAt: !1878)
!1887 = !DILocation(line: 530, column: 26, scope: !1861)
!1888 = !DILocation(line: 530, column: 18, scope: !1861)
!1889 = !DILocation(line: 530, column: 18, scope: !1866)
!1890 = !DILocation(line: 530, column: 21, scope: !1861)
!1891 = !DILocation(line: 530, column: 21, scope: !1866)
!1892 = !DILocation(line: 531, column: 16, scope: !1866)
!1893 = !DILocation(line: 531, column: 42, scope: !1866)
!1894 = !DILocation(line: 531, column: 13, scope: !1866)
!1895 = !DILocation(line: 531, column: 30, scope: !1866)
!1896 = !DILocation(line: 532, column: 10, scope: !1861)
!1897 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hec952edee83a98e5E", scope: !1616, file: !1898, line: 497, type: !1899, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1904, retainedNodes: !1902)
!1898 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "2a4cb7b22a4db908cc4f5cfdc074e9b2")
!1899 = !DISubroutineType(types: !1900)
!1900 = !{null, !1901}
!1901 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !293, size: 64, align: 64, dwarfAddressSpace: 0)
!1902 = !{!1903}
!1903 = !DILocalVariable(arg: 1, scope: !1897, file: !1898, line: 497, type: !1901)
!1904 = !{!1905}
!1905 = !DITemplateTypeParameter(name: "T", type: !293)
!1906 = !DILocation(line: 497, column: 1, scope: !1897)
!1907 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17hc21a060b01f04f42E", scope: !1616, file: !1898, line: 497, type: !1908, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1913, retainedNodes: !1911)
!1908 = !DISubroutineType(types: !1909)
!1909 = !{null, !1910}
!1910 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !724, size: 64, align: 64, dwarfAddressSpace: 0)
!1911 = !{!1912}
!1912 = !DILocalVariable(arg: 1, scope: !1907, file: !1898, line: 497, type: !1910)
!1913 = !{!1914}
!1914 = !DITemplateTypeParameter(name: "T", type: !724)
!1915 = !DILocation(line: 497, column: 1, scope: !1907)
!1916 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h0d7d8346cbe7f18aE", scope: !1616, file: !1898, line: 497, type: !1917, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1922, retainedNodes: !1920)
!1917 = !DISubroutineType(types: !1918)
!1918 = !{null, !1919}
!1919 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !733, size: 64, align: 64, dwarfAddressSpace: 0)
!1920 = !{!1921}
!1921 = !DILocalVariable(arg: 1, scope: !1916, file: !1898, line: 497, type: !1919)
!1922 = !{!1923}
!1923 = !DITemplateTypeParameter(name: "T", type: !733)
!1924 = !DILocation(line: 497, column: 1, scope: !1916)
!1925 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hd72393dac6a503a2E", scope: !1616, file: !1898, line: 497, type: !1926, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !1929)
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1925, file: !1898, line: 497, type: !1928)
!1931 = !DILocation(line: 497, column: 1, scope: !1925)
!1932 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h8be349d19c8b0618E", scope: !1616, file: !1898, line: 497, type: !1933, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1623, retainedNodes: !1936)
!1933 = !DISubroutineType(types: !1934)
!1934 = !{null, !1935}
!1935 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1936 = !{!1937}
!1937 = !DILocalVariable(arg: 1, scope: !1932, file: !1898, line: 497, type: !1935)
!1938 = !DILocation(line: 497, column: 1, scope: !1932)
!1939 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17ha64b81359d81f616E", scope: !1616, file: !1898, line: 497, type: !1940, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1945, retainedNodes: !1943)
!1940 = !DISubroutineType(types: !1941)
!1941 = !{null, !1942}
!1942 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !468, size: 64, align: 64, dwarfAddressSpace: 0)
!1943 = !{!1944}
!1944 = !DILocalVariable(arg: 1, scope: !1939, file: !1898, line: 497, type: !1942)
!1945 = !{!1946}
!1946 = !DITemplateTypeParameter(name: "T", type: !468)
!1947 = !DILocation(line: 497, column: 1, scope: !1939)
!1948 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17he45fb70726db11ceE", scope: !1616, file: !1898, line: 497, type: !1949, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1954, retainedNodes: !1952)
!1949 = !DISubroutineType(types: !1950)
!1950 = !{null, !1951}
!1951 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !567, size: 64, align: 64, dwarfAddressSpace: 0)
!1952 = !{!1953}
!1953 = !DILocalVariable(arg: 1, scope: !1948, file: !1898, line: 497, type: !1951)
!1954 = !{!1955}
!1955 = !DITemplateTypeParameter(name: "T", type: !567)
!1956 = !DILocation(line: 497, column: 1, scope: !1948)
!1957 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h05f4d135f8bbb1a1E", scope: !1616, file: !1898, line: 497, type: !1958, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1963, retainedNodes: !1961)
!1958 = !DISubroutineType(types: !1959)
!1959 = !{null, !1960}
!1960 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !610, size: 64, align: 64, dwarfAddressSpace: 0)
!1961 = !{!1962}
!1962 = !DILocalVariable(arg: 1, scope: !1957, file: !1898, line: 497, type: !1960)
!1963 = !{!1964}
!1964 = !DITemplateTypeParameter(name: "T", type: !610)
!1965 = !DILocation(line: 497, column: 1, scope: !1957)
!1966 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hafa2337007f25471E", scope: !1616, file: !1898, line: 497, type: !1967, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1972, retainedNodes: !1970)
!1967 = !DISubroutineType(types: !1968)
!1968 = !{null, !1969}
!1969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !521, size: 64, align: 64, dwarfAddressSpace: 0)
!1970 = !{!1971}
!1971 = !DILocalVariable(arg: 1, scope: !1966, file: !1898, line: 497, type: !1969)
!1972 = !{!1973}
!1973 = !DITemplateTypeParameter(name: "T", type: !521)
!1974 = !DILocation(line: 497, column: 1, scope: !1966)
!1975 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h69d9d8bce16fe3d8E", scope: !1616, file: !1898, line: 497, type: !1976, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1981, retainedNodes: !1979)
!1976 = !DISubroutineType(types: !1977)
!1977 = !{null, !1978}
!1978 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !546, size: 64, align: 64, dwarfAddressSpace: 0)
!1979 = !{!1980}
!1980 = !DILocalVariable(arg: 1, scope: !1975, file: !1898, line: 497, type: !1978)
!1981 = !{!1982}
!1982 = !DITemplateTypeParameter(name: "T", type: !546)
!1983 = !DILocation(line: 497, column: 1, scope: !1975)
!1984 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h90b4ee2507bb572bE", scope: !1616, file: !1898, line: 497, type: !1985, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1990, retainedNodes: !1988)
!1985 = !DISubroutineType(types: !1986)
!1986 = !{null, !1987}
!1987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !442, size: 64, align: 64, dwarfAddressSpace: 0)
!1988 = !{!1989}
!1989 = !DILocalVariable(arg: 1, scope: !1984, file: !1898, line: 497, type: !1987)
!1990 = !{!1991}
!1991 = !DITemplateTypeParameter(name: "T", type: !442)
!1992 = !DILocation(line: 497, column: 1, scope: !1984)
!1993 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h4a3c05a674de7d48E", scope: !1616, file: !1898, line: 497, type: !1994, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1999, retainedNodes: !1997)
!1994 = !DISubroutineType(types: !1995)
!1995 = !{null, !1996}
!1996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !555, size: 64, align: 64, dwarfAddressSpace: 0)
!1997 = !{!1998}
!1998 = !DILocalVariable(arg: 1, scope: !1993, file: !1898, line: 497, type: !1996)
!1999 = !{!2000}
!2000 = !DITemplateTypeParameter(name: "T", type: !555)
!2001 = !DILocation(line: 497, column: 1, scope: !1993)
!2002 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17he64266cddd0dd9bfE", scope: !1616, file: !1898, line: 497, type: !2003, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2008, retainedNodes: !2006)
!2003 = !DISubroutineType(types: !2004)
!2004 = !{null, !2005}
!2005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !493, size: 64, align: 64, dwarfAddressSpace: 0)
!2006 = !{!2007}
!2007 = !DILocalVariable(arg: 1, scope: !2002, file: !1898, line: 497, type: !2005)
!2008 = !{!2009}
!2009 = !DITemplateTypeParameter(name: "T", type: !493)
!2010 = !DILocation(line: 497, column: 1, scope: !2002)
!2011 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17h6337a76238d2d588E", scope: !1616, file: !1898, line: 497, type: !2012, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2017, retainedNodes: !2015)
!2012 = !DISubroutineType(types: !2013)
!2013 = !{null, !2014}
!2014 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !19, size: 64, align: 64, dwarfAddressSpace: 0)
!2015 = !{!2016}
!2016 = !DILocalVariable(arg: 1, scope: !2011, file: !1898, line: 497, type: !2014)
!2017 = !{!2018}
!2018 = !DITemplateTypeParameter(name: "T", type: !19)
!2019 = !DILocation(line: 497, column: 1, scope: !2011)
!2020 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17h6f52d482fe6eb505E", scope: !1616, file: !1898, line: 497, type: !2021, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2026, retainedNodes: !2024)
!2021 = !DISubroutineType(types: !2022)
!2022 = !{null, !2023}
!2023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!2024 = !{!2025}
!2025 = !DILocalVariable(arg: 1, scope: !2020, file: !1898, line: 497, type: !2023)
!2026 = !{!2027}
!2027 = !DITemplateTypeParameter(name: "T", type: !28)
!2028 = !DILocation(line: 497, column: 1, scope: !2020)
!2029 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17hc752299281fa4d9aE", scope: !1616, file: !1898, line: 497, type: !2030, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1898, line: 497, type: !2032)
!2035 = !DILocation(line: 497, column: 1, scope: !2029)
!2036 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17h6db8742351ca1f67E", scope: !1616, file: !1898, line: 497, type: !2037, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2042, retainedNodes: !2040)
!2037 = !DISubroutineType(types: !2038)
!2038 = !{null, !2039}
!2039 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !306, size: 64, align: 64, dwarfAddressSpace: 0)
!2040 = !{!2041}
!2041 = !DILocalVariable(arg: 1, scope: !2036, file: !1898, line: 497, type: !2039)
!2042 = !{!2043}
!2043 = !DITemplateTypeParameter(name: "T", type: !306)
!2044 = !DILocation(line: 497, column: 1, scope: !2036)
!2045 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h46a6938b285a5c72E", scope: !1616, file: !1898, line: 497, type: !2046, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2051, retainedNodes: !2049)
!2046 = !DISubroutineType(types: !2047)
!2047 = !{null, !2048}
!2048 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !396, size: 64, align: 64, dwarfAddressSpace: 0)
!2049 = !{!2050}
!2050 = !DILocalVariable(arg: 1, scope: !2045, file: !1898, line: 497, type: !2048)
!2051 = !{!2052}
!2052 = !DITemplateTypeParameter(name: "T", type: !396)
!2053 = !DILocation(line: 497, column: 1, scope: !2045)
!2054 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h2b8ddbed04d8cdedE", scope: !1616, file: !1898, line: 497, type: !2055, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2060, retainedNodes: !2058)
!2055 = !DISubroutineType(types: !2056)
!2056 = !{null, !2057}
!2057 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !405, size: 64, align: 64, dwarfAddressSpace: 0)
!2058 = !{!2059}
!2059 = !DILocalVariable(arg: 1, scope: !2054, file: !1898, line: 497, type: !2057)
!2060 = !{!2061}
!2061 = !DITemplateTypeParameter(name: "T", type: !405)
!2062 = !DILocation(line: 497, column: 1, scope: !2054)
!2063 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h3056eea9ca50dee5E", scope: !1616, file: !1898, line: 497, type: !2064, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1659, retainedNodes: !2067)
!2064 = !DISubroutineType(types: !2065)
!2065 = !{null, !2066}
!2066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !64, size: 64, align: 64, dwarfAddressSpace: 0)
!2067 = !{!2068}
!2068 = !DILocalVariable(arg: 1, scope: !2063, file: !1898, line: 497, type: !2066)
!2069 = !DILocation(line: 497, column: 1, scope: !2063)
!2070 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hde4da3e1d10f7125E", scope: !1616, file: !1898, line: 497, type: !2071, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2076, retainedNodes: !2074)
!2071 = !DISubroutineType(types: !2072)
!2072 = !{null, !2073}
!2073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !425, size: 64, align: 64, dwarfAddressSpace: 0)
!2074 = !{!2075}
!2075 = !DILocalVariable(arg: 1, scope: !2070, file: !1898, line: 497, type: !2073)
!2076 = !{!2077}
!2077 = !DITemplateTypeParameter(name: "T", type: !425)
!2078 = !DILocation(line: 497, column: 1, scope: !2070)
!2079 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17heec3d9804bae3c3eE", scope: !1616, file: !1898, line: 497, type: !2080, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2085, retainedNodes: !2083)
!2080 = !DISubroutineType(types: !2081)
!2081 = !{null, !2082}
!2082 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !373, size: 64, align: 64, dwarfAddressSpace: 0)
!2083 = !{!2084}
!2084 = !DILocalVariable(arg: 1, scope: !2079, file: !1898, line: 497, type: !2082)
!2085 = !{!2086}
!2086 = !DITemplateTypeParameter(name: "T", type: !373)
!2087 = !DILocation(line: 497, column: 1, scope: !2079)
!2088 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h2fbe36afbddf071fE", scope: !1616, file: !1898, line: 497, type: !2089, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2094, retainedNodes: !2092)
!2089 = !DISubroutineType(types: !2090)
!2090 = !{null, !2091}
!2091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2092 = !{!2093}
!2093 = !DILocalVariable(arg: 1, scope: !2088, file: !1898, line: 497, type: !2091)
!2094 = !{!2095}
!2095 = !DITemplateTypeParameter(name: "T", type: !107)
!2096 = !DILocation(line: 497, column: 1, scope: !2088)
!2097 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hcc3a2d7167644492E", scope: !1616, file: !1898, line: 497, type: !2098, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2103, retainedNodes: !2101)
!2098 = !DISubroutineType(types: !2099)
!2099 = !{null, !2100}
!2100 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !255, size: 64, align: 64, dwarfAddressSpace: 0)
!2101 = !{!2102}
!2102 = !DILocalVariable(arg: 1, scope: !2097, file: !1898, line: 497, type: !2100)
!2103 = !{!2104}
!2104 = !DITemplateTypeParameter(name: "T", type: !255)
!2105 = !DILocation(line: 497, column: 1, scope: !2097)
!2106 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h1047bfeac9d9e81dE", scope: !1616, file: !1898, line: 497, type: !2107, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1112, retainedNodes: !2110)
!2107 = !DISubroutineType(types: !2108)
!2108 = !{null, !2109}
!2109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !351, size: 64, align: 64, dwarfAddressSpace: 0)
!2110 = !{!2111}
!2111 = !DILocalVariable(arg: 1, scope: !2106, file: !1898, line: 497, type: !2109)
!2112 = !DILocation(line: 497, column: 1, scope: !2106)
!2113 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h2f5c4e6d34692623E", scope: !1616, file: !1898, line: 497, type: !2114, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2117)
!2114 = !DISubroutineType(types: !2115)
!2115 = !{null, !2116}
!2116 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!2117 = !{!2118}
!2118 = !DILocalVariable(arg: 1, scope: !2113, file: !1898, line: 497, type: !2116)
!2119 = !DILocation(line: 497, column: 1, scope: !2113)
!2120 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h1a96ede25b345c74E", scope: !1616, file: !1898, line: 497, type: !2121, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2126, retainedNodes: !2124)
!2121 = !DISubroutineType(types: !2122)
!2122 = !{null, !2123}
!2123 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !414, size: 64, align: 64, dwarfAddressSpace: 0)
!2124 = !{!2125}
!2125 = !DILocalVariable(arg: 1, scope: !2120, file: !1898, line: 497, type: !2123)
!2126 = !{!2127}
!2127 = !DITemplateTypeParameter(name: "T", type: !414)
!2128 = !DILocation(line: 497, column: 1, scope: !2120)
!2129 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h3ded63236a4db2c7E", scope: !1616, file: !1898, line: 497, type: !2130, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2135, retainedNodes: !2133)
!2130 = !DISubroutineType(types: !2131)
!2131 = !{null, !2132}
!2132 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !643, size: 64, align: 64, dwarfAddressSpace: 0)
!2133 = !{!2134}
!2134 = !DILocalVariable(arg: 1, scope: !2129, file: !1898, line: 497, type: !2132)
!2135 = !{!2136}
!2136 = !DITemplateTypeParameter(name: "T", type: !643)
!2137 = !DILocation(line: 497, column: 1, scope: !2129)
!2138 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hac741d59f7676a1aE", scope: !1616, file: !1898, line: 497, type: !2139, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1695, retainedNodes: !2142)
!2139 = !DISubroutineType(types: !2140)
!2140 = !{null, !2141}
!2141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!2142 = !{!2143}
!2143 = !DILocalVariable(arg: 1, scope: !2138, file: !1898, line: 497, type: !2141)
!2144 = !DILocation(line: 497, column: 1, scope: !2138)
!2145 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h69a82ee1b5f5fec1E", scope: !1616, file: !1898, line: 497, type: !2146, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2151, retainedNodes: !2149)
!2146 = !DISubroutineType(types: !2147)
!2147 = !{null, !2148}
!2148 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2149 = !{!2150}
!2150 = !DILocalVariable(arg: 1, scope: !2145, file: !1898, line: 497, type: !2148)
!2151 = !{!2152}
!2152 = !DITemplateTypeParameter(name: "T", type: !96)
!2153 = !DILocation(line: 497, column: 1, scope: !2145)
!2154 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17ha214deaf8ee4ba32E", scope: !1616, file: !1898, line: 497, type: !2155, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2160, retainedNodes: !2158)
!2155 = !DISubroutineType(types: !2156)
!2156 = !{null, !2157}
!2157 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !382, size: 64, align: 64, dwarfAddressSpace: 0)
!2158 = !{!2159}
!2159 = !DILocalVariable(arg: 1, scope: !2154, file: !1898, line: 497, type: !2157)
!2160 = !{!2161}
!2161 = !DITemplateTypeParameter(name: "T", type: !382)
!2162 = !DILocation(line: 497, column: 1, scope: !2154)
!2163 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h4e45ea988866324dE", scope: !1616, file: !1898, line: 497, type: !2164, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2169, retainedNodes: !2167)
!2164 = !DISubroutineType(types: !2165)
!2165 = !{null, !2166}
!2166 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !22, size: 64, align: 64, dwarfAddressSpace: 0)
!2167 = !{!2168}
!2168 = !DILocalVariable(arg: 1, scope: !2163, file: !1898, line: 497, type: !2166)
!2169 = !{!2170}
!2170 = !DITemplateTypeParameter(name: "T", type: !22)
!2171 = !DILocation(line: 497, column: 1, scope: !2163)
!2172 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h4948d89f040eb11cE", scope: !1616, file: !1898, line: 497, type: !2173, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2178, retainedNodes: !2176)
!2173 = !DISubroutineType(types: !2174)
!2174 = !{null, !2175}
!2175 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !315, size: 64, align: 64, dwarfAddressSpace: 0)
!2176 = !{!2177}
!2177 = !DILocalVariable(arg: 1, scope: !2172, file: !1898, line: 497, type: !2175)
!2178 = !{!2179}
!2179 = !DITemplateTypeParameter(name: "T", type: !315)
!2180 = !DILocation(line: 497, column: 1, scope: !2172)
!2181 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h1c37c6353360acb6E", scope: !1616, file: !1898, line: 497, type: !2182, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2187, retainedNodes: !2185)
!2182 = !DISubroutineType(types: !2183)
!2183 = !{null, !2184}
!2184 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !759, size: 64, align: 64, dwarfAddressSpace: 0)
!2185 = !{!2186}
!2186 = !DILocalVariable(arg: 1, scope: !2181, file: !1898, line: 497, type: !2184)
!2187 = !{!2188}
!2188 = !DITemplateTypeParameter(name: "T", type: !759)
!2189 = !DILocation(line: 497, column: 1, scope: !2181)
!2190 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h2118f8b3dbc5501dE", scope: !1616, file: !1898, line: 497, type: !2191, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2196, retainedNodes: !2194)
!2191 = !DISubroutineType(types: !2192)
!2192 = !{null, !2193}
!2193 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !768, size: 64, align: 64, dwarfAddressSpace: 0)
!2194 = !{!2195}
!2195 = !DILocalVariable(arg: 1, scope: !2190, file: !1898, line: 497, type: !2193)
!2196 = !{!2197}
!2197 = !DITemplateTypeParameter(name: "T", type: !768)
!2198 = !DILocation(line: 497, column: 1, scope: !2190)
!2199 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hd0d9b7fb4c63b06cE", scope: !1616, file: !1898, line: 497, type: !2200, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2205, retainedNodes: !2203)
!2200 = !DISubroutineType(types: !2201)
!2201 = !{null, !2202}
!2202 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !652, size: 64, align: 64, dwarfAddressSpace: 0)
!2203 = !{!2204}
!2204 = !DILocalVariable(arg: 1, scope: !2199, file: !1898, line: 497, type: !2202)
!2205 = !{!2206}
!2206 = !DITemplateTypeParameter(name: "T", type: !652)
!2207 = !DILocation(line: 497, column: 1, scope: !2199)
!2208 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h63c6d0a0cd63b1c3E", scope: !1616, file: !1898, line: 497, type: !2209, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2214, retainedNodes: !2212)
!2209 = !DISubroutineType(types: !2210)
!2210 = !{null, !2211}
!2211 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !742, size: 64, align: 64, dwarfAddressSpace: 0)
!2212 = !{!2213}
!2213 = !DILocalVariable(arg: 1, scope: !2208, file: !1898, line: 497, type: !2211)
!2214 = !{!2215}
!2215 = !DITemplateTypeParameter(name: "T", type: !742)
!2216 = !DILocation(line: 497, column: 1, scope: !2208)
!2217 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h071b99d41014afe2E", scope: !1616, file: !1898, line: 497, type: !2218, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1141, retainedNodes: !2221)
!2218 = !DISubroutineType(types: !2219)
!2219 = !{null, !2220}
!2220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !362, size: 64, align: 64, dwarfAddressSpace: 0)
!2221 = !{!2222}
!2222 = !DILocalVariable(arg: 1, scope: !2217, file: !1898, line: 497, type: !2220)
!2223 = !DILocation(line: 497, column: 1, scope: !2217)
!2224 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h6890eeec1467c992E", scope: !1616, file: !1898, line: 497, type: !2225, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1731, retainedNodes: !2228)
!2225 = !DISubroutineType(types: !2226)
!2226 = !{null, !2227}
!2227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !82, size: 64, align: 64, dwarfAddressSpace: 0)
!2228 = !{!2229}
!2229 = !DILocalVariable(arg: 1, scope: !2224, file: !1898, line: 497, type: !2227)
!2230 = !DILocation(line: 497, column: 1, scope: !2224)
!2231 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hb3a5c1ed71644a81E", scope: !1616, file: !1898, line: 497, type: !2232, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2237, retainedNodes: !2235)
!2232 = !DISubroutineType(types: !2233)
!2233 = !{null, !2234}
!2234 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !715, size: 64, align: 64, dwarfAddressSpace: 0)
!2235 = !{!2236}
!2236 = !DILocalVariable(arg: 1, scope: !2231, file: !1898, line: 497, type: !2234)
!2237 = !{!2238}
!2238 = !DITemplateTypeParameter(name: "T", type: !715)
!2239 = !DILocation(line: 497, column: 1, scope: !2231)
!2240 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hed0cc3a69609c38eE", scope: !1616, file: !1898, line: 497, type: !2241, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2246, retainedNodes: !2244)
!2241 = !DISubroutineType(types: !2242)
!2242 = !{null, !2243}
!2243 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !631, size: 64, align: 64, dwarfAddressSpace: 0)
!2244 = !{!2245}
!2245 = !DILocalVariable(arg: 1, scope: !2240, file: !1898, line: 497, type: !2243)
!2246 = !{!2247}
!2247 = !DITemplateTypeParameter(name: "T", type: !631)
!2248 = !DILocation(line: 497, column: 1, scope: !2240)
!2249 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2096c29262b7e5abE", scope: !2251, file: !2250, line: 35, type: !2254, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !2257)
!2250 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "e30cd97e1a51e29e3c486707e67aff9a")
!2251 = !DINamespace(name: "is_null", scope: !2252)
!2252 = !DINamespace(name: "{impl#0}", scope: !2253)
!2253 = !DINamespace(name: "mut_ptr", scope: !1616)
!2254 = !DISubroutineType(types: !2255)
!2255 = !{!306, !2256}
!2256 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2257 = !{!2258}
!2258 = !DILocalVariable(name: "ptr", arg: 1, scope: !2249, file: !2250, line: 35, type: !2256)
!2259 = !DILocation(line: 35, column: 25, scope: !2249)
!2260 = !DILocalVariable(name: "self", arg: 1, scope: !2261, file: !2250, line: 209, type: !2256)
!2261 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17h274435f5cc96f900E", scope: !2252, file: !2250, line: 209, type: !2262, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2265, retainedNodes: !2264)
!2262 = !DISubroutineType(types: !2263)
!2263 = !{!9, !2256}
!2264 = !{!2260}
!2265 = !{!2266}
!2266 = !DITemplateTypeParameter(name: "T", type: !119)
!2267 = !DILocation(line: 209, column: 17, scope: !2261, inlinedAt: !2268)
!2268 = distinct !DILocation(line: 36, column: 13, scope: !2249)
!2269 = !DILocalVariable(name: "self", arg: 1, scope: !2270, file: !2250, line: 57, type: !2256)
!2270 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h98b3eace27af557bE", scope: !2252, file: !2250, line: 57, type: !2271, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2275, retainedNodes: !2274)
!2271 = !DISubroutineType(types: !2272)
!2272 = !{!2273, !2256}
!2273 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2274 = !{!2269}
!2275 = !{!2266, !2276}
!2276 = !DITemplateTypeParameter(name: "U", type: !7)
!2277 = !DILocation(line: 57, column: 26, scope: !2270, inlinedAt: !2278)
!2278 = distinct !DILocation(line: 213, column: 33, scope: !2261, inlinedAt: !2268)
!2279 = !DILocation(line: 213, column: 18, scope: !2261, inlinedAt: !2268)
!2280 = !DILocation(line: 36, column: 13, scope: !2249)
!2281 = !DILocation(line: 37, column: 10, scope: !2249)
!2282 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h3e12c7f299faf6f9E", scope: !2252, file: !2250, line: 33, type: !2283, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2285)
!2283 = !DISubroutineType(types: !2284)
!2284 = !{!306, !2032}
!2285 = !{!2286}
!2286 = !DILocalVariable(name: "self", arg: 1, scope: !2282, file: !2250, line: 33, type: !2032)
!2287 = !DILocation(line: 33, column: 26, scope: !2282)
!2288 = !DILocation(line: 50, column: 36, scope: !2282)
!2289 = !DILocation(line: 50, column: 18, scope: !2282)
!2290 = !DILocation(line: 51, column: 6, scope: !2282)
!2291 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h704dda48a7c95ac8E", scope: !2252, file: !2250, line: 33, type: !2292, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2294)
!2292 = !DISubroutineType(types: !2293)
!2293 = !{!306, !2116}
!2294 = !{!2295}
!2295 = !DILocalVariable(name: "self", arg: 1, scope: !2291, file: !2250, line: 33, type: !2116)
!2296 = !DILocation(line: 33, column: 26, scope: !2291)
!2297 = !DILocation(line: 50, column: 36, scope: !2291)
!2298 = !DILocation(line: 50, column: 18, scope: !2291)
!2299 = !DILocation(line: 51, column: 6, scope: !2291)
!2300 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hd9a6148bab049271E", scope: !2252, file: !2250, line: 33, type: !2301, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2303)
!2301 = !DISubroutineType(types: !2302)
!2302 = !{!306, !1928}
!2303 = !{!2304}
!2304 = !DILocalVariable(name: "self", arg: 1, scope: !2300, file: !2250, line: 33, type: !1928)
!2305 = !DILocation(line: 33, column: 26, scope: !2300)
!2306 = !DILocation(line: 50, column: 36, scope: !2300)
!2307 = !DILocation(line: 50, column: 18, scope: !2300)
!2308 = !DILocation(line: 51, column: 6, scope: !2300)
!2309 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hf4c969b4ce390131E", scope: !2252, file: !2250, line: 33, type: !2310, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2313)
!2310 = !DISubroutineType(types: !2311)
!2311 = !{!306, !2312}
!2312 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!2313 = !{!2314}
!2314 = !DILocalVariable(name: "self", arg: 1, scope: !2309, file: !2250, line: 33, type: !2312)
!2315 = !DILocation(line: 33, column: 26, scope: !2309)
!2316 = !DILocation(line: 50, column: 36, scope: !2309)
!2317 = !DILocation(line: 50, column: 18, scope: !2309)
!2318 = !DILocation(line: 51, column: 6, scope: !2309)
!2319 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h0ddce5e61fb9b41eE", scope: !1616, file: !1898, line: 497, type: !2320, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1237, retainedNodes: !2323)
!2320 = !DISubroutineType(types: !2321)
!2321 = !{null, !2322}
!2322 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!2323 = !{!2324}
!2324 = !DILocalVariable(arg: 1, scope: !2319, file: !1898, line: 497, type: !2322)
!2325 = !DILocation(line: 497, column: 1, scope: !2319)
!2326 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h149dbe76d129e260E", scope: !1616, file: !1898, line: 497, type: !2327, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2332, retainedNodes: !2330)
!2327 = !DISubroutineType(types: !2328)
!2328 = !{null, !2329}
!2329 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !585, size: 64, align: 64, dwarfAddressSpace: 0)
!2330 = !{!2331}
!2331 = !DILocalVariable(arg: 1, scope: !2326, file: !1898, line: 497, type: !2329)
!2332 = !{!2333}
!2333 = !DITemplateTypeParameter(name: "T", type: !585)
!2334 = !DILocation(line: 497, column: 1, scope: !2326)
!2335 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc84f08022cf92deeE", scope: !1688, file: !2336, line: 197, type: !2337, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !2339, retainedNodes: !2340)
!2336 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "128e2cbb488f050de51de9659afa4a5c")
!2337 = !DISubroutineType(types: !2338)
!2338 = !{!1688, !2116}
!2339 = !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc84f08022cf92deeE", scope: !1688, file: !2336, line: 197, type: !2337, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!2340 = !{!2341}
!2341 = !DILocalVariable(name: "ptr", arg: 1, scope: !2335, file: !2336, line: 197, type: !2116)
!2342 = !DILocation(line: 197, column: 39, scope: !2335)
!2343 = !DILocation(line: 200, column: 13, scope: !2335)
!2344 = !DILocation(line: 201, column: 13, scope: !2335)
!2345 = !DILocation(line: 203, column: 6, scope: !2335)
!2346 = !DILocalVariable(name: "ptr", arg: 1, scope: !2347, file: !2348, line: 2517, type: !2116)
!2347 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17had1e96d6a27692f0E", scope: !2349, file: !2348, line: 2517, type: !2114, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2351)
!2348 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "056d7d4c1b797c272c70fdc2c35793d9")
!2349 = !DINamespace(name: "new_unchecked", scope: !2350)
!2350 = !DINamespace(name: "{impl#3}", scope: !1615)
!2351 = !{!2346}
!2352 = !DILocation(line: 2517, column: 39, scope: !2347, inlinedAt: !2353)
!2353 = distinct !DILocation(line: 200, column: 13, scope: !2335)
!2354 = !DILocation(line: 200, column: 134, scope: !2355, inlinedAt: !2353)
!2355 = !DILexicalBlockFile(scope: !2347, file: !2336, discriminator: 0)
!2356 = !DILocation(line: 200, column: 133, scope: !2355, inlinedAt: !2353)
!2357 = !DILocation(line: 2518, column: 20, scope: !2347, inlinedAt: !2353)
!2358 = !DILocation(line: 2520, column: 21, scope: !2347, inlinedAt: !2353)
!2359 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd7aad69ade5241feE", scope: !1724, file: !2336, line: 197, type: !2360, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, declaration: !2362, retainedNodes: !2363)
!2360 = !DISubroutineType(types: !2361)
!2361 = !{!1724, !2312}
!2362 = !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd7aad69ade5241feE", scope: !1724, file: !2336, line: 197, type: !2360, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1265)
!2363 = !{!2364}
!2364 = !DILocalVariable(name: "ptr", arg: 1, scope: !2359, file: !2336, line: 197, type: !2312)
!2365 = !DILocation(line: 197, column: 39, scope: !2359)
!2366 = !DILocation(line: 200, column: 13, scope: !2359)
!2367 = !DILocation(line: 201, column: 13, scope: !2359)
!2368 = !DILocation(line: 203, column: 6, scope: !2359)
!2369 = !DILocalVariable(name: "ptr", arg: 1, scope: !2370, file: !2348, line: 2517, type: !2312)
!2370 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h0fe27219351d7ec8E", scope: !2349, file: !2348, line: 2517, type: !2371, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2373)
!2371 = !DISubroutineType(types: !2372)
!2372 = !{null, !2312}
!2373 = !{!2369}
!2374 = !DILocation(line: 2517, column: 39, scope: !2370, inlinedAt: !2375)
!2375 = distinct !DILocation(line: 200, column: 13, scope: !2359)
!2376 = !DILocation(line: 200, column: 134, scope: !2377, inlinedAt: !2375)
!2377 = !DILexicalBlockFile(scope: !2370, file: !2336, discriminator: 0)
!2378 = !DILocation(line: 200, column: 133, scope: !2377, inlinedAt: !2375)
!2379 = !DILocation(line: 2518, column: 20, scope: !2370, inlinedAt: !2375)
!2380 = !DILocation(line: 2520, column: 21, scope: !2370, inlinedAt: !2375)
!2381 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17heda5a8b436b9c407E", scope: !1652, file: !2336, line: 197, type: !2382, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !2384, retainedNodes: !2385)
!2382 = !DISubroutineType(types: !2383)
!2383 = !{!1652, !2032}
!2384 = !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17heda5a8b436b9c407E", scope: !1652, file: !2336, line: 197, type: !2382, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!2385 = !{!2386}
!2386 = !DILocalVariable(name: "ptr", arg: 1, scope: !2381, file: !2336, line: 197, type: !2032)
!2387 = !DILocation(line: 197, column: 39, scope: !2381)
!2388 = !DILocation(line: 200, column: 13, scope: !2381)
!2389 = !DILocation(line: 201, column: 13, scope: !2381)
!2390 = !DILocation(line: 203, column: 6, scope: !2381)
!2391 = !DILocalVariable(name: "ptr", arg: 1, scope: !2392, file: !2348, line: 2517, type: !2032)
!2392 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h444df69bd04600bcE", scope: !2349, file: !2348, line: 2517, type: !2030, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2393)
!2393 = !{!2391}
!2394 = !DILocation(line: 2517, column: 39, scope: !2392, inlinedAt: !2395)
!2395 = distinct !DILocation(line: 200, column: 13, scope: !2381)
!2396 = !DILocation(line: 200, column: 134, scope: !2397, inlinedAt: !2395)
!2397 = !DILexicalBlockFile(scope: !2392, file: !2336, discriminator: 0)
!2398 = !DILocation(line: 200, column: 133, scope: !2397, inlinedAt: !2395)
!2399 = !DILocation(line: 2518, column: 20, scope: !2392, inlinedAt: !2395)
!2400 = !DILocation(line: 2520, column: 21, scope: !2392, inlinedAt: !2395)
!2401 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfd502081dda71bdbE", scope: !1614, file: !2336, line: 197, type: !2402, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, declaration: !2404, retainedNodes: !2405)
!2402 = !DISubroutineType(types: !2403)
!2403 = !{!1614, !1928}
!2404 = !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfd502081dda71bdbE", scope: !1614, file: !2336, line: 197, type: !2402, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1058)
!2405 = !{!2406}
!2406 = !DILocalVariable(name: "ptr", arg: 1, scope: !2401, file: !2336, line: 197, type: !1928)
!2407 = !DILocation(line: 197, column: 39, scope: !2401)
!2408 = !DILocation(line: 200, column: 13, scope: !2401)
!2409 = !DILocation(line: 201, column: 13, scope: !2401)
!2410 = !DILocation(line: 203, column: 6, scope: !2401)
!2411 = !DILocalVariable(name: "ptr", arg: 1, scope: !2412, file: !2348, line: 2517, type: !1928)
!2412 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17ha99e73b294172bdaE", scope: !2349, file: !2348, line: 2517, type: !1926, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2413)
!2413 = !{!2411}
!2414 = !DILocation(line: 2517, column: 39, scope: !2412, inlinedAt: !2415)
!2415 = distinct !DILocation(line: 200, column: 13, scope: !2401)
!2416 = !DILocation(line: 200, column: 134, scope: !2417, inlinedAt: !2415)
!2417 = !DILexicalBlockFile(scope: !2412, file: !2336, discriminator: 0)
!2418 = !DILocation(line: 200, column: 133, scope: !2417, inlinedAt: !2415)
!2419 = !DILocation(line: 2518, column: 20, scope: !2412, inlinedAt: !2415)
!2420 = !DILocation(line: 2520, column: 21, scope: !2412, inlinedAt: !2415)
!2421 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h342a17bbcaf686deE", scope: !1724, file: !2336, line: 455, type: !2422, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, declaration: !2424, retainedNodes: !2425)
!2422 = !DISubroutineType(types: !2423)
!2423 = !{!1724, !1724, !9}
!2424 = !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h342a17bbcaf686deE", scope: !1724, file: !2336, line: 455, type: !2422, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1265)
!2425 = !{!2426, !2427}
!2426 = !DILocalVariable(name: "self", arg: 1, scope: !2421, file: !2336, line: 455, type: !1724)
!2427 = !DILocalVariable(name: "delta", arg: 2, scope: !2421, file: !2336, line: 455, type: !9)
!2428 = !DILocation(line: 455, column: 36, scope: !2421)
!2429 = !DILocation(line: 455, column: 42, scope: !2421)
!2430 = !DILocalVariable(name: "self", arg: 1, scope: !2431, file: !2432, line: 915, type: !1727)
!2431 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hb0e1951d2ed3711dE", scope: !2433, file: !2432, line: 915, type: !2435, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2437)
!2432 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "9d2fad04a90e20289542de49bd178aec")
!2433 = !DINamespace(name: "{impl#0}", scope: !2434)
!2434 = !DINamespace(name: "const_ptr", scope: !1616)
!2435 = !DISubroutineType(types: !2436)
!2436 = !{!1727, !1727, !9}
!2437 = !{!2430, !2438}
!2438 = !DILocalVariable(name: "count", arg: 2, scope: !2431, file: !2432, line: 915, type: !9)
!2439 = !DILocation(line: 915, column: 29, scope: !2431, inlinedAt: !2440)
!2440 = distinct !DILocation(line: 463, column: 37, scope: !2421)
!2441 = !DILocation(line: 915, column: 35, scope: !2431, inlinedAt: !2440)
!2442 = !DILocation(line: 927, column: 13, scope: !2431, inlinedAt: !2440)
!2443 = !DILocation(line: 463, column: 18, scope: !2421)
!2444 = !DILocation(line: 464, column: 6, scope: !2421)
!2445 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h6db24eba4920e6e5E", scope: !1688, file: !2336, line: 455, type: !2446, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !2448, retainedNodes: !2449)
!2446 = !DISubroutineType(types: !2447)
!2447 = !{!1688, !1688, !9}
!2448 = !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17h6db24eba4920e6e5E", scope: !1688, file: !2336, line: 455, type: !2446, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!2449 = !{!2450, !2451}
!2450 = !DILocalVariable(name: "self", arg: 1, scope: !2445, file: !2336, line: 455, type: !1688)
!2451 = !DILocalVariable(name: "delta", arg: 2, scope: !2445, file: !2336, line: 455, type: !9)
!2452 = !DILocation(line: 455, column: 36, scope: !2445)
!2453 = !DILocation(line: 455, column: 42, scope: !2445)
!2454 = !DILocalVariable(name: "self", arg: 1, scope: !2455, file: !2432, line: 915, type: !1691)
!2455 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17ha4588243c82cf70fE", scope: !2433, file: !2432, line: 915, type: !2456, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2458)
!2456 = !DISubroutineType(types: !2457)
!2457 = !{!1691, !1691, !9}
!2458 = !{!2454, !2459}
!2459 = !DILocalVariable(name: "count", arg: 2, scope: !2455, file: !2432, line: 915, type: !9)
!2460 = !DILocation(line: 915, column: 29, scope: !2455, inlinedAt: !2461)
!2461 = distinct !DILocation(line: 463, column: 37, scope: !2445)
!2462 = !DILocation(line: 915, column: 35, scope: !2455, inlinedAt: !2461)
!2463 = !DILocation(line: 927, column: 13, scope: !2455, inlinedAt: !2461)
!2464 = !DILocation(line: 463, column: 18, scope: !2445)
!2465 = !DILocation(line: 464, column: 6, scope: !2445)
!2466 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17haa6dfdb8513415a5E", scope: !1614, file: !2336, line: 455, type: !2467, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, declaration: !2469, retainedNodes: !2470)
!2467 = !DISubroutineType(types: !2468)
!2468 = !{!1614, !1614, !9}
!2469 = !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17haa6dfdb8513415a5E", scope: !1614, file: !2336, line: 455, type: !2467, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1058)
!2470 = !{!2471, !2472}
!2471 = !DILocalVariable(name: "self", arg: 1, scope: !2466, file: !2336, line: 455, type: !1614)
!2472 = !DILocalVariable(name: "delta", arg: 2, scope: !2466, file: !2336, line: 455, type: !9)
!2473 = !DILocation(line: 455, column: 36, scope: !2466)
!2474 = !DILocation(line: 455, column: 42, scope: !2466)
!2475 = !DILocalVariable(name: "self", arg: 1, scope: !2476, file: !2432, line: 915, type: !1619)
!2476 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h3a73650155d24c68E", scope: !2433, file: !2432, line: 915, type: !2477, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2479)
!2477 = !DISubroutineType(types: !2478)
!2478 = !{!1619, !1619, !9}
!2479 = !{!2475, !2480}
!2480 = !DILocalVariable(name: "count", arg: 2, scope: !2476, file: !2432, line: 915, type: !9)
!2481 = !DILocation(line: 915, column: 29, scope: !2476, inlinedAt: !2482)
!2482 = distinct !DILocation(line: 463, column: 37, scope: !2466)
!2483 = !DILocation(line: 915, column: 35, scope: !2476, inlinedAt: !2482)
!2484 = !DILocation(line: 927, column: 13, scope: !2476, inlinedAt: !2482)
!2485 = !DILocation(line: 463, column: 18, scope: !2466)
!2486 = !DILocation(line: 464, column: 6, scope: !2466)
!2487 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17hf7e0a140f8e7486eE", scope: !1652, file: !2336, line: 455, type: !2488, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !2490, retainedNodes: !2491)
!2488 = !DISubroutineType(types: !2489)
!2489 = !{!1652, !1652, !9}
!2490 = !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$3add17hf7e0a140f8e7486eE", scope: !1652, file: !2336, line: 455, type: !2488, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!2491 = !{!2492, !2493}
!2492 = !DILocalVariable(name: "self", arg: 1, scope: !2487, file: !2336, line: 455, type: !1652)
!2493 = !DILocalVariable(name: "delta", arg: 2, scope: !2487, file: !2336, line: 455, type: !9)
!2494 = !DILocation(line: 455, column: 36, scope: !2487)
!2495 = !DILocation(line: 455, column: 42, scope: !2487)
!2496 = !DILocalVariable(name: "self", arg: 1, scope: !2497, file: !2432, line: 915, type: !1655)
!2497 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h467f016fed7d2ce2E", scope: !2433, file: !2432, line: 915, type: !2498, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2500)
!2498 = !DISubroutineType(types: !2499)
!2499 = !{!1655, !1655, !9}
!2500 = !{!2496, !2501}
!2501 = !DILocalVariable(name: "count", arg: 2, scope: !2497, file: !2432, line: 915, type: !9)
!2502 = !DILocation(line: 915, column: 29, scope: !2497, inlinedAt: !2503)
!2503 = distinct !DILocation(line: 463, column: 37, scope: !2487)
!2504 = !DILocation(line: 915, column: 35, scope: !2497, inlinedAt: !2503)
!2505 = !DILocation(line: 927, column: 13, scope: !2497, inlinedAt: !2503)
!2506 = !DILocation(line: 463, column: 18, scope: !2487)
!2507 = !DILocation(line: 464, column: 6, scope: !2487)
!2508 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h7705984a995cd136E", scope: !1616, file: !1898, line: 497, type: !2509, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2514, retainedNodes: !2512)
!2509 = !DISubroutineType(types: !2510)
!2510 = !{null, !2511}
!2511 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !601, size: 64, align: 64, dwarfAddressSpace: 0)
!2512 = !{!2513}
!2513 = !DILocalVariable(arg: 1, scope: !2508, file: !1898, line: 497, type: !2511)
!2514 = !{!2515}
!2515 = !DITemplateTypeParameter(name: "T", type: !601)
!2516 = !DILocation(line: 497, column: 1, scope: !2508)
!2517 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h9aa0852e1176ff64E", scope: !2518, file: !2432, line: 36, type: !2519, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !2522)
!2518 = !DINamespace(name: "is_null", scope: !2433)
!2519 = !DISubroutineType(types: !2520)
!2520 = !{!306, !2521}
!2521 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2522 = !{!2523}
!2523 = !DILocalVariable(name: "ptr", arg: 1, scope: !2517, file: !2432, line: 36, type: !2521)
!2524 = !DILocation(line: 36, column: 25, scope: !2517)
!2525 = !DILocalVariable(name: "self", arg: 1, scope: !2526, file: !2432, line: 203, type: !2521)
!2526 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17hfa9025b01a78b3c7E", scope: !2433, file: !2432, line: 203, type: !2527, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2265, retainedNodes: !2529)
!2527 = !DISubroutineType(types: !2528)
!2528 = !{!9, !2521}
!2529 = !{!2525}
!2530 = !DILocation(line: 203, column: 17, scope: !2526, inlinedAt: !2531)
!2531 = distinct !DILocation(line: 37, column: 13, scope: !2517)
!2532 = !DILocalVariable(name: "self", arg: 1, scope: !2533, file: !2432, line: 58, type: !2521)
!2533 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h10b86794090b6f26E", scope: !2433, file: !2432, line: 58, type: !2534, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2275, retainedNodes: !2536)
!2534 = !DISubroutineType(types: !2535)
!2535 = !{!6, !2521}
!2536 = !{!2532}
!2537 = !DILocation(line: 58, column: 26, scope: !2533, inlinedAt: !2538)
!2538 = distinct !DILocation(line: 207, column: 33, scope: !2526, inlinedAt: !2531)
!2539 = !DILocation(line: 207, column: 18, scope: !2526, inlinedAt: !2531)
!2540 = !DILocation(line: 37, column: 13, scope: !2517)
!2541 = !DILocation(line: 38, column: 10, scope: !2517)
!2542 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h65e727925310684bE", scope: !2433, file: !2432, line: 34, type: !2543, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2545)
!2543 = !DISubroutineType(types: !2544)
!2544 = !{!306, !1619}
!2545 = !{!2546}
!2546 = !DILocalVariable(name: "self", arg: 1, scope: !2542, file: !2432, line: 34, type: !1619)
!2547 = !DILocation(line: 34, column: 26, scope: !2542)
!2548 = !DILocation(line: 51, column: 36, scope: !2542)
!2549 = !DILocation(line: 51, column: 18, scope: !2542)
!2550 = !DILocation(line: 52, column: 6, scope: !2542)
!2551 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8c4b3d7d551e40a7E", scope: !2433, file: !2432, line: 34, type: !2552, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2554)
!2552 = !DISubroutineType(types: !2553)
!2553 = !{!306, !1727}
!2554 = !{!2555}
!2555 = !DILocalVariable(name: "self", arg: 1, scope: !2551, file: !2432, line: 34, type: !1727)
!2556 = !DILocation(line: 34, column: 26, scope: !2551)
!2557 = !DILocation(line: 51, column: 36, scope: !2551)
!2558 = !DILocation(line: 51, column: 18, scope: !2551)
!2559 = !DILocation(line: 52, column: 6, scope: !2551)
!2560 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hca0d90a62ef21ae7E", scope: !2433, file: !2432, line: 34, type: !2561, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2563)
!2561 = !DISubroutineType(types: !2562)
!2562 = !{!306, !1655}
!2563 = !{!2564}
!2564 = !DILocalVariable(name: "self", arg: 1, scope: !2560, file: !2432, line: 34, type: !1655)
!2565 = !DILocation(line: 34, column: 26, scope: !2560)
!2566 = !DILocation(line: 51, column: 36, scope: !2560)
!2567 = !DILocation(line: 51, column: 18, scope: !2560)
!2568 = !DILocation(line: 52, column: 6, scope: !2560)
!2569 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hfd3efabc58cb2041E", scope: !2433, file: !2432, line: 34, type: !2570, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2572)
!2570 = !DISubroutineType(types: !2571)
!2571 = !{!306, !1691}
!2572 = !{!2573}
!2573 = !DILocalVariable(name: "self", arg: 1, scope: !2569, file: !2432, line: 34, type: !1691)
!2574 = !DILocation(line: 34, column: 26, scope: !2569)
!2575 = !DILocation(line: 51, column: 36, scope: !2569)
!2576 = !DILocation(line: 51, column: 18, scope: !2569)
!2577 = !DILocation(line: 52, column: 6, scope: !2569)
!2578 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h135866965d1e7641E", scope: !2580, file: !2579, line: 311, type: !2582, scopeLine: 311, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2584)
!2579 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "e5d123c113412819f78d9747608a66c8")
!2580 = !DINamespace(name: "{impl#12}", scope: !2581)
!2581 = !DINamespace(name: "array", scope: !33)
!2582 = !DISubroutineType(types: !2583)
!2583 = !{!188, !555, !206}
!2584 = !{!2585, !2586}
!2585 = !DILocalVariable(name: "self", arg: 1, scope: !2578, file: !2579, line: 311, type: !555)
!2586 = !DILocalVariable(name: "f", arg: 2, scope: !2578, file: !2579, line: 311, type: !206)
!2587 = !DILocation(line: 311, column: 12, scope: !2578)
!2588 = !DILocation(line: 311, column: 19, scope: !2578)
!2589 = !DILocation(line: 312, column: 27, scope: !2578)
!2590 = !DILocation(line: 312, column: 26, scope: !2578)
!2591 = !DILocation(line: 312, column: 9, scope: !2578)
!2592 = !DILocation(line: 313, column: 6, scope: !2578)
!2593 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h29dee07bab90153eE", scope: !2580, file: !2579, line: 311, type: !2594, scopeLine: 311, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2597)
!2594 = !DISubroutineType(types: !2595)
!2595 = !{!188, !2596, !206}
!2596 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !768, size: 64, align: 64, dwarfAddressSpace: 0)
!2597 = !{!2598, !2599}
!2598 = !DILocalVariable(name: "self", arg: 1, scope: !2593, file: !2579, line: 311, type: !2596)
!2599 = !DILocalVariable(name: "f", arg: 2, scope: !2593, file: !2579, line: 311, type: !206)
!2600 = !DILocation(line: 311, column: 12, scope: !2593)
!2601 = !DILocation(line: 311, column: 19, scope: !2593)
!2602 = !DILocation(line: 312, column: 27, scope: !2593)
!2603 = !DILocation(line: 312, column: 26, scope: !2593)
!2604 = !DILocation(line: 312, column: 9, scope: !2593)
!2605 = !DILocation(line: 313, column: 6, scope: !2593)
!2606 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h2e9f9852b1e27203E", scope: !2580, file: !2579, line: 311, type: !2607, scopeLine: 311, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2610)
!2607 = !DISubroutineType(types: !2608)
!2608 = !{!188, !2609, !206}
!2609 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !759, size: 64, align: 64, dwarfAddressSpace: 0)
!2610 = !{!2611, !2612}
!2611 = !DILocalVariable(name: "self", arg: 1, scope: !2606, file: !2579, line: 311, type: !2609)
!2612 = !DILocalVariable(name: "f", arg: 2, scope: !2606, file: !2579, line: 311, type: !206)
!2613 = !DILocation(line: 311, column: 12, scope: !2606)
!2614 = !DILocation(line: 311, column: 19, scope: !2606)
!2615 = !DILocation(line: 312, column: 27, scope: !2606)
!2616 = !DILocation(line: 312, column: 26, scope: !2606)
!2617 = !DILocation(line: 312, column: 9, scope: !2606)
!2618 = !DILocation(line: 313, column: 6, scope: !2606)
!2619 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h8bae04d9d68d552aE", scope: !2580, file: !2579, line: 311, type: !2620, scopeLine: 311, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2623)
!2620 = !DISubroutineType(types: !2621)
!2621 = !{!188, !2622, !206}
!2622 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !546, size: 64, align: 64, dwarfAddressSpace: 0)
!2623 = !{!2624, !2625}
!2624 = !DILocalVariable(name: "self", arg: 1, scope: !2619, file: !2579, line: 311, type: !2622)
!2625 = !DILocalVariable(name: "f", arg: 2, scope: !2619, file: !2579, line: 311, type: !206)
!2626 = !DILocation(line: 311, column: 12, scope: !2619)
!2627 = !DILocation(line: 311, column: 19, scope: !2619)
!2628 = !DILocation(line: 312, column: 27, scope: !2619)
!2629 = !DILocation(line: 312, column: 26, scope: !2619)
!2630 = !DILocation(line: 312, column: 9, scope: !2619)
!2631 = !DILocation(line: 313, column: 6, scope: !2619)
!2632 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h8d233c137e5bb32bE", scope: !2580, file: !2579, line: 311, type: !2633, scopeLine: 311, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2636)
!2633 = !DISubroutineType(types: !2634)
!2634 = !{!188, !2635, !206}
!2635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !414, size: 64, align: 64, dwarfAddressSpace: 0)
!2636 = !{!2637, !2638}
!2637 = !DILocalVariable(name: "self", arg: 1, scope: !2632, file: !2579, line: 311, type: !2635)
!2638 = !DILocalVariable(name: "f", arg: 2, scope: !2632, file: !2579, line: 311, type: !206)
!2639 = !DILocation(line: 311, column: 12, scope: !2632)
!2640 = !DILocation(line: 311, column: 19, scope: !2632)
!2641 = !DILocation(line: 312, column: 27, scope: !2632)
!2642 = !DILocation(line: 312, column: 26, scope: !2632)
!2643 = !DILocation(line: 312, column: 9, scope: !2632)
!2644 = !DILocation(line: 313, column: 6, scope: !2632)
!2645 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h18f88fb094c60f94E", scope: !2646, file: !2579, line: 344, type: !2647, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2653, retainedNodes: !2650)
!2646 = !DINamespace(name: "{impl#15}", scope: !2581)
!2647 = !DISubroutineType(types: !2648)
!2648 = !{!1050, !555, !2649, !913}
!2649 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1305, file: !2, align: 8, elements: !25, identifier: "ff5e7fe5aeb81eedb6a2349ec74816bf")
!2650 = !{!2651, !2652}
!2651 = !DILocalVariable(name: "self", arg: 1, scope: !2645, file: !2579, line: 344, type: !555)
!2652 = !DILocalVariable(name: "index", arg: 2, scope: !2645, file: !2579, line: 344, type: !2649)
!2653 = !{!1059, !2654}
!2654 = !DITemplateTypeParameter(name: "I", type: !2649)
!2655 = !DILocation(line: 344, column: 14, scope: !2645)
!2656 = !DILocation(line: 344, column: 21, scope: !2645)
!2657 = !DILocation(line: 345, column: 9, scope: !2645)
!2658 = !DILocation(line: 346, column: 6, scope: !2645)
!2659 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h5822ebad850e8039E", scope: !2646, file: !2579, line: 344, type: !2660, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2665, retainedNodes: !2662)
!2660 = !DISubroutineType(types: !2661)
!2661 = !{!1090, !2609, !2649, !913}
!2662 = !{!2663, !2664}
!2663 = !DILocalVariable(name: "self", arg: 1, scope: !2659, file: !2579, line: 344, type: !2609)
!2664 = !DILocalVariable(name: "index", arg: 2, scope: !2659, file: !2579, line: 344, type: !2649)
!2665 = !{!1099, !2654}
!2666 = !DILocation(line: 344, column: 14, scope: !2659)
!2667 = !DILocation(line: 344, column: 21, scope: !2659)
!2668 = !DILocation(line: 345, column: 9, scope: !2659)
!2669 = !DILocation(line: 346, column: 6, scope: !2659)
!2670 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h59a31322c4671ebfE", scope: !2646, file: !2579, line: 344, type: !2671, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2676, retainedNodes: !2673)
!2671 = !DISubroutineType(types: !2672)
!2672 = !{!1070, !2635, !2649, !913}
!2673 = !{!2674, !2675}
!2674 = !DILocalVariable(name: "self", arg: 1, scope: !2670, file: !2579, line: 344, type: !2635)
!2675 = !DILocalVariable(name: "index", arg: 2, scope: !2670, file: !2579, line: 344, type: !2649)
!2676 = !{!1079, !2654}
!2677 = !DILocation(line: 344, column: 14, scope: !2670)
!2678 = !DILocation(line: 344, column: 21, scope: !2670)
!2679 = !DILocation(line: 345, column: 9, scope: !2670)
!2680 = !DILocation(line: 346, column: 6, scope: !2670)
!2681 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h87e915ee92689abaE", scope: !2646, file: !2579, line: 344, type: !2682, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2653, retainedNodes: !2684)
!2682 = !DISubroutineType(types: !2683)
!2683 = !{!1050, !2622, !2649, !913}
!2684 = !{!2685, !2686}
!2685 = !DILocalVariable(name: "self", arg: 1, scope: !2681, file: !2579, line: 344, type: !2622)
!2686 = !DILocalVariable(name: "index", arg: 2, scope: !2681, file: !2579, line: 344, type: !2649)
!2687 = !DILocation(line: 344, column: 14, scope: !2681)
!2688 = !DILocation(line: 344, column: 21, scope: !2681)
!2689 = !DILocation(line: 345, column: 9, scope: !2681)
!2690 = !DILocation(line: 346, column: 6, scope: !2681)
!2691 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h8b6f1525c14cac5cE", scope: !2646, file: !2579, line: 344, type: !2692, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2665, retainedNodes: !2694)
!2692 = !DISubroutineType(types: !2693)
!2693 = !{!1090, !2596, !2649, !913}
!2694 = !{!2695, !2696}
!2695 = !DILocalVariable(name: "self", arg: 1, scope: !2691, file: !2579, line: 344, type: !2596)
!2696 = !DILocalVariable(name: "index", arg: 2, scope: !2691, file: !2579, line: 344, type: !2649)
!2697 = !DILocation(line: 344, column: 14, scope: !2691)
!2698 = !DILocation(line: 344, column: 21, scope: !2691)
!2699 = !DILocation(line: 345, column: 9, scope: !2691)
!2700 = !DILocation(line: 346, column: 6, scope: !2691)
!2701 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hd011a58d37b3f3fcE", scope: !2646, file: !2579, line: 344, type: !2702, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2708, retainedNodes: !2705)
!2702 = !DISubroutineType(types: !2703)
!2703 = !{!1492, !2704, !2649, !913}
!2704 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2705 = !{!2706, !2707}
!2706 = !DILocalVariable(name: "self", arg: 1, scope: !2701, file: !2579, line: 344, type: !2704)
!2707 = !DILocalVariable(name: "index", arg: 2, scope: !2701, file: !2579, line: 344, type: !2649)
!2708 = !{!1266, !2654}
!2709 = !DILocation(line: 344, column: 14, scope: !2701)
!2710 = !DILocation(line: 344, column: 21, scope: !2701)
!2711 = !DILocation(line: 345, column: 9, scope: !2701)
!2712 = !DILocation(line: 346, column: 6, scope: !2701)
!2713 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h45e80dbfa2144b65E", scope: !2715, file: !2714, line: 740, type: !2716, scopeLine: 740, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2718)
!2714 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "c0b63b2f0740f82e7d46118d9abcca49")
!2715 = !DINamespace(name: "{impl#0}", scope: !1611)
!2716 = !DISubroutineType(types: !2717)
!2717 = !{!1721, !1492}
!2718 = !{!2719}
!2719 = !DILocalVariable(name: "self", arg: 1, scope: !2713, file: !2714, line: 740, type: !1492)
!2720 = !DILocation(line: 740, column: 17, scope: !2713)
!2721 = !DILocation(line: 741, column: 9, scope: !2713)
!2722 = !DILocation(line: 742, column: 6, scope: !2713)
!2723 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h5825523f7adf1b99E", scope: !2715, file: !2714, line: 740, type: !2724, scopeLine: 740, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2726)
!2724 = !DISubroutineType(types: !2725)
!2725 = !{!1609, !1050}
!2726 = !{!2727}
!2727 = !DILocalVariable(name: "self", arg: 1, scope: !2723, file: !2714, line: 740, type: !1050)
!2728 = !DILocation(line: 740, column: 17, scope: !2723)
!2729 = !DILocation(line: 741, column: 9, scope: !2723)
!2730 = !DILocation(line: 742, column: 6, scope: !2723)
!2731 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hacc62106bedb4b3fE", scope: !2715, file: !2714, line: 740, type: !2732, scopeLine: 740, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2734)
!2732 = !DISubroutineType(types: !2733)
!2733 = !{!1685, !1090}
!2734 = !{!2735}
!2735 = !DILocalVariable(name: "self", arg: 1, scope: !2731, file: !2714, line: 740, type: !1090)
!2736 = !DILocation(line: 740, column: 17, scope: !2731)
!2737 = !DILocation(line: 741, column: 9, scope: !2731)
!2738 = !DILocation(line: 742, column: 6, scope: !2731)
!2739 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hfa47e0b7509158b3E", scope: !2715, file: !2714, line: 740, type: !2740, scopeLine: 740, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2742)
!2740 = !DISubroutineType(types: !2741)
!2741 = !{!1649, !1070}
!2742 = !{!2743}
!2743 = !DILocalVariable(name: "self", arg: 1, scope: !2739, file: !2714, line: 740, type: !1070)
!2744 = !DILocation(line: 740, column: 17, scope: !2739)
!2745 = !DILocation(line: 741, column: 9, scope: !2739)
!2746 = !DILocation(line: 742, column: 6, scope: !2739)
!2747 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1ce1a754e2c167c5E", scope: !1609, file: !2748, line: 89, type: !2724, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, declaration: !2749, retainedNodes: !2750)
!2748 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "a7ee10eddc349f23272d595a2768dd5b")
!2749 = !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h1ce1a754e2c167c5E", scope: !1609, file: !2748, line: 89, type: !2724, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1058)
!2750 = !{!2751, !2752, !2754}
!2751 = !DILocalVariable(name: "slice", arg: 1, scope: !2747, file: !2748, line: 89, type: !1050)
!2752 = !DILocalVariable(name: "ptr", scope: !2753, file: !2748, line: 90, type: !1619, align: 8)
!2753 = distinct !DILexicalBlock(scope: !2747, file: !2748, line: 90, column: 9)
!2754 = !DILocalVariable(name: "end", scope: !2755, file: !2748, line: 93, type: !1619, align: 8)
!2755 = distinct !DILexicalBlock(scope: !2753, file: !2748, line: 93, column: 13)
!2756 = !DILocation(line: 89, column: 23, scope: !2747)
!2757 = !DILocation(line: 93, column: 17, scope: !2755)
!2758 = !DILocalVariable(name: "self", arg: 1, scope: !2759, file: !2714, line: 476, type: !1050)
!2759 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc7f610b01e384237E", scope: !2715, file: !2714, line: 476, type: !2760, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2762)
!2760 = !DISubroutineType(types: !2761)
!2761 = !{!1619, !1050}
!2762 = !{!2758}
!2763 = !DILocation(line: 476, column: 25, scope: !2759, inlinedAt: !2764)
!2764 = distinct !DILocation(line: 90, column: 19, scope: !2747)
!2765 = !DILocation(line: 90, column: 19, scope: !2747)
!2766 = !DILocation(line: 90, column: 13, scope: !2753)
!2767 = !DILocation(line: 93, column: 26, scope: !2753)
!2768 = !DILocation(line: 915, column: 29, scope: !2476, inlinedAt: !2769)
!2769 = distinct !DILocation(line: 93, column: 68, scope: !2753)
!2770 = !DILocation(line: 915, column: 35, scope: !2476, inlinedAt: !2769)
!2771 = !DILocation(line: 927, column: 13, scope: !2476, inlinedAt: !2769)
!2772 = !DILocation(line: 93, column: 68, scope: !2753)
!2773 = !DILocalVariable(name: "addr", arg: 1, scope: !2774, file: !1898, line: 569, type: !9)
!2774 = distinct !DISubprogram(name: "invalid<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7invalid17h0536bff8ecaeb7b3E", scope: !1616, file: !1898, line: 569, type: !2775, scopeLine: 569, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2777)
!2775 = !DISubroutineType(types: !2776)
!2776 = !{!1619, !9}
!2777 = !{!2773}
!2778 = !DILocation(line: 569, column: 25, scope: !2774, inlinedAt: !2779)
!2779 = distinct !DILocation(line: 93, column: 38, scope: !2753)
!2780 = !DILocation(line: 575, column: 14, scope: !2774, inlinedAt: !2779)
!2781 = !DILocation(line: 93, column: 38, scope: !2753)
!2782 = !DILocation(line: 95, column: 25, scope: !2755)
!2783 = !DILocation(line: 95, column: 64, scope: !2755)
!2784 = !DILocation(line: 95, column: 13, scope: !2755)
!2785 = !DILocation(line: 97, column: 6, scope: !2747)
!2786 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h41f3b6312bb1177eE", scope: !1649, file: !2748, line: 89, type: !2740, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !2787, retainedNodes: !2788)
!2787 = !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h41f3b6312bb1177eE", scope: !1649, file: !2748, line: 89, type: !2740, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!2788 = !{!2789, !2790, !2792}
!2789 = !DILocalVariable(name: "slice", arg: 1, scope: !2786, file: !2748, line: 89, type: !1070)
!2790 = !DILocalVariable(name: "ptr", scope: !2791, file: !2748, line: 90, type: !1655, align: 8)
!2791 = distinct !DILexicalBlock(scope: !2786, file: !2748, line: 90, column: 9)
!2792 = !DILocalVariable(name: "end", scope: !2793, file: !2748, line: 93, type: !1655, align: 8)
!2793 = distinct !DILexicalBlock(scope: !2791, file: !2748, line: 93, column: 13)
!2794 = !DILocation(line: 89, column: 23, scope: !2786)
!2795 = !DILocation(line: 93, column: 17, scope: !2793)
!2796 = !DILocalVariable(name: "self", arg: 1, scope: !2797, file: !2714, line: 476, type: !1070)
!2797 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h288dddcd6ce5588eE", scope: !2715, file: !2714, line: 476, type: !2798, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2800)
!2798 = !DISubroutineType(types: !2799)
!2799 = !{!1655, !1070}
!2800 = !{!2796}
!2801 = !DILocation(line: 476, column: 25, scope: !2797, inlinedAt: !2802)
!2802 = distinct !DILocation(line: 90, column: 19, scope: !2786)
!2803 = !DILocation(line: 90, column: 19, scope: !2786)
!2804 = !DILocation(line: 90, column: 13, scope: !2791)
!2805 = !DILocation(line: 93, column: 26, scope: !2791)
!2806 = !DILocation(line: 915, column: 29, scope: !2497, inlinedAt: !2807)
!2807 = distinct !DILocation(line: 93, column: 68, scope: !2791)
!2808 = !DILocation(line: 915, column: 35, scope: !2497, inlinedAt: !2807)
!2809 = !DILocation(line: 927, column: 13, scope: !2497, inlinedAt: !2807)
!2810 = !DILocation(line: 93, column: 68, scope: !2791)
!2811 = !DILocalVariable(name: "addr", arg: 1, scope: !2812, file: !1898, line: 569, type: !9)
!2812 = distinct !DISubprogram(name: "invalid<u64>", linkageName: "_ZN4core3ptr7invalid17h73e84e02efd12be7E", scope: !1616, file: !1898, line: 569, type: !2813, scopeLine: 569, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !2815)
!2813 = !DISubroutineType(types: !2814)
!2814 = !{!1655, !9}
!2815 = !{!2811}
!2816 = !DILocation(line: 569, column: 25, scope: !2812, inlinedAt: !2817)
!2817 = distinct !DILocation(line: 93, column: 38, scope: !2791)
!2818 = !DILocation(line: 575, column: 14, scope: !2812, inlinedAt: !2817)
!2819 = !DILocation(line: 93, column: 38, scope: !2791)
!2820 = !DILocation(line: 95, column: 25, scope: !2793)
!2821 = !DILocation(line: 95, column: 64, scope: !2793)
!2822 = !DILocation(line: 95, column: 13, scope: !2793)
!2823 = !DILocation(line: 97, column: 6, scope: !2786)
!2824 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h5572a95978737eadE", scope: !1721, file: !2748, line: 89, type: !2716, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, declaration: !2825, retainedNodes: !2826)
!2825 = !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h5572a95978737eadE", scope: !1721, file: !2748, line: 89, type: !2716, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1265)
!2826 = !{!2827, !2828, !2830}
!2827 = !DILocalVariable(name: "slice", arg: 1, scope: !2824, file: !2748, line: 89, type: !1492)
!2828 = !DILocalVariable(name: "ptr", scope: !2829, file: !2748, line: 90, type: !1727, align: 8)
!2829 = distinct !DILexicalBlock(scope: !2824, file: !2748, line: 90, column: 9)
!2830 = !DILocalVariable(name: "end", scope: !2831, file: !2748, line: 93, type: !1727, align: 8)
!2831 = distinct !DILexicalBlock(scope: !2829, file: !2748, line: 93, column: 13)
!2832 = !DILocation(line: 89, column: 23, scope: !2824)
!2833 = !DILocation(line: 93, column: 17, scope: !2831)
!2834 = !DILocalVariable(name: "self", arg: 1, scope: !2835, file: !2714, line: 476, type: !1492)
!2835 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h4652c80584ea6587E", scope: !2715, file: !2714, line: 476, type: !2836, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2838)
!2836 = !DISubroutineType(types: !2837)
!2837 = !{!1727, !1492}
!2838 = !{!2834}
!2839 = !DILocation(line: 476, column: 25, scope: !2835, inlinedAt: !2840)
!2840 = distinct !DILocation(line: 90, column: 19, scope: !2824)
!2841 = !DILocation(line: 90, column: 19, scope: !2824)
!2842 = !DILocation(line: 90, column: 13, scope: !2829)
!2843 = !DILocation(line: 93, column: 26, scope: !2829)
!2844 = !DILocation(line: 915, column: 29, scope: !2431, inlinedAt: !2845)
!2845 = distinct !DILocation(line: 93, column: 68, scope: !2829)
!2846 = !DILocation(line: 915, column: 35, scope: !2431, inlinedAt: !2845)
!2847 = !DILocation(line: 927, column: 13, scope: !2431, inlinedAt: !2845)
!2848 = !DILocation(line: 93, column: 68, scope: !2829)
!2849 = !DILocalVariable(name: "addr", arg: 1, scope: !2850, file: !1898, line: 569, type: !9)
!2850 = distinct !DISubprogram(name: "invalid<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7invalid17h23c5eb442d320f90E", scope: !1616, file: !1898, line: 569, type: !2851, scopeLine: 569, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !2853)
!2851 = !DISubroutineType(types: !2852)
!2852 = !{!1727, !9}
!2853 = !{!2849}
!2854 = !DILocation(line: 569, column: 25, scope: !2850, inlinedAt: !2855)
!2855 = distinct !DILocation(line: 93, column: 38, scope: !2829)
!2856 = !DILocation(line: 575, column: 14, scope: !2850, inlinedAt: !2855)
!2857 = !DILocation(line: 93, column: 38, scope: !2829)
!2858 = !DILocation(line: 95, column: 25, scope: !2831)
!2859 = !DILocation(line: 95, column: 64, scope: !2831)
!2860 = !DILocation(line: 95, column: 13, scope: !2831)
!2861 = !DILocation(line: 97, column: 6, scope: !2824)
!2862 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6c938f2873fb3d3eE", scope: !1685, file: !2748, line: 89, type: !2732, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !2863, retainedNodes: !2864)
!2863 = !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6c938f2873fb3d3eE", scope: !1685, file: !2748, line: 89, type: !2732, scopeLine: 89, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!2864 = !{!2865, !2866, !2868}
!2865 = !DILocalVariable(name: "slice", arg: 1, scope: !2862, file: !2748, line: 89, type: !1090)
!2866 = !DILocalVariable(name: "ptr", scope: !2867, file: !2748, line: 90, type: !1691, align: 8)
!2867 = distinct !DILexicalBlock(scope: !2862, file: !2748, line: 90, column: 9)
!2868 = !DILocalVariable(name: "end", scope: !2869, file: !2748, line: 93, type: !1691, align: 8)
!2869 = distinct !DILexicalBlock(scope: !2867, file: !2748, line: 93, column: 13)
!2870 = !DILocation(line: 89, column: 23, scope: !2862)
!2871 = !DILocation(line: 93, column: 17, scope: !2869)
!2872 = !DILocalVariable(name: "self", arg: 1, scope: !2873, file: !2714, line: 476, type: !1090)
!2873 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h85d2cf387324cb99E", scope: !2715, file: !2714, line: 476, type: !2874, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2876)
!2874 = !DISubroutineType(types: !2875)
!2875 = !{!1691, !1090}
!2876 = !{!2872}
!2877 = !DILocation(line: 476, column: 25, scope: !2873, inlinedAt: !2878)
!2878 = distinct !DILocation(line: 90, column: 19, scope: !2862)
!2879 = !DILocation(line: 90, column: 19, scope: !2862)
!2880 = !DILocation(line: 90, column: 13, scope: !2867)
!2881 = !DILocation(line: 93, column: 26, scope: !2867)
!2882 = !DILocation(line: 915, column: 29, scope: !2455, inlinedAt: !2883)
!2883 = distinct !DILocation(line: 93, column: 68, scope: !2867)
!2884 = !DILocation(line: 915, column: 35, scope: !2455, inlinedAt: !2883)
!2885 = !DILocation(line: 927, column: 13, scope: !2455, inlinedAt: !2883)
!2886 = !DILocation(line: 93, column: 68, scope: !2867)
!2887 = !DILocalVariable(name: "addr", arg: 1, scope: !2888, file: !1898, line: 569, type: !9)
!2888 = distinct !DISubprogram(name: "invalid<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7invalid17h56ebd07fac3cad60E", scope: !1616, file: !1898, line: 569, type: !2889, scopeLine: 569, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !2891)
!2889 = !DISubroutineType(types: !2890)
!2890 = !{!1691, !9}
!2891 = !{!2887}
!2892 = !DILocation(line: 569, column: 25, scope: !2888, inlinedAt: !2893)
!2893 = distinct !DILocation(line: 93, column: 38, scope: !2867)
!2894 = !DILocation(line: 575, column: 14, scope: !2888, inlinedAt: !2893)
!2895 = !DILocation(line: 93, column: 38, scope: !2867)
!2896 = !DILocation(line: 95, column: 25, scope: !2869)
!2897 = !DILocation(line: 95, column: 64, scope: !2869)
!2898 = !DILocation(line: 95, column: 13, scope: !2869)
!2899 = !DILocation(line: 97, column: 6, scope: !2862)
!2900 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h4f43e792f6c21f65E", scope: !2902, file: !2901, line: 17, type: !2904, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2653, retainedNodes: !2906)
!2901 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "d107e626d2145c8c7d098a7b217e6306")
!2902 = !DINamespace(name: "{impl#0}", scope: !2903)
!2903 = !DINamespace(name: "index", scope: !1611)
!2904 = !DISubroutineType(types: !2905)
!2905 = !{!1050, !1050, !2649, !913}
!2906 = !{!2907, !2908}
!2907 = !DILocalVariable(name: "self", arg: 1, scope: !2900, file: !2901, line: 17, type: !1050)
!2908 = !DILocalVariable(name: "index", arg: 2, scope: !2900, file: !2901, line: 17, type: !2649)
!2909 = !DILocation(line: 17, column: 14, scope: !2900)
!2910 = !DILocation(line: 17, column: 21, scope: !2900)
!2911 = !DILocation(line: 18, column: 9, scope: !2900)
!2912 = !DILocation(line: 19, column: 6, scope: !2900)
!2913 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h67585952236e6affE", scope: !2902, file: !2901, line: 17, type: !2914, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2665, retainedNodes: !2916)
!2914 = !DISubroutineType(types: !2915)
!2915 = !{!1090, !1090, !2649, !913}
!2916 = !{!2917, !2918}
!2917 = !DILocalVariable(name: "self", arg: 1, scope: !2913, file: !2901, line: 17, type: !1090)
!2918 = !DILocalVariable(name: "index", arg: 2, scope: !2913, file: !2901, line: 17, type: !2649)
!2919 = !DILocation(line: 17, column: 14, scope: !2913)
!2920 = !DILocation(line: 17, column: 21, scope: !2913)
!2921 = !DILocation(line: 18, column: 9, scope: !2913)
!2922 = !DILocation(line: 19, column: 6, scope: !2913)
!2923 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he8a207942dfaff68E", scope: !2902, file: !2901, line: 17, type: !2924, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2676, retainedNodes: !2926)
!2924 = !DISubroutineType(types: !2925)
!2925 = !{!1070, !1070, !2649, !913}
!2926 = !{!2927, !2928}
!2927 = !DILocalVariable(name: "self", arg: 1, scope: !2923, file: !2901, line: 17, type: !1070)
!2928 = !DILocalVariable(name: "index", arg: 2, scope: !2923, file: !2901, line: 17, type: !2649)
!2929 = !DILocation(line: 17, column: 14, scope: !2923)
!2930 = !DILocation(line: 17, column: 21, scope: !2923)
!2931 = !DILocation(line: 18, column: 9, scope: !2923)
!2932 = !DILocation(line: 19, column: 6, scope: !2923)
!2933 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hf6eed07180d21681E", scope: !2902, file: !2901, line: 17, type: !2934, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2708, retainedNodes: !2936)
!2934 = !DISubroutineType(types: !2935)
!2935 = !{!1492, !1492, !2649, !913}
!2936 = !{!2937, !2938}
!2937 = !DILocalVariable(name: "self", arg: 1, scope: !2933, file: !2901, line: 17, type: !1492)
!2938 = !DILocalVariable(name: "index", arg: 2, scope: !2933, file: !2901, line: 17, type: !2649)
!2939 = !DILocation(line: 17, column: 14, scope: !2933)
!2940 = !DILocation(line: 17, column: 21, scope: !2933)
!2941 = !DILocation(line: 18, column: 9, scope: !2933)
!2942 = !DILocation(line: 19, column: 6, scope: !2933)
!2943 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h82dd71a8dc26168aE", scope: !2945, file: !2944, line: 895, type: !2958, scopeLine: 895, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2951, declaration: !2960, retainedNodes: !2961)
!2944 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "d98c126e37d22a85a618c79c56fc88fa")
!2945 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !2946, templateParams: !25, identifier: "c7de8b7352c8a3deb7a7d0a8b9d49dfb")
!2946 = !{!2947}
!2947 = !DICompositeType(tag: DW_TAG_variant_part, scope: !2945, file: !2, size: 8, align: 8, elements: !2948, templateParams: !25, identifier: "96bf85b9120b55f61ff46f50115f6e5a", discriminator: !2957)
!2948 = !{!2949, !2953}
!2949 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !2947, file: !2, baseType: !2950, size: 8, align: 8, extraData: i64 4)
!2950 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !2945, file: !2, size: 8, align: 8, elements: !25, templateParams: !2951, identifier: "15e60ba2d5c323cefa39aa79d9286923")
!2951 = !{!2952}
!2952 = !DITemplateTypeParameter(name: "T", type: !777)
!2953 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !2947, file: !2, baseType: !2954, size: 8, align: 8)
!2954 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !2945, file: !2, size: 8, align: 8, elements: !2955, templateParams: !2951, identifier: "cc55fb98f4dfa1f077c5d938cabfcfbc")
!2955 = !{!2956}
!2956 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2954, file: !2, baseType: !777, size: 8, align: 8)
!2957 = !DIDerivedType(tag: DW_TAG_member, scope: !2945, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!2958 = !DISubroutineType(types: !2959)
!2959 = !{!777, !2945, !115, !913}
!2960 = !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h82dd71a8dc26168aE", scope: !2945, file: !2944, line: 895, type: !2958, scopeLine: 895, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2951)
!2961 = !{!2962, !2963, !2964}
!2962 = !DILocalVariable(name: "self", arg: 1, scope: !2943, file: !2944, line: 895, type: !2945)
!2963 = !DILocalVariable(name: "msg", arg: 2, scope: !2943, file: !2944, line: 895, type: !115)
!2964 = !DILocalVariable(name: "val", scope: !2965, file: !2944, line: 897, type: !777, align: 1)
!2965 = distinct !DILexicalBlock(scope: !2943, file: !2944, line: 897, column: 13)
!2966 = !DILocation(line: 895, column: 25, scope: !2943)
!2967 = !DILocation(line: 895, column: 31, scope: !2943)
!2968 = !DILocation(line: 896, column: 15, scope: !2943)
!2969 = !{i8 0, i8 5}
!2970 = !DILocation(line: 896, column: 9, scope: !2943)
!2971 = !DILocation(line: 898, column: 21, scope: !2943)
!2972 = !DILocation(line: 897, column: 18, scope: !2943)
!2973 = !{i8 0, i8 4}
!2974 = !DILocation(line: 897, column: 18, scope: !2965)
!2975 = !DILocation(line: 900, column: 6, scope: !2943)
!2976 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hb38bb363a0a8c9a9E", scope: !2977, file: !2944, line: 895, type: !2990, scopeLine: 895, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2983, declaration: !2992, retainedNodes: !2993)
!2977 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !2978, templateParams: !25, identifier: "479e6d45b3404854101c506dd23c0e28")
!2978 = !{!2979}
!2979 = !DICompositeType(tag: DW_TAG_variant_part, scope: !2977, file: !2, size: 8, align: 8, elements: !2980, templateParams: !25, identifier: "1ed242c61635dd3cae774c793a129d47", discriminator: !2989)
!2980 = !{!2981, !2985}
!2981 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !2979, file: !2, baseType: !2982, size: 8, align: 8, extraData: i64 4)
!2982 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !2977, file: !2, size: 8, align: 8, elements: !25, templateParams: !2983, identifier: "577906eba7dbd551887e7c410188cf")
!2983 = !{!2984}
!2984 = !DITemplateTypeParameter(name: "T", type: !785)
!2985 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !2979, file: !2, baseType: !2986, size: 8, align: 8)
!2986 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !2977, file: !2, size: 8, align: 8, elements: !2987, templateParams: !2983, identifier: "d9f1921cdc78d89e79c9e162ea77a31")
!2987 = !{!2988}
!2988 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2986, file: !2, baseType: !785, size: 8, align: 8)
!2989 = !DIDerivedType(tag: DW_TAG_member, scope: !2977, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!2990 = !DISubroutineType(types: !2991)
!2991 = !{!785, !2977, !115, !913}
!2992 = !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hb38bb363a0a8c9a9E", scope: !2977, file: !2944, line: 895, type: !2990, scopeLine: 895, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2983)
!2993 = !{!2994, !2995, !2996}
!2994 = !DILocalVariable(name: "self", arg: 1, scope: !2976, file: !2944, line: 895, type: !2977)
!2995 = !DILocalVariable(name: "msg", arg: 2, scope: !2976, file: !2944, line: 895, type: !115)
!2996 = !DILocalVariable(name: "val", scope: !2997, file: !2944, line: 897, type: !785, align: 1)
!2997 = distinct !DILexicalBlock(scope: !2976, file: !2944, line: 897, column: 13)
!2998 = !DILocation(line: 895, column: 25, scope: !2976)
!2999 = !DILocation(line: 895, column: 31, scope: !2976)
!3000 = !DILocation(line: 896, column: 15, scope: !2976)
!3001 = !DILocation(line: 896, column: 9, scope: !2976)
!3002 = !DILocation(line: 898, column: 21, scope: !2976)
!3003 = !DILocation(line: 897, column: 18, scope: !2976)
!3004 = !DILocation(line: 897, column: 18, scope: !2997)
!3005 = !DILocation(line: 900, column: 6, scope: !2976)
!3006 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h54585053f1b4cf4cE", scope: !1808, file: !2944, line: 932, type: !3007, scopeLine: 932, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !3009, retainedNodes: !3010)
!3007 = !DISubroutineType(types: !3008)
!3008 = !{!49, !1808, !913}
!3009 = !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h54585053f1b4cf4cE", scope: !1808, file: !2944, line: 932, type: !3007, scopeLine: 932, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!3010 = !{!3011, !3012}
!3011 = !DILocalVariable(name: "self", arg: 1, scope: !3006, file: !2944, line: 932, type: !1808)
!3012 = !DILocalVariable(name: "val", scope: !3013, file: !2944, line: 934, type: !49, align: 8)
!3013 = distinct !DILexicalBlock(scope: !3006, file: !2944, line: 934, column: 13)
!3014 = !DILocation(line: 932, column: 25, scope: !3006)
!3015 = !DILocation(line: 933, column: 15, scope: !3006)
!3016 = !DILocation(line: 933, column: 9, scope: !3006)
!3017 = !DILocation(line: 935, column: 21, scope: !3006)
!3018 = !DILocation(line: 934, column: 18, scope: !3006)
!3019 = !DILocation(line: 934, column: 18, scope: !3013)
!3020 = !DILocation(line: 937, column: 6, scope: !3006)
!3021 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf220b760d1f54addE", scope: !3022, file: !851, line: 631, type: !3041, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3030, declaration: !3043, retainedNodes: !3044)
!3022 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !189, file: !2, size: 128, align: 64, elements: !3023, templateParams: !25, identifier: "128e379fd45b34d5d496a95ef9129840")
!3023 = !{!3024}
!3024 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3022, file: !2, size: 128, align: 64, elements: !3025, templateParams: !25, identifier: "b615f7cec562bca64426522c51d59f27", discriminator: !3040)
!3025 = !{!3026, !3036}
!3026 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3024, file: !2, baseType: !3027, size: 128, align: 64, extraData: i64 0)
!3027 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3022, file: !2, size: 128, align: 64, elements: !3028, templateParams: !3030, identifier: "c6c9af99d3e3d50d23cbe47dab7af9f0")
!3028 = !{!3029}
!3029 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3027, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!3030 = !{!1079, !3031}
!3031 = !DITemplateTypeParameter(name: "E", type: !3032)
!3032 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3033, file: !2, align: 8, elements: !3034, templateParams: !25, identifier: "c969be6385e42964f5997a2859aa6b69")
!3033 = !DINamespace(name: "error", scope: !1805)
!3034 = !{!3035}
!3035 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3032, file: !2, baseType: !7, align: 8)
!3036 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3024, file: !2, baseType: !3037, size: 128, align: 64, extraData: i64 1)
!3037 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3022, file: !2, size: 128, align: 64, elements: !3038, templateParams: !3030, identifier: "19b695350d8ce59a6f7f76fbd2b003c2")
!3038 = !{!3039}
!3039 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3037, file: !2, baseType: !3032, align: 8, offset: 64)
!3040 = !DIDerivedType(tag: DW_TAG_member, scope: !3022, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3041 = !DISubroutineType(types: !3042)
!3042 = !{!1808, !3022}
!3043 = !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17hf220b760d1f54addE", scope: !3022, file: !851, line: 631, type: !3041, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3030)
!3044 = !{!3045, !3046}
!3045 = !DILocalVariable(name: "self", arg: 1, scope: !3021, file: !851, line: 631, type: !3022)
!3046 = !DILocalVariable(name: "x", scope: !3047, file: !851, line: 633, type: !49, align: 8)
!3047 = distinct !DILexicalBlock(scope: !3021, file: !851, line: 633, column: 13)
!3048 = !DILocation(line: 631, column: 15, scope: !3021)
!3049 = !DILocation(line: 632, column: 15, scope: !3021)
!3050 = !DILocation(line: 632, column: 9, scope: !3021)
!3051 = !DILocation(line: 633, column: 16, scope: !3021)
!3052 = !DILocation(line: 633, column: 16, scope: !3047)
!3053 = !DILocation(line: 633, column: 22, scope: !3047)
!3054 = !DILocation(line: 633, column: 28, scope: !3021)
!3055 = !DILocation(line: 634, column: 23, scope: !3021)
!3056 = !DILocation(line: 636, column: 5, scope: !3021)
!3057 = !DILocation(line: 636, column: 6, scope: !3021)
!3058 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h0f424738382f1187E", scope: !3059, file: !851, line: 1027, type: !3074, scopeLine: 1027, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3067, declaration: !3076, retainedNodes: !3077)
!3059 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !189, file: !2, size: 128, align: 64, elements: !3060, templateParams: !25, identifier: "e61938dd8d1b626674ed90d6f3672264")
!3060 = !{!3061}
!3061 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3059, file: !2, size: 128, align: 64, elements: !3062, templateParams: !25, identifier: "1d931b1e24fb408d900b43cb0f0ec1aa", discriminator: !3073)
!3062 = !{!3063, !3069}
!3063 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3061, file: !2, baseType: !3064, size: 128, align: 64, extraData: i64 0)
!3064 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3059, file: !2, size: 128, align: 64, elements: !3065, templateParams: !3067, identifier: "125032f5d8c9e10516ece77d8e5930f")
!3065 = !{!3066}
!3066 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3064, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!3067 = !{!1099, !3068}
!3068 = !DITemplateTypeParameter(name: "E", type: !96)
!3069 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3061, file: !2, baseType: !3070, size: 128, align: 64, extraData: i64 1)
!3070 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3059, file: !2, size: 128, align: 64, elements: !3071, templateParams: !3067, identifier: "cf97eeff6b82f541ad3d6177023a51ae")
!3071 = !{!3072}
!3072 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3070, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3073 = !DIDerivedType(tag: DW_TAG_member, scope: !3059, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3074 = !DISubroutineType(types: !3075)
!3075 = !{!45, !3059, !115, !913}
!3076 = !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h0f424738382f1187E", scope: !3059, file: !851, line: 1027, type: !3074, scopeLine: 1027, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3067)
!3077 = !{!3078, !3079, !3080, !3082}
!3078 = !DILocalVariable(name: "self", arg: 1, scope: !3058, file: !851, line: 1027, type: !3059)
!3079 = !DILocalVariable(name: "msg", arg: 2, scope: !3058, file: !851, line: 1027, type: !115)
!3080 = !DILocalVariable(name: "t", scope: !3081, file: !851, line: 1032, type: !45, align: 8)
!3081 = distinct !DILexicalBlock(scope: !3058, file: !851, line: 1032, column: 13)
!3082 = !DILocalVariable(name: "e", scope: !3083, file: !851, line: 1033, type: !96, align: 8)
!3083 = distinct !DILexicalBlock(scope: !3058, file: !851, line: 1033, column: 13)
!3084 = !DILocation(line: 1027, column: 19, scope: !3058)
!3085 = !DILocation(line: 1027, column: 25, scope: !3058)
!3086 = !DILocation(line: 1033, column: 17, scope: !3083)
!3087 = !DILocation(line: 1031, column: 15, scope: !3058)
!3088 = !DILocation(line: 1031, column: 9, scope: !3058)
!3089 = !DILocation(line: 1032, column: 16, scope: !3058)
!3090 = !DILocation(line: 1032, column: 16, scope: !3081)
!3091 = !DILocation(line: 1035, column: 6, scope: !3058)
!3092 = !DILocation(line: 1033, column: 17, scope: !3058)
!3093 = !DILocation(line: 1033, column: 23, scope: !3083)
!3094 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1133f67d64d7b851E", scope: !3095, file: !851, line: 825, type: !3111, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3135, declaration: !3134, retainedNodes: !3137)
!3095 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3096, templateParams: !25, identifier: "b22ff1155e81d5436e1ea13cc0c90c7c")
!3096 = !{!3097}
!3097 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3095, file: !2, size: 128, align: 64, elements: !3098, templateParams: !25, identifier: "2d6dcb5512ff96307dbbb7253dd21b86", discriminator: !3110)
!3098 = !{!3099, !3106}
!3099 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3097, file: !2, baseType: !3100, size: 128, align: 64, extraData: i64 0)
!3100 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3095, file: !2, size: 128, align: 64, elements: !3101, templateParams: !3103, identifier: "9aac3f82890029a972a9317b01212dc6")
!3101 = !{!3102}
!3102 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3100, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3103 = !{!1280, !3104}
!3104 = !DITemplateTypeParameter(name: "E", type: !3105)
!3105 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !669, file: !2, align: 8, elements: !25, identifier: "76205fb2fd491b3fefdb8348e21a2f1f")
!3106 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3097, file: !2, baseType: !3107, size: 128, align: 64, extraData: i64 1)
!3107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3095, file: !2, size: 128, align: 64, elements: !3108, templateParams: !3103, identifier: "db1ed7b39885eae6b002ceb73178df0")
!3108 = !{!3109}
!3109 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3107, file: !2, baseType: !3105, align: 8, offset: 64)
!3110 = !DIDerivedType(tag: DW_TAG_member, scope: !3095, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3111 = !DISubroutineType(types: !3112)
!3112 = !{!3113, !3095, !3127}
!3113 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3114, templateParams: !25, identifier: "4bad8d4d2d6c1a4b501412d8a04104f5")
!3114 = !{!3115}
!3115 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3113, file: !2, size: 128, align: 64, elements: !3116, templateParams: !25, identifier: "843c0dea376557d171965cb4377321f3", discriminator: !3126)
!3116 = !{!3117, !3122}
!3117 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3115, file: !2, baseType: !3118, size: 128, align: 64, extraData: i64 3)
!3118 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3113, file: !2, size: 128, align: 64, elements: !3119, templateParams: !3121, identifier: "e5d1ed17478db5909475b1e6a9e4cdd2")
!3119 = !{!3120}
!3120 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3118, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3121 = !{!1280, !876}
!3122 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3115, file: !2, baseType: !3123, size: 128, align: 64)
!3123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3113, file: !2, size: 128, align: 64, elements: !3124, templateParams: !3121, identifier: "874d271efded16dde3f8ddb86024b1d6")
!3124 = !{!3125}
!3125 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3123, file: !2, baseType: !877, size: 128, align: 64)
!3126 = !DIDerivedType(tag: DW_TAG_member, scope: !3113, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3127 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3128, file: !2, size: 64, align: 64, elements: !3130, templateParams: !25, identifier: "adbf3884c70345395b4cb1b4dd7773a3")
!3128 = !DINamespace(name: "unmap", scope: !3129)
!3129 = !DINamespace(name: "{impl#1}", scope: !806)
!3130 = !{!3131}
!3131 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3127, file: !2, baseType: !3132, size: 64, align: 64)
!3132 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3133, size: 64, align: 64, dwarfAddressSpace: 0)
!3133 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!3134 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1133f67d64d7b851E", scope: !3095, file: !851, line: 825, type: !3111, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3135)
!3135 = !{!1280, !3104, !926, !3136}
!3136 = !DITemplateTypeParameter(name: "O", type: !3127)
!3137 = !{!3138, !3139, !3140, !3142}
!3138 = !DILocalVariable(name: "self", arg: 1, scope: !3094, file: !851, line: 825, type: !3095)
!3139 = !DILocalVariable(name: "op", arg: 2, scope: !3094, file: !851, line: 825, type: !3127)
!3140 = !DILocalVariable(name: "t", scope: !3141, file: !851, line: 827, type: !694, align: 8)
!3141 = distinct !DILexicalBlock(scope: !3094, file: !851, line: 827, column: 13)
!3142 = !DILocalVariable(name: "e", scope: !3143, file: !851, line: 828, type: !3105, align: 1)
!3143 = distinct !DILexicalBlock(scope: !3094, file: !851, line: 828, column: 13)
!3144 = !DILocation(line: 825, column: 42, scope: !3094)
!3145 = !DILocation(line: 825, column: 48, scope: !3094)
!3146 = !DILocation(line: 827, column: 16, scope: !3141)
!3147 = !DILocation(line: 828, column: 17, scope: !3143)
!3148 = !DILocation(line: 826, column: 15, scope: !3094)
!3149 = !DILocation(line: 826, column: 9, scope: !3094)
!3150 = !DILocation(line: 827, column: 16, scope: !3094)
!3151 = !DILocation(line: 827, column: 22, scope: !3141)
!3152 = !DILocation(line: 827, column: 26, scope: !3094)
!3153 = !DILocation(line: 828, column: 27, scope: !3143)
!3154 = !DILocation(line: 828, column: 23, scope: !3143)
!3155 = !DILocation(line: 828, column: 32, scope: !3094)
!3156 = !DILocation(line: 830, column: 5, scope: !3094)
!3157 = !DILocation(line: 830, column: 6, scope: !3094)
!3158 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c3a16aae7c38ec3E", scope: !3159, file: !851, line: 825, type: !3174, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3194, declaration: !3193, retainedNodes: !3196)
!3159 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !189, file: !2, size: 128, align: 64, elements: !3160, templateParams: !25, identifier: "9951646b86b7dd1ce258da0249e6a7b9")
!3160 = !{!3161}
!3161 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3159, file: !2, size: 128, align: 64, elements: !3162, templateParams: !25, identifier: "9a6aac4f10719c3e844bff86f6790e05", discriminator: !3173)
!3162 = !{!3163, !3169}
!3163 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3161, file: !2, baseType: !3164, size: 128, align: 64, extraData: i64 0)
!3164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3159, file: !2, size: 128, align: 64, elements: !3165, templateParams: !3167, identifier: "3bbe85d76f234d3a1d81793c59760019")
!3165 = !{!3166}
!3166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3164, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3167 = !{!1156, !3168}
!3168 = !DITemplateTypeParameter(name: "E", type: !791)
!3169 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3161, file: !2, baseType: !3170, size: 128, align: 64, extraData: i64 1)
!3170 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3159, file: !2, size: 128, align: 64, elements: !3171, templateParams: !3167, identifier: "b62c13d45c89e2f76c08c19184688fb1")
!3171 = !{!3172}
!3172 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3170, file: !2, baseType: !791, size: 8, align: 8, offset: 8)
!3173 = !DIDerivedType(tag: DW_TAG_member, scope: !3159, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3174 = !DISubroutineType(types: !3175)
!3175 = !{!3176, !3159, !3190}
!3176 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3177, templateParams: !25, identifier: "6760825e060cc87155586c1d41d2fee0")
!3177 = !{!3178}
!3178 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3176, file: !2, size: 128, align: 64, elements: !3179, templateParams: !25, identifier: "1fd3b58c393f3b37e700997429a7705b", discriminator: !3189)
!3179 = !{!3180, !3185}
!3180 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3178, file: !2, baseType: !3181, size: 128, align: 64, extraData: i64 3)
!3181 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3176, file: !2, size: 128, align: 64, elements: !3182, templateParams: !3184, identifier: "eaff6aa4b99d1dd5566d7324ccbf4356")
!3182 = !{!3183}
!3183 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3181, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3184 = !{!1156, !876}
!3185 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3178, file: !2, baseType: !3186, size: 128, align: 64)
!3186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3176, file: !2, size: 128, align: 64, elements: !3187, templateParams: !3184, identifier: "6902c642357a49f592ce732301af88d3")
!3187 = !{!3188}
!3188 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3186, file: !2, baseType: !877, size: 128, align: 64)
!3189 = !DIDerivedType(tag: DW_TAG_member, scope: !3176, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3190 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3191, file: !2, align: 8, elements: !25, identifier: "513c9ba6dc4b71a779b2f1364faec42d")
!3191 = !DINamespace(name: "unmap", scope: !3192)
!3192 = !DINamespace(name: "{impl#3}", scope: !806)
!3193 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c3a16aae7c38ec3E", scope: !3159, file: !851, line: 825, type: !3174, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3194)
!3194 = !{!1156, !3168, !926, !3195}
!3195 = !DITemplateTypeParameter(name: "O", type: !3190)
!3196 = !{!3197, !3198, !3199, !3201}
!3197 = !DILocalVariable(name: "self", arg: 1, scope: !3158, file: !851, line: 825, type: !3159)
!3198 = !DILocalVariable(name: "op", arg: 2, scope: !3158, file: !851, line: 825, type: !3190)
!3199 = !DILocalVariable(name: "t", scope: !3200, file: !851, line: 827, type: !660, align: 8)
!3200 = distinct !DILexicalBlock(scope: !3158, file: !851, line: 827, column: 13)
!3201 = !DILocalVariable(name: "e", scope: !3202, file: !851, line: 828, type: !791, align: 1)
!3202 = distinct !DILexicalBlock(scope: !3158, file: !851, line: 828, column: 13)
!3203 = !DILocation(line: 825, column: 42, scope: !3158)
!3204 = !DILocation(line: 825, column: 48, scope: !3158)
!3205 = !DILocation(line: 827, column: 16, scope: !3200)
!3206 = !DILocation(line: 826, column: 15, scope: !3158)
!3207 = !DILocation(line: 826, column: 9, scope: !3158)
!3208 = !DILocation(line: 827, column: 16, scope: !3158)
!3209 = !DILocation(line: 827, column: 22, scope: !3200)
!3210 = !DILocation(line: 827, column: 26, scope: !3158)
!3211 = !DILocation(line: 828, column: 17, scope: !3158)
!3212 = !DILocation(line: 828, column: 17, scope: !3202)
!3213 = !DILocation(line: 828, column: 27, scope: !3202)
!3214 = !DILocation(line: 828, column: 23, scope: !3202)
!3215 = !DILocation(line: 828, column: 32, scope: !3158)
!3216 = !DILocation(line: 830, column: 5, scope: !3158)
!3217 = !DILocation(line: 830, column: 6, scope: !3158)
!3218 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4ae18d3b7feaeacdE", scope: !3159, file: !851, line: 825, type: !3219, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3223, declaration: !3222, retainedNodes: !3225)
!3219 = !DISubroutineType(types: !3220)
!3220 = !{!3176, !3159, !3221}
!3221 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3191, file: !2, align: 8, elements: !25, identifier: "d688c7f4895f0022711bebfe6d3436df")
!3222 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4ae18d3b7feaeacdE", scope: !3159, file: !851, line: 825, type: !3219, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3223)
!3223 = !{!1156, !3168, !926, !3224}
!3224 = !DITemplateTypeParameter(name: "O", type: !3221)
!3225 = !{!3226, !3227, !3228, !3230}
!3226 = !DILocalVariable(name: "self", arg: 1, scope: !3218, file: !851, line: 825, type: !3159)
!3227 = !DILocalVariable(name: "op", arg: 2, scope: !3218, file: !851, line: 825, type: !3221)
!3228 = !DILocalVariable(name: "t", scope: !3229, file: !851, line: 827, type: !660, align: 8)
!3229 = distinct !DILexicalBlock(scope: !3218, file: !851, line: 827, column: 13)
!3230 = !DILocalVariable(name: "e", scope: !3231, file: !851, line: 828, type: !791, align: 1)
!3231 = distinct !DILexicalBlock(scope: !3218, file: !851, line: 828, column: 13)
!3232 = !DILocation(line: 825, column: 42, scope: !3218)
!3233 = !DILocation(line: 825, column: 48, scope: !3218)
!3234 = !DILocation(line: 827, column: 16, scope: !3229)
!3235 = !DILocation(line: 826, column: 15, scope: !3218)
!3236 = !DILocation(line: 826, column: 9, scope: !3218)
!3237 = !DILocation(line: 827, column: 16, scope: !3218)
!3238 = !DILocation(line: 827, column: 22, scope: !3229)
!3239 = !DILocation(line: 827, column: 26, scope: !3218)
!3240 = !DILocation(line: 828, column: 17, scope: !3218)
!3241 = !DILocation(line: 828, column: 17, scope: !3231)
!3242 = !DILocation(line: 828, column: 27, scope: !3231)
!3243 = !DILocation(line: 828, column: 23, scope: !3231)
!3244 = !DILocation(line: 828, column: 32, scope: !3218)
!3245 = !DILocation(line: 830, column: 5, scope: !3218)
!3246 = !DILocation(line: 830, column: 6, scope: !3218)
!3247 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h567dfe998c48f717E", scope: !3159, file: !851, line: 825, type: !3248, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3252, declaration: !3251, retainedNodes: !3254)
!3248 = !DISubroutineType(types: !3249)
!3249 = !{!3176, !3159, !3250}
!3250 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3128, file: !2, align: 8, elements: !25, identifier: "afc07754aefd1ed14b9bfa51d9839dc7")
!3251 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h567dfe998c48f717E", scope: !3159, file: !851, line: 825, type: !3248, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3252)
!3252 = !{!1156, !3168, !926, !3253}
!3253 = !DITemplateTypeParameter(name: "O", type: !3250)
!3254 = !{!3255, !3256, !3257, !3259}
!3255 = !DILocalVariable(name: "self", arg: 1, scope: !3247, file: !851, line: 825, type: !3159)
!3256 = !DILocalVariable(name: "op", arg: 2, scope: !3247, file: !851, line: 825, type: !3250)
!3257 = !DILocalVariable(name: "t", scope: !3258, file: !851, line: 827, type: !660, align: 8)
!3258 = distinct !DILexicalBlock(scope: !3247, file: !851, line: 827, column: 13)
!3259 = !DILocalVariable(name: "e", scope: !3260, file: !851, line: 828, type: !791, align: 1)
!3260 = distinct !DILexicalBlock(scope: !3247, file: !851, line: 828, column: 13)
!3261 = !DILocation(line: 825, column: 42, scope: !3247)
!3262 = !DILocation(line: 825, column: 48, scope: !3247)
!3263 = !DILocation(line: 827, column: 16, scope: !3258)
!3264 = !DILocation(line: 826, column: 15, scope: !3247)
!3265 = !DILocation(line: 826, column: 9, scope: !3247)
!3266 = !DILocation(line: 827, column: 16, scope: !3247)
!3267 = !DILocation(line: 827, column: 22, scope: !3258)
!3268 = !DILocation(line: 827, column: 26, scope: !3247)
!3269 = !DILocation(line: 828, column: 17, scope: !3247)
!3270 = !DILocation(line: 828, column: 17, scope: !3260)
!3271 = !DILocation(line: 828, column: 27, scope: !3260)
!3272 = !DILocation(line: 828, column: 23, scope: !3260)
!3273 = !DILocation(line: 828, column: 32, scope: !3247)
!3274 = !DILocation(line: 830, column: 5, scope: !3247)
!3275 = !DILocation(line: 830, column: 6, scope: !3247)
!3276 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6afdc309b50758fbE", scope: !3277, file: !851, line: 825, type: !3291, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3326, declaration: !3325, retainedNodes: !3329)
!3277 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3278, templateParams: !25, identifier: "863f23dcaa194ca72510878096d73e57")
!3278 = !{!3279}
!3279 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3277, file: !2, size: 128, align: 64, elements: !3280, templateParams: !25, identifier: "75aedf6bb8698fcf2c09a7c230472b33", discriminator: !3290)
!3280 = !{!3281, !3286}
!3281 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3279, file: !2, baseType: !3282, size: 128, align: 64, extraData: i64 0)
!3282 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3277, file: !2, size: 128, align: 64, elements: !3283, templateParams: !3285, identifier: "f0130f862cec49061df7183c769db950")
!3283 = !{!3284}
!3284 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3282, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3285 = !{!1156, !3104}
!3286 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3279, file: !2, baseType: !3287, size: 128, align: 64, extraData: i64 1)
!3287 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3277, file: !2, size: 128, align: 64, elements: !3288, templateParams: !3285, identifier: "7b62941e10dd11c6da3170426c7c4d5d")
!3288 = !{!3289}
!3289 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3287, file: !2, baseType: !3105, align: 8, offset: 64)
!3290 = !DIDerivedType(tag: DW_TAG_member, scope: !3277, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3291 = !DISubroutineType(types: !3292)
!3292 = !{!3293, !3277, !3321}
!3293 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3294, templateParams: !25, identifier: "1b758593f19ffa611ad828a6b13604f5")
!3294 = !{!3295}
!3295 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3293, file: !2, size: 128, align: 64, elements: !3296, templateParams: !25, identifier: "5de89325eb54580df7eb52a7a1b03bd", discriminator: !3320)
!3296 = !{!3297, !3316}
!3297 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3295, file: !2, baseType: !3298, size: 128, align: 64, extraData: i64 3)
!3298 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3293, file: !2, size: 128, align: 64, elements: !3299, templateParams: !3301, identifier: "4fcbb5a6b662cdc50663e3bc6305ea5")
!3299 = !{!3300}
!3300 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3298, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3301 = !{!1156, !3302}
!3302 = !DITemplateTypeParameter(name: "E", type: !3303)
!3303 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !322, file: !2, size: 128, align: 64, elements: !3304, templateParams: !25, identifier: "47f7a0ac840844742a8c5d578f4f093d")
!3304 = !{!3305}
!3305 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3303, file: !2, size: 128, align: 64, elements: !3306, templateParams: !25, identifier: "ee27b8c6da0def599fdd6a131226af3b", discriminator: !3315)
!3306 = !{!3307, !3309, !3311}
!3307 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3305, file: !2, baseType: !3308, size: 128, align: 64, extraData: i64 0)
!3308 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3303, file: !2, size: 128, align: 64, elements: !25, identifier: "3a3372e0ffafa7223c671d2e7c33fa5")
!3309 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3305, file: !2, baseType: !3310, size: 128, align: 64, extraData: i64 1)
!3310 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3303, file: !2, size: 128, align: 64, elements: !25, identifier: "e4f886b07031735b2be66eed7b3030cd")
!3311 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3305, file: !2, baseType: !3312, size: 128, align: 64, extraData: i64 2)
!3312 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3303, file: !2, size: 128, align: 64, elements: !3313, templateParams: !25, identifier: "b8eabc50bae78177a1cda14ecc0fb15a")
!3313 = !{!3314}
!3314 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3312, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!3315 = !DIDerivedType(tag: DW_TAG_member, scope: !3303, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3316 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3295, file: !2, baseType: !3317, size: 128, align: 64)
!3317 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3293, file: !2, size: 128, align: 64, elements: !3318, templateParams: !3301, identifier: "fedd32a92b217864207fa6d2b140d66c")
!3318 = !{!3319}
!3319 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3317, file: !2, baseType: !3303, size: 128, align: 64)
!3320 = !DIDerivedType(tag: DW_TAG_member, scope: !3293, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3321 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3322, file: !2, size: 64, align: 64, elements: !3323, templateParams: !25, identifier: "6a70709c624323831bb3a7535eea7d7d")
!3322 = !DINamespace(name: "translate_page", scope: !3192)
!3323 = !{!3324}
!3324 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3321, file: !2, baseType: !1261, size: 64, align: 64)
!3325 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6afdc309b50758fbE", scope: !3277, file: !851, line: 825, type: !3291, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3326)
!3326 = !{!1156, !3104, !3327, !3328}
!3327 = !DITemplateTypeParameter(name: "F", type: !3303)
!3328 = !DITemplateTypeParameter(name: "O", type: !3321)
!3329 = !{!3330, !3331, !3332, !3334}
!3330 = !DILocalVariable(name: "self", arg: 1, scope: !3276, file: !851, line: 825, type: !3277)
!3331 = !DILocalVariable(name: "op", arg: 2, scope: !3276, file: !851, line: 825, type: !3321)
!3332 = !DILocalVariable(name: "t", scope: !3333, file: !851, line: 827, type: !660, align: 8)
!3333 = distinct !DILexicalBlock(scope: !3276, file: !851, line: 827, column: 13)
!3334 = !DILocalVariable(name: "e", scope: !3335, file: !851, line: 828, type: !3105, align: 1)
!3335 = distinct !DILexicalBlock(scope: !3276, file: !851, line: 828, column: 13)
!3336 = !DILocation(line: 825, column: 42, scope: !3276)
!3337 = !DILocation(line: 825, column: 48, scope: !3276)
!3338 = !DILocation(line: 827, column: 16, scope: !3333)
!3339 = !DILocation(line: 828, column: 17, scope: !3335)
!3340 = !DILocation(line: 826, column: 15, scope: !3276)
!3341 = !DILocation(line: 826, column: 9, scope: !3276)
!3342 = !DILocation(line: 827, column: 16, scope: !3276)
!3343 = !DILocation(line: 827, column: 22, scope: !3333)
!3344 = !DILocation(line: 827, column: 26, scope: !3276)
!3345 = !DILocation(line: 828, column: 27, scope: !3335)
!3346 = !DILocation(line: 828, column: 23, scope: !3335)
!3347 = !DILocation(line: 828, column: 32, scope: !3276)
!3348 = !DILocation(line: 830, column: 5, scope: !3276)
!3349 = !DILocation(line: 830, column: 6, scope: !3276)
!3350 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8851c87d4af7a1c3E", scope: !3351, file: !851, line: 825, type: !3365, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3387, declaration: !3386, retainedNodes: !3389)
!3351 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3352, templateParams: !25, identifier: "abdc10a921ed59fad9a24ba7b142ec12")
!3352 = !{!3353}
!3353 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3351, file: !2, size: 128, align: 64, elements: !3354, templateParams: !25, identifier: "fef548f40afb8dbccb9c7f1df443c466", discriminator: !3364)
!3354 = !{!3355, !3360}
!3355 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3353, file: !2, baseType: !3356, size: 128, align: 64, extraData: i64 0)
!3356 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3351, file: !2, size: 128, align: 64, elements: !3357, templateParams: !3359, identifier: "812b058c7ad47cb26a6353d5c525cdf6")
!3357 = !{!3358}
!3358 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3356, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3359 = !{!1210, !3104}
!3360 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3353, file: !2, baseType: !3361, size: 128, align: 64, extraData: i64 1)
!3361 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3351, file: !2, size: 128, align: 64, elements: !3362, templateParams: !3359, identifier: "b27f82fa97a94f5766dc3127b8b980c3")
!3362 = !{!3363}
!3363 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3361, file: !2, baseType: !3105, align: 8, offset: 64)
!3364 = !DIDerivedType(tag: DW_TAG_member, scope: !3351, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3365 = !DISubroutineType(types: !3366)
!3366 = !{!3367, !3351, !3381}
!3367 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3368, templateParams: !25, identifier: "37c74b7b7b9281f886cebc8afd161b5a")
!3368 = !{!3369}
!3369 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3367, file: !2, size: 128, align: 64, elements: !3370, templateParams: !25, identifier: "c6bd8decf188b857e1f2d2457c928db1", discriminator: !3380)
!3370 = !{!3371, !3376}
!3371 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3369, file: !2, baseType: !3372, size: 128, align: 64, extraData: i64 3)
!3372 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3367, file: !2, size: 128, align: 64, elements: !3373, templateParams: !3375, identifier: "c9f349e0303587c475159c98bb913a5c")
!3373 = !{!3374}
!3374 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3372, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3375 = !{!1210, !876}
!3376 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3369, file: !2, baseType: !3377, size: 128, align: 64)
!3377 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3367, file: !2, size: 128, align: 64, elements: !3378, templateParams: !3375, identifier: "1cac6371f40381d1a3b6f2639a9c7cf3")
!3378 = !{!3379}
!3379 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3377, file: !2, baseType: !877, size: 128, align: 64)
!3380 = !DIDerivedType(tag: DW_TAG_member, scope: !3367, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3381 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3382, file: !2, size: 64, align: 64, elements: !3384, templateParams: !25, identifier: "dc2b5c474bc1fc28572b9cdcfc006c00")
!3382 = !DINamespace(name: "unmap", scope: !3383)
!3383 = !DINamespace(name: "{impl#2}", scope: !806)
!3384 = !{!3385}
!3385 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3381, file: !2, baseType: !3132, size: 64, align: 64)
!3386 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8851c87d4af7a1c3E", scope: !3351, file: !851, line: 825, type: !3365, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3387)
!3387 = !{!1210, !3104, !926, !3388}
!3388 = !DITemplateTypeParameter(name: "O", type: !3381)
!3389 = !{!3390, !3391, !3392, !3394}
!3390 = !DILocalVariable(name: "self", arg: 1, scope: !3350, file: !851, line: 825, type: !3351)
!3391 = !DILocalVariable(name: "op", arg: 2, scope: !3350, file: !851, line: 825, type: !3381)
!3392 = !DILocalVariable(name: "t", scope: !3393, file: !851, line: 827, type: !678, align: 8)
!3393 = distinct !DILexicalBlock(scope: !3350, file: !851, line: 827, column: 13)
!3394 = !DILocalVariable(name: "e", scope: !3395, file: !851, line: 828, type: !3105, align: 1)
!3395 = distinct !DILexicalBlock(scope: !3350, file: !851, line: 828, column: 13)
!3396 = !DILocation(line: 825, column: 42, scope: !3350)
!3397 = !DILocation(line: 825, column: 48, scope: !3350)
!3398 = !DILocation(line: 827, column: 16, scope: !3393)
!3399 = !DILocation(line: 828, column: 17, scope: !3395)
!3400 = !DILocation(line: 826, column: 15, scope: !3350)
!3401 = !DILocation(line: 826, column: 9, scope: !3350)
!3402 = !DILocation(line: 827, column: 16, scope: !3350)
!3403 = !DILocation(line: 827, column: 22, scope: !3393)
!3404 = !DILocation(line: 827, column: 26, scope: !3350)
!3405 = !DILocation(line: 828, column: 27, scope: !3395)
!3406 = !DILocation(line: 828, column: 23, scope: !3395)
!3407 = !DILocation(line: 828, column: 32, scope: !3350)
!3408 = !DILocation(line: 830, column: 5, scope: !3350)
!3409 = !DILocation(line: 830, column: 6, scope: !3350)
!3410 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab4d4fc0d1d59391E", scope: !3351, file: !851, line: 825, type: !3411, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3432, declaration: !3431, retainedNodes: !3434)
!3411 = !DISubroutineType(types: !3412)
!3412 = !{!3413, !3351, !3427}
!3413 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3414, templateParams: !25, identifier: "a0c501db137f4a91e28ce5bf0142c6b2")
!3414 = !{!3415}
!3415 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3413, file: !2, size: 128, align: 64, elements: !3416, templateParams: !25, identifier: "70576e87f0c8525781382b2172aa069", discriminator: !3426)
!3416 = !{!3417, !3422}
!3417 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3415, file: !2, baseType: !3418, size: 128, align: 64, extraData: i64 3)
!3418 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3413, file: !2, size: 128, align: 64, elements: !3419, templateParams: !3421, identifier: "1576a38dbdda3f3e46adad24c47bbdfd")
!3419 = !{!3420}
!3420 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3418, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3421 = !{!1210, !3302}
!3422 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3415, file: !2, baseType: !3423, size: 128, align: 64)
!3423 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3413, file: !2, size: 128, align: 64, elements: !3424, templateParams: !3421, identifier: "787c26d35674bfd1692dafa4625d098b")
!3424 = !{!3425}
!3425 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3423, file: !2, baseType: !3303, size: 128, align: 64)
!3426 = !DIDerivedType(tag: DW_TAG_member, scope: !3413, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3427 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3428, file: !2, size: 64, align: 64, elements: !3429, templateParams: !25, identifier: "ad4c83795dfd3782d66a28b3bba07247")
!3428 = !DINamespace(name: "translate_page", scope: !3383)
!3429 = !{!3430}
!3430 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3427, file: !2, baseType: !1261, size: 64, align: 64)
!3431 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab4d4fc0d1d59391E", scope: !3351, file: !851, line: 825, type: !3411, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3432)
!3432 = !{!1210, !3104, !3327, !3433}
!3433 = !DITemplateTypeParameter(name: "O", type: !3427)
!3434 = !{!3435, !3436, !3437, !3439}
!3435 = !DILocalVariable(name: "self", arg: 1, scope: !3410, file: !851, line: 825, type: !3351)
!3436 = !DILocalVariable(name: "op", arg: 2, scope: !3410, file: !851, line: 825, type: !3427)
!3437 = !DILocalVariable(name: "t", scope: !3438, file: !851, line: 827, type: !678, align: 8)
!3438 = distinct !DILexicalBlock(scope: !3410, file: !851, line: 827, column: 13)
!3439 = !DILocalVariable(name: "e", scope: !3440, file: !851, line: 828, type: !3105, align: 1)
!3440 = distinct !DILexicalBlock(scope: !3410, file: !851, line: 828, column: 13)
!3441 = !DILocation(line: 825, column: 42, scope: !3410)
!3442 = !DILocation(line: 825, column: 48, scope: !3410)
!3443 = !DILocation(line: 827, column: 16, scope: !3438)
!3444 = !DILocation(line: 828, column: 17, scope: !3440)
!3445 = !DILocation(line: 826, column: 15, scope: !3410)
!3446 = !DILocation(line: 826, column: 9, scope: !3410)
!3447 = !DILocation(line: 827, column: 16, scope: !3410)
!3448 = !DILocation(line: 827, column: 22, scope: !3438)
!3449 = !DILocation(line: 827, column: 26, scope: !3410)
!3450 = !DILocation(line: 828, column: 27, scope: !3440)
!3451 = !DILocation(line: 828, column: 23, scope: !3440)
!3452 = !DILocation(line: 828, column: 32, scope: !3410)
!3453 = !DILocation(line: 830, column: 5, scope: !3410)
!3454 = !DILocation(line: 830, column: 6, scope: !3410)
!3455 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb3061954090d6c3eE", scope: !3095, file: !851, line: 825, type: !3456, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3477, declaration: !3476, retainedNodes: !3479)
!3456 = !DISubroutineType(types: !3457)
!3457 = !{!3458, !3095, !3472}
!3458 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3459, templateParams: !25, identifier: "e519576b25bb45df371605984ccd54a")
!3459 = !{!3460}
!3460 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3458, file: !2, size: 128, align: 64, elements: !3461, templateParams: !25, identifier: "e2a4e1e4eb7f07b288b9141a3d08ef3b", discriminator: !3471)
!3461 = !{!3462, !3467}
!3462 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3460, file: !2, baseType: !3463, size: 128, align: 64, extraData: i64 3)
!3463 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3458, file: !2, size: 128, align: 64, elements: !3464, templateParams: !3466, identifier: "3f96336cae6097521977cebdf64b070")
!3464 = !{!3465}
!3465 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3463, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3466 = !{!1280, !3302}
!3467 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3460, file: !2, baseType: !3468, size: 128, align: 64)
!3468 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3458, file: !2, size: 128, align: 64, elements: !3469, templateParams: !3466, identifier: "41fbbc5e22a729909148d647c1a9a4bd")
!3469 = !{!3470}
!3470 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3468, file: !2, baseType: !3303, size: 128, align: 64)
!3471 = !DIDerivedType(tag: DW_TAG_member, scope: !3458, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3472 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3473, file: !2, size: 64, align: 64, elements: !3474, templateParams: !25, identifier: "eb72c1f1e7c004735f7712f19a84bc8c")
!3473 = !DINamespace(name: "translate_page", scope: !3129)
!3474 = !{!3475}
!3475 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3472, file: !2, baseType: !1261, size: 64, align: 64)
!3476 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb3061954090d6c3eE", scope: !3095, file: !851, line: 825, type: !3456, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3477)
!3477 = !{!1280, !3104, !3327, !3478}
!3478 = !DITemplateTypeParameter(name: "O", type: !3472)
!3479 = !{!3480, !3481, !3482, !3484}
!3480 = !DILocalVariable(name: "self", arg: 1, scope: !3455, file: !851, line: 825, type: !3095)
!3481 = !DILocalVariable(name: "op", arg: 2, scope: !3455, file: !851, line: 825, type: !3472)
!3482 = !DILocalVariable(name: "t", scope: !3483, file: !851, line: 827, type: !694, align: 8)
!3483 = distinct !DILexicalBlock(scope: !3455, file: !851, line: 827, column: 13)
!3484 = !DILocalVariable(name: "e", scope: !3485, file: !851, line: 828, type: !3105, align: 1)
!3485 = distinct !DILexicalBlock(scope: !3455, file: !851, line: 828, column: 13)
!3486 = !DILocation(line: 825, column: 42, scope: !3455)
!3487 = !DILocation(line: 825, column: 48, scope: !3455)
!3488 = !DILocation(line: 827, column: 16, scope: !3483)
!3489 = !DILocation(line: 828, column: 17, scope: !3485)
!3490 = !DILocation(line: 826, column: 15, scope: !3455)
!3491 = !DILocation(line: 826, column: 9, scope: !3455)
!3492 = !DILocation(line: 827, column: 16, scope: !3455)
!3493 = !DILocation(line: 827, column: 22, scope: !3483)
!3494 = !DILocation(line: 827, column: 26, scope: !3455)
!3495 = !DILocation(line: 828, column: 27, scope: !3485)
!3496 = !DILocation(line: 828, column: 23, scope: !3485)
!3497 = !DILocation(line: 828, column: 32, scope: !3455)
!3498 = !DILocation(line: 830, column: 5, scope: !3455)
!3499 = !DILocation(line: 830, column: 6, scope: !3455)
!3500 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb8d1042f11bca69cE", scope: !3159, file: !851, line: 825, type: !3501, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3505, declaration: !3504, retainedNodes: !3507)
!3501 = !DISubroutineType(types: !3502)
!3502 = !{!3176, !3159, !3503}
!3503 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3382, file: !2, align: 8, elements: !25, identifier: "be126b671b36cbc27a021af389f3f892")
!3504 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb8d1042f11bca69cE", scope: !3159, file: !851, line: 825, type: !3501, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3505)
!3505 = !{!1156, !3168, !926, !3506}
!3506 = !DITemplateTypeParameter(name: "O", type: !3503)
!3507 = !{!3508, !3509, !3510, !3512}
!3508 = !DILocalVariable(name: "self", arg: 1, scope: !3500, file: !851, line: 825, type: !3159)
!3509 = !DILocalVariable(name: "op", arg: 2, scope: !3500, file: !851, line: 825, type: !3503)
!3510 = !DILocalVariable(name: "t", scope: !3511, file: !851, line: 827, type: !660, align: 8)
!3511 = distinct !DILexicalBlock(scope: !3500, file: !851, line: 827, column: 13)
!3512 = !DILocalVariable(name: "e", scope: !3513, file: !851, line: 828, type: !791, align: 1)
!3513 = distinct !DILexicalBlock(scope: !3500, file: !851, line: 828, column: 13)
!3514 = !DILocation(line: 825, column: 42, scope: !3500)
!3515 = !DILocation(line: 825, column: 48, scope: !3500)
!3516 = !DILocation(line: 827, column: 16, scope: !3511)
!3517 = !DILocation(line: 826, column: 15, scope: !3500)
!3518 = !DILocation(line: 826, column: 9, scope: !3500)
!3519 = !DILocation(line: 827, column: 16, scope: !3500)
!3520 = !DILocation(line: 827, column: 22, scope: !3511)
!3521 = !DILocation(line: 827, column: 26, scope: !3500)
!3522 = !DILocation(line: 828, column: 17, scope: !3500)
!3523 = !DILocation(line: 828, column: 17, scope: !3513)
!3524 = !DILocation(line: 828, column: 27, scope: !3513)
!3525 = !DILocation(line: 828, column: 23, scope: !3513)
!3526 = !DILocation(line: 828, column: 32, scope: !3500)
!3527 = !DILocation(line: 830, column: 5, scope: !3500)
!3528 = !DILocation(line: 830, column: 6, scope: !3500)
!3529 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc0197318c7e91979E", scope: !3159, file: !851, line: 825, type: !3530, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3534, declaration: !3533, retainedNodes: !3536)
!3530 = !DISubroutineType(types: !3531)
!3531 = !{!3176, !3159, !3532}
!3532 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3191, file: !2, align: 8, elements: !25, identifier: "e1a20998c4b14d9e91e81d41e819b2a6")
!3533 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc0197318c7e91979E", scope: !3159, file: !851, line: 825, type: !3530, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3534)
!3534 = !{!1156, !3168, !926, !3535}
!3535 = !DITemplateTypeParameter(name: "O", type: !3532)
!3536 = !{!3537, !3538, !3539, !3541}
!3537 = !DILocalVariable(name: "self", arg: 1, scope: !3529, file: !851, line: 825, type: !3159)
!3538 = !DILocalVariable(name: "op", arg: 2, scope: !3529, file: !851, line: 825, type: !3532)
!3539 = !DILocalVariable(name: "t", scope: !3540, file: !851, line: 827, type: !660, align: 8)
!3540 = distinct !DILexicalBlock(scope: !3529, file: !851, line: 827, column: 13)
!3541 = !DILocalVariable(name: "e", scope: !3542, file: !851, line: 828, type: !791, align: 1)
!3542 = distinct !DILexicalBlock(scope: !3529, file: !851, line: 828, column: 13)
!3543 = !DILocation(line: 825, column: 42, scope: !3529)
!3544 = !DILocation(line: 825, column: 48, scope: !3529)
!3545 = !DILocation(line: 827, column: 16, scope: !3540)
!3546 = !DILocation(line: 826, column: 15, scope: !3529)
!3547 = !DILocation(line: 826, column: 9, scope: !3529)
!3548 = !DILocation(line: 827, column: 16, scope: !3529)
!3549 = !DILocation(line: 827, column: 22, scope: !3540)
!3550 = !DILocation(line: 827, column: 26, scope: !3529)
!3551 = !DILocation(line: 828, column: 17, scope: !3529)
!3552 = !DILocation(line: 828, column: 17, scope: !3542)
!3553 = !DILocation(line: 828, column: 27, scope: !3542)
!3554 = !DILocation(line: 828, column: 23, scope: !3542)
!3555 = !DILocation(line: 828, column: 32, scope: !3529)
!3556 = !DILocation(line: 830, column: 5, scope: !3529)
!3557 = !DILocation(line: 830, column: 6, scope: !3529)
!3558 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17heb0e2a5824a691d3E", scope: !3159, file: !851, line: 825, type: !3559, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3563, declaration: !3562, retainedNodes: !3565)
!3559 = !DISubroutineType(types: !3560)
!3560 = !{!3176, !3159, !3561}
!3561 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3382, file: !2, align: 8, elements: !25, identifier: "e158dc659484695f3d64d64487b8ec05")
!3562 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17heb0e2a5824a691d3E", scope: !3159, file: !851, line: 825, type: !3559, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3563)
!3563 = !{!1156, !3168, !926, !3564}
!3564 = !DITemplateTypeParameter(name: "O", type: !3561)
!3565 = !{!3566, !3567, !3568, !3570}
!3566 = !DILocalVariable(name: "self", arg: 1, scope: !3558, file: !851, line: 825, type: !3159)
!3567 = !DILocalVariable(name: "op", arg: 2, scope: !3558, file: !851, line: 825, type: !3561)
!3568 = !DILocalVariable(name: "t", scope: !3569, file: !851, line: 827, type: !660, align: 8)
!3569 = distinct !DILexicalBlock(scope: !3558, file: !851, line: 827, column: 13)
!3570 = !DILocalVariable(name: "e", scope: !3571, file: !851, line: 828, type: !791, align: 1)
!3571 = distinct !DILexicalBlock(scope: !3558, file: !851, line: 828, column: 13)
!3572 = !DILocation(line: 825, column: 42, scope: !3558)
!3573 = !DILocation(line: 825, column: 48, scope: !3558)
!3574 = !DILocation(line: 827, column: 16, scope: !3569)
!3575 = !DILocation(line: 826, column: 15, scope: !3558)
!3576 = !DILocation(line: 826, column: 9, scope: !3558)
!3577 = !DILocation(line: 827, column: 16, scope: !3558)
!3578 = !DILocation(line: 827, column: 22, scope: !3569)
!3579 = !DILocation(line: 827, column: 26, scope: !3558)
!3580 = !DILocation(line: 828, column: 17, scope: !3558)
!3581 = !DILocation(line: 828, column: 17, scope: !3571)
!3582 = !DILocation(line: 828, column: 27, scope: !3571)
!3583 = !DILocation(line: 828, column: 23, scope: !3571)
!3584 = !DILocation(line: 828, column: 32, scope: !3558)
!3585 = !DILocation(line: 830, column: 5, scope: !3558)
!3586 = !DILocation(line: 830, column: 6, scope: !3558)
!3587 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfafec5b87987ed32E", scope: !3159, file: !851, line: 825, type: !3588, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3592, declaration: !3591, retainedNodes: !3594)
!3588 = !DISubroutineType(types: !3589)
!3589 = !{!3176, !3159, !3590}
!3590 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3191, file: !2, align: 8, elements: !25, identifier: "da613446386c07e6a68edea1791ea15e")
!3591 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfafec5b87987ed32E", scope: !3159, file: !851, line: 825, type: !3588, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3592)
!3592 = !{!1156, !3168, !926, !3593}
!3593 = !DITemplateTypeParameter(name: "O", type: !3590)
!3594 = !{!3595, !3596, !3597, !3599}
!3595 = !DILocalVariable(name: "self", arg: 1, scope: !3587, file: !851, line: 825, type: !3159)
!3596 = !DILocalVariable(name: "op", arg: 2, scope: !3587, file: !851, line: 825, type: !3590)
!3597 = !DILocalVariable(name: "t", scope: !3598, file: !851, line: 827, type: !660, align: 8)
!3598 = distinct !DILexicalBlock(scope: !3587, file: !851, line: 827, column: 13)
!3599 = !DILocalVariable(name: "e", scope: !3600, file: !851, line: 828, type: !791, align: 1)
!3600 = distinct !DILexicalBlock(scope: !3587, file: !851, line: 828, column: 13)
!3601 = !DILocation(line: 825, column: 42, scope: !3587)
!3602 = !DILocation(line: 825, column: 48, scope: !3587)
!3603 = !DILocation(line: 827, column: 16, scope: !3598)
!3604 = !DILocation(line: 826, column: 15, scope: !3587)
!3605 = !DILocation(line: 826, column: 9, scope: !3587)
!3606 = !DILocation(line: 827, column: 16, scope: !3587)
!3607 = !DILocation(line: 827, column: 22, scope: !3598)
!3608 = !DILocation(line: 827, column: 26, scope: !3587)
!3609 = !DILocation(line: 828, column: 17, scope: !3587)
!3610 = !DILocation(line: 828, column: 17, scope: !3600)
!3611 = !DILocation(line: 828, column: 27, scope: !3600)
!3612 = !DILocation(line: 828, column: 23, scope: !3600)
!3613 = !DILocation(line: 828, column: 32, scope: !3587)
!3614 = !DILocation(line: 830, column: 5, scope: !3587)
!3615 = !DILocation(line: 830, column: 6, scope: !3587)
!3616 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h76888ce1ae928a8cE", scope: !3618, file: !3617, line: 221, type: !3621, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !3637)
!3617 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "414fe946a4d28dee13e1a0c8731be3b8")
!3618 = !DINamespace(name: "{impl#21}", scope: !3619)
!3619 = !DINamespace(name: "ptr_try_from_impls", scope: !3620)
!3620 = !DINamespace(name: "num", scope: !904)
!3621 = !DISubroutineType(types: !3622)
!3622 = !{!3623, !49}
!3623 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !189, file: !2, size: 128, align: 64, elements: !3624, templateParams: !25, identifier: "5c11b0ca255e8095339a8184068545bc")
!3624 = !{!3625}
!3625 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3623, file: !2, size: 128, align: 64, elements: !3626, templateParams: !25, identifier: "9a7e1acefd88b18d2ebe85095fa9e269", discriminator: !3636)
!3626 = !{!3627, !3632}
!3627 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3625, file: !2, baseType: !3628, size: 128, align: 64, extraData: i64 0)
!3628 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3623, file: !2, size: 128, align: 64, elements: !3629, templateParams: !3631, identifier: "9fe21438f0d0ab84451308e7691bccdc")
!3629 = !{!3630}
!3630 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3628, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3631 = !{!220, !3031}
!3632 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3625, file: !2, baseType: !3633, size: 128, align: 64, extraData: i64 1)
!3633 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3623, file: !2, size: 128, align: 64, elements: !3634, templateParams: !3631, identifier: "bd7e57e70ea6bf2aa626a834f1264f8f")
!3634 = !{!3635}
!3635 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3633, file: !2, baseType: !3032, align: 8, offset: 64)
!3636 = !DIDerivedType(tag: DW_TAG_member, scope: !3623, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3637 = !{!3638}
!3638 = !DILocalVariable(name: "value", arg: 1, scope: !3616, file: !3617, line: 221, type: !49)
!3639 = !DILocation(line: 221, column: 25, scope: !3616)
!3640 = !DILocation(line: 222, column: 17, scope: !3616)
!3641 = !DILocation(line: 223, column: 14, scope: !3616)
!3642 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c39cd3f814950b0E", scope: !3643, file: !3617, line: 221, type: !3644, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !3646)
!3643 = !DINamespace(name: "{impl#3}", scope: !3619)
!3644 = !DISubroutineType(types: !3645)
!3645 = !{!3022, !9}
!3646 = !{!3647}
!3647 = !DILocalVariable(name: "value", arg: 1, scope: !3642, file: !3617, line: 221, type: !9)
!3648 = !DILocation(line: 221, column: 25, scope: !3642)
!3649 = !DILocation(line: 222, column: 17, scope: !3642)
!3650 = !DILocation(line: 223, column: 14, scope: !3642)
!3651 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he26808cadd0e0fb1E", scope: !3652, file: !1033, line: 2272, type: !3653, scopeLine: 2272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3658, retainedNodes: !3655)
!3652 = !DINamespace(name: "{impl#54}", scope: !108)
!3653 = !DISubroutineType(types: !3654)
!3654 = !{!188, !585, !206}
!3655 = !{!3656, !3657}
!3656 = !DILocalVariable(name: "self", arg: 1, scope: !3651, file: !1033, line: 2272, type: !585)
!3657 = !DILocalVariable(name: "f", arg: 2, scope: !3651, file: !1033, line: 2272, type: !206)
!3658 = !{!3659}
!3659 = !DITemplateTypeParameter(name: "T", type: !587)
!3660 = !DILocation(line: 2272, column: 20, scope: !3651)
!3661 = !DILocation(line: 2272, column: 27, scope: !3651)
!3662 = !DILocation(line: 2272, column: 71, scope: !3651)
!3663 = !{i64 4096}
!3664 = !DILocation(line: 2272, column: 62, scope: !3651)
!3665 = !DILocation(line: 2272, column: 84, scope: !3651)
!3666 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h12c40e0323c1ea79E", scope: !3667, file: !933, line: 716, type: !3668, scopeLine: 716, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3672, retainedNodes: !3670)
!3667 = !DINamespace(name: "{impl#3}", scope: !904)
!3668 = !DISubroutineType(types: !3669)
!3669 = !{!49, !49}
!3670 = !{!3671}
!3671 = !DILocalVariable(name: "self", arg: 1, scope: !3666, file: !933, line: 716, type: !49)
!3672 = !{!1079, !3673}
!3673 = !DITemplateTypeParameter(name: "U", type: !49)
!3674 = !DILocation(line: 716, column: 13, scope: !3666)
!3675 = !DILocalVariable(name: "t", arg: 1, scope: !3676, file: !933, line: 726, type: !49)
!3676 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17he848c76d537eb5b5E", scope: !934, file: !933, line: 726, type: !3668, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !3677)
!3677 = !{!3675}
!3678 = !DILocation(line: 726, column: 13, scope: !3676, inlinedAt: !3679)
!3679 = distinct !DILocation(line: 717, column: 9, scope: !3666)
!3680 = !DILocation(line: 718, column: 6, scope: !3666)
!3681 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3540659dcbabdd90E", scope: !3683, file: !3682, line: 281, type: !3687, scopeLine: 281, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3691, retainedNodes: !3689)
!3682 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "9a5f35eb44040bca17e398efcedefd6e")
!3683 = !DINamespace(name: "{impl#0}", scope: !3684)
!3684 = !DINamespace(name: "collect", scope: !3685)
!3685 = !DINamespace(name: "traits", scope: !3686)
!3686 = !DINamespace(name: "iter", scope: !33)
!3687 = !DISubroutineType(types: !3688)
!3688 = !{!1649, !1649}
!3689 = !{!3690}
!3690 = !DILocalVariable(name: "self", arg: 1, scope: !3681, file: !3682, line: 281, type: !1649)
!3691 = !{!1664}
!3692 = !DILocation(line: 281, column: 18, scope: !3681)
!3693 = !DILocation(line: 283, column: 6, scope: !3681)
!3694 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8dac6fa31d2a5fe7E", scope: !3683, file: !3682, line: 281, type: !3695, scopeLine: 281, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3699, retainedNodes: !3697)
!3695 = !DISubroutineType(types: !3696)
!3696 = !{!1721, !1721}
!3697 = !{!3698}
!3698 = !DILocalVariable(name: "self", arg: 1, scope: !3694, file: !3682, line: 281, type: !1721)
!3699 = !{!1736}
!3700 = !DILocation(line: 281, column: 18, scope: !3694)
!3701 = !DILocation(line: 283, column: 6, scope: !3694)
!3702 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha92bd84aea10bf93E", scope: !3683, file: !3682, line: 281, type: !3703, scopeLine: 281, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3707, retainedNodes: !3705)
!3703 = !DISubroutineType(types: !3704)
!3704 = !{!1609, !1609}
!3705 = !{!3706}
!3706 = !DILocalVariable(name: "self", arg: 1, scope: !3702, file: !3682, line: 281, type: !1609)
!3707 = !{!1628}
!3708 = !DILocation(line: 281, column: 18, scope: !3702)
!3709 = !DILocation(line: 283, column: 6, scope: !3702)
!3710 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hc6ada968537cf5a3E", scope: !3683, file: !3682, line: 281, type: !3711, scopeLine: 281, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3715, retainedNodes: !3713)
!3711 = !DISubroutineType(types: !3712)
!3712 = !{!1685, !1685}
!3713 = !{!3714}
!3714 = !DILocalVariable(name: "self", arg: 1, scope: !3710, file: !3682, line: 281, type: !1685)
!3715 = !{!1700}
!3716 = !DILocation(line: 281, column: 18, scope: !3710)
!3717 = !DILocation(line: 283, column: 6, scope: !3710)
!3718 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h096ee02043663fa3E", scope: !3719, file: !851, line: 1947, type: !3720, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3184, retainedNodes: !3739)
!3719 = !DINamespace(name: "{impl#26}", scope: !189)
!3720 = !DISubroutineType(types: !3721)
!3721 = !{!3722, !3176}
!3722 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3723, file: !2, size: 128, align: 64, elements: !3724, templateParams: !25, identifier: "b3df287e0001b7338a470491b1f897c9")
!3723 = !DINamespace(name: "control_flow", scope: !1306)
!3724 = !{!3725}
!3725 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3722, file: !2, size: 128, align: 64, elements: !3726, templateParams: !25, identifier: "46bac09ae2cc31555e56878270d5ac5c", discriminator: !3738)
!3726 = !{!3727, !3734}
!3727 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3725, file: !2, baseType: !3728, size: 128, align: 64, extraData: i64 3)
!3728 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3722, file: !2, size: 128, align: 64, elements: !3729, templateParams: !3731, identifier: "3b4b47c3ee605204b2a880eedf0883de")
!3729 = !{!3730}
!3730 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3728, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3731 = !{!3732, !3733}
!3732 = !DITemplateTypeParameter(name: "B", type: !895)
!3733 = !DITemplateTypeParameter(name: "C", type: !660)
!3734 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3725, file: !2, baseType: !3735, size: 128, align: 64)
!3735 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3722, file: !2, size: 128, align: 64, elements: !3736, templateParams: !3731, identifier: "af1f5054de1faade8703fa316f210614")
!3736 = !{!3737}
!3737 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3735, file: !2, baseType: !895, size: 128, align: 64)
!3738 = !DIDerivedType(tag: DW_TAG_member, scope: !3722, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3739 = !{!3740, !3741, !3743}
!3740 = !DILocalVariable(name: "self", arg: 1, scope: !3718, file: !851, line: 1947, type: !3176)
!3741 = !DILocalVariable(name: "v", scope: !3742, file: !851, line: 1949, type: !660, align: 8)
!3742 = distinct !DILexicalBlock(scope: !3718, file: !851, line: 1949, column: 13)
!3743 = !DILocalVariable(name: "e", scope: !3744, file: !851, line: 1950, type: !877, align: 8)
!3744 = distinct !DILexicalBlock(scope: !3718, file: !851, line: 1950, column: 13)
!3745 = !DILocation(line: 1947, column: 15, scope: !3718)
!3746 = !DILocation(line: 1949, column: 16, scope: !3742)
!3747 = !DILocation(line: 1948, column: 15, scope: !3718)
!3748 = !{i64 0, i64 4}
!3749 = !DILocation(line: 1948, column: 9, scope: !3718)
!3750 = !DILocation(line: 1949, column: 16, scope: !3718)
!3751 = !DILocation(line: 1949, column: 22, scope: !3742)
!3752 = !DILocation(line: 1949, column: 45, scope: !3718)
!3753 = !DILocation(line: 1950, column: 17, scope: !3718)
!3754 = !DILocation(line: 1950, column: 17, scope: !3744)
!3755 = !DILocation(line: 1950, column: 42, scope: !3744)
!3756 = !DILocation(line: 1950, column: 23, scope: !3744)
!3757 = !DILocation(line: 1950, column: 48, scope: !3718)
!3758 = !DILocation(line: 1952, column: 6, scope: !3718)
!3759 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h1d7fb60b497dfd04E", scope: !3719, file: !851, line: 1947, type: !3760, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3375, retainedNodes: !3777)
!3760 = !DISubroutineType(types: !3761)
!3761 = !{!3762, !3367}
!3762 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3723, file: !2, size: 128, align: 64, elements: !3763, templateParams: !25, identifier: "a6af0cedb13d36748fe5b3a174bcd4a4")
!3763 = !{!3764}
!3764 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3762, file: !2, size: 128, align: 64, elements: !3765, templateParams: !25, identifier: "64584eccc19c0e8fc01c339bdcedc626", discriminator: !3776)
!3765 = !{!3766, !3772}
!3766 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3764, file: !2, baseType: !3767, size: 128, align: 64, extraData: i64 3)
!3767 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3762, file: !2, size: 128, align: 64, elements: !3768, templateParams: !3770, identifier: "5e835f5ee43b4d1eff2df9279af85804")
!3768 = !{!3769}
!3769 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3767, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3770 = !{!3732, !3771}
!3771 = !DITemplateTypeParameter(name: "C", type: !678)
!3772 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3764, file: !2, baseType: !3773, size: 128, align: 64)
!3773 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3762, file: !2, size: 128, align: 64, elements: !3774, templateParams: !3770, identifier: "97190d1f6c305349dc8ffeded31edd75")
!3774 = !{!3775}
!3775 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3773, file: !2, baseType: !895, size: 128, align: 64)
!3776 = !DIDerivedType(tag: DW_TAG_member, scope: !3762, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3777 = !{!3778, !3779, !3781}
!3778 = !DILocalVariable(name: "self", arg: 1, scope: !3759, file: !851, line: 1947, type: !3367)
!3779 = !DILocalVariable(name: "v", scope: !3780, file: !851, line: 1949, type: !678, align: 8)
!3780 = distinct !DILexicalBlock(scope: !3759, file: !851, line: 1949, column: 13)
!3781 = !DILocalVariable(name: "e", scope: !3782, file: !851, line: 1950, type: !877, align: 8)
!3782 = distinct !DILexicalBlock(scope: !3759, file: !851, line: 1950, column: 13)
!3783 = !DILocation(line: 1947, column: 15, scope: !3759)
!3784 = !DILocation(line: 1949, column: 16, scope: !3780)
!3785 = !DILocation(line: 1948, column: 15, scope: !3759)
!3786 = !DILocation(line: 1948, column: 9, scope: !3759)
!3787 = !DILocation(line: 1949, column: 16, scope: !3759)
!3788 = !DILocation(line: 1949, column: 22, scope: !3780)
!3789 = !DILocation(line: 1949, column: 45, scope: !3759)
!3790 = !DILocation(line: 1950, column: 17, scope: !3759)
!3791 = !DILocation(line: 1950, column: 17, scope: !3782)
!3792 = !DILocation(line: 1950, column: 42, scope: !3782)
!3793 = !DILocation(line: 1950, column: 23, scope: !3782)
!3794 = !DILocation(line: 1950, column: 48, scope: !3759)
!3795 = !DILocation(line: 1952, column: 6, scope: !3759)
!3796 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf9d7184f3c36c36dE", scope: !3719, file: !851, line: 1947, type: !3797, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3121, retainedNodes: !3814)
!3797 = !DISubroutineType(types: !3798)
!3798 = !{!3799, !3113}
!3799 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3723, file: !2, size: 128, align: 64, elements: !3800, templateParams: !25, identifier: "a50301bbb697bc6ad5a4919fbfdfaa21")
!3800 = !{!3801}
!3801 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3799, file: !2, size: 128, align: 64, elements: !3802, templateParams: !25, identifier: "3a838d97ec52cc4d3d53df56264b3e68", discriminator: !3813)
!3802 = !{!3803, !3809}
!3803 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3801, file: !2, baseType: !3804, size: 128, align: 64, extraData: i64 3)
!3804 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3799, file: !2, size: 128, align: 64, elements: !3805, templateParams: !3807, identifier: "f17ae1de632db3bb7415fb943ab514b1")
!3805 = !{!3806}
!3806 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3804, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3807 = !{!3732, !3808}
!3808 = !DITemplateTypeParameter(name: "C", type: !694)
!3809 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3801, file: !2, baseType: !3810, size: 128, align: 64)
!3810 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3799, file: !2, size: 128, align: 64, elements: !3811, templateParams: !3807, identifier: "99bf3145ab07c30dd0e72fb730a6b92")
!3811 = !{!3812}
!3812 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3810, file: !2, baseType: !895, size: 128, align: 64)
!3813 = !DIDerivedType(tag: DW_TAG_member, scope: !3799, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3814 = !{!3815, !3816, !3818}
!3815 = !DILocalVariable(name: "self", arg: 1, scope: !3796, file: !851, line: 1947, type: !3113)
!3816 = !DILocalVariable(name: "v", scope: !3817, file: !851, line: 1949, type: !694, align: 8)
!3817 = distinct !DILexicalBlock(scope: !3796, file: !851, line: 1949, column: 13)
!3818 = !DILocalVariable(name: "e", scope: !3819, file: !851, line: 1950, type: !877, align: 8)
!3819 = distinct !DILexicalBlock(scope: !3796, file: !851, line: 1950, column: 13)
!3820 = !DILocation(line: 1947, column: 15, scope: !3796)
!3821 = !DILocation(line: 1949, column: 16, scope: !3817)
!3822 = !DILocation(line: 1948, column: 15, scope: !3796)
!3823 = !DILocation(line: 1948, column: 9, scope: !3796)
!3824 = !DILocation(line: 1949, column: 16, scope: !3796)
!3825 = !DILocation(line: 1949, column: 22, scope: !3817)
!3826 = !DILocation(line: 1949, column: 45, scope: !3796)
!3827 = !DILocation(line: 1950, column: 17, scope: !3796)
!3828 = !DILocation(line: 1950, column: 17, scope: !3819)
!3829 = !DILocation(line: 1950, column: 42, scope: !3819)
!3830 = !DILocation(line: 1950, column: 23, scope: !3819)
!3831 = !DILocation(line: 1950, column: 48, scope: !3796)
!3832 = !DILocation(line: 1952, column: 6, scope: !3796)
!3833 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2413046ac9812486E", scope: !3834, file: !2944, line: 2433, type: !3835, scopeLine: 2433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !3859)
!3834 = !DINamespace(name: "{impl#41}", scope: !124)
!3835 = !DISubroutineType(types: !3836)
!3836 = !{!3837, !3848}
!3837 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !3838, templateParams: !25, identifier: "d1f9b523a4fbd8e7aca23f521af5b07")
!3838 = !{!3839}
!3839 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3837, file: !2, size: 128, align: 64, elements: !3840, templateParams: !25, identifier: "a57f15c5a3260dc163b91f77903db954", discriminator: !3847)
!3840 = !{!3841, !3843}
!3841 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3839, file: !2, baseType: !3842, size: 128, align: 64, extraData: i64 0)
!3842 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3837, file: !2, size: 128, align: 64, elements: !25, templateParams: !1098, identifier: "91072806dfa24d8312a6ce232919318d")
!3843 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3839, file: !2, baseType: !3844, size: 128, align: 64, extraData: i64 1)
!3844 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3837, file: !2, size: 128, align: 64, elements: !3845, templateParams: !1098, identifier: "1d9dd7e88c0012c4aa23c3f65ca70096")
!3845 = !{!3846}
!3846 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3844, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!3847 = !DIDerivedType(tag: DW_TAG_member, scope: !3837, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3848 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !3849, templateParams: !25, identifier: "fac9625c47ff0871dc0ea8145d78ec7a")
!3849 = !{!3850}
!3850 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3848, file: !2, align: 8, elements: !3851, templateParams: !25, identifier: "1568f12d66bb00fca76f26673dc27022")
!3851 = !{!3852, !3855}
!3852 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3850, file: !2, baseType: !3853, align: 8)
!3853 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3848, file: !2, align: 8, elements: !25, templateParams: !3854, identifier: "80a720d7568830dd9cccea373c4306af")
!3854 = !{!908}
!3855 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3850, file: !2, baseType: !3856, align: 8)
!3856 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3848, file: !2, align: 8, elements: !3857, templateParams: !3854, identifier: "3fe2c24367897cb8f8457d8330777b2f")
!3857 = !{!3858}
!3858 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3856, file: !2, baseType: !903, align: 8)
!3859 = !{!3860, !3861}
!3860 = !DILocalVariable(name: "residual", scope: !3833, file: !2944, line: 2433, type: !3848, align: 1)
!3861 = !DILocalVariable(arg: 1, scope: !3833, file: !2944, line: 2433, type: !3848)
!3862 = !DILocation(line: 2433, column: 22, scope: !3833)
!3863 = !DILocation(line: 2435, column: 21, scope: !3833)
!3864 = !DILocation(line: 2437, column: 6, scope: !3833)
!3865 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17ha72a1fdddee9fe8fE", scope: !3867, file: !3866, line: 862, type: !3868, scopeLine: 862, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !3886)
!3866 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "9d2b5da18cc97d04b655a6220a6da08d")
!3867 = !DINamespace(name: "{impl#18}", scope: !1305)
!3868 = !DISubroutineType(types: !3869)
!3869 = !{!3870, !3885}
!3870 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1305, file: !2, size: 128, align: 64, elements: !3871, templateParams: !25, identifier: "9ec7a372f9b1f6dae3b488bf5837bea7")
!3871 = !{!3872}
!3872 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3870, file: !2, size: 128, align: 64, elements: !3873, templateParams: !25, identifier: "4b49559a4a4d001ec8413687dc6370e5", discriminator: !3884)
!3873 = !{!3874, !3878, !3882}
!3874 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !3872, file: !2, baseType: !3875, size: 128, align: 64, extraData: i64 0)
!3875 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !3870, file: !2, size: 128, align: 64, elements: !3876, templateParams: !2076, identifier: "3617b51e0771a774b6a085927c7016f4")
!3876 = !{!3877}
!3877 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3875, file: !2, baseType: !425, size: 64, align: 64, offset: 64)
!3878 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !3872, file: !2, baseType: !3879, size: 128, align: 64, extraData: i64 1)
!3879 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !3870, file: !2, size: 128, align: 64, elements: !3880, templateParams: !2076, identifier: "ab96acf9fa69065af4156ce68344ca3")
!3880 = !{!3881}
!3881 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3879, file: !2, baseType: !425, size: 64, align: 64, offset: 64)
!3882 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !3872, file: !2, baseType: !3883, size: 128, align: 64, extraData: i64 2)
!3883 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !3870, file: !2, size: 128, align: 64, elements: !25, templateParams: !2076, identifier: "f77f7a212b4910d384b79429a9a63f46")
!3884 = !DIDerivedType(tag: DW_TAG_member, scope: !3870, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3885 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1304, size: 64, align: 64, dwarfAddressSpace: 0)
!3886 = !{!3887}
!3887 = !DILocalVariable(name: "self", arg: 1, scope: !3865, file: !3866, line: 862, type: !3885)
!3888 = !DILocation(line: 862, column: 20, scope: !3865)
!3889 = !DILocation(line: 863, column: 9, scope: !3865)
!3890 = !DILocation(line: 864, column: 6, scope: !3865)
!3891 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hcaa94b2e0fce9e09E", scope: !3867, file: !3866, line: 865, type: !3868, scopeLine: 865, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !3892)
!3892 = !{!3893}
!3893 = !DILocalVariable(name: "self", arg: 1, scope: !3891, file: !3866, line: 865, type: !3885)
!3894 = !DILocation(line: 865, column: 18, scope: !3891)
!3895 = !DILocation(line: 866, column: 18, scope: !3891)
!3896 = !DILocation(line: 866, column: 9, scope: !3891)
!3897 = !DILocation(line: 867, column: 6, scope: !3891)
!3898 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h95c5f4779826f862E", scope: !3900, file: !3899, line: 131, type: !3901, scopeLine: 131, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !3915)
!3899 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "d6e264c62b60597bf2b0981ba2f39dce")
!3900 = !DINamespace(name: "{impl#181}", scope: !1610)
!3901 = !DISubroutineType(types: !3902)
!3902 = !{!3903, !3914}
!3903 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !3904, templateParams: !25, identifier: "30f9902d61e16d3540f4f09a62247b33")
!3904 = !{!3905}
!3905 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3903, file: !2, size: 64, align: 64, elements: !3906, templateParams: !25, identifier: "55c856930a66d15a8e4a0d2b1d81adad", discriminator: !3913)
!3906 = !{!3907, !3909}
!3907 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3905, file: !2, baseType: !3908, size: 64, align: 64, extraData: i64 0)
!3908 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3903, file: !2, size: 64, align: 64, elements: !25, templateParams: !1731, identifier: "3701b9cc7e8a142be091293775395bf2")
!3909 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3905, file: !2, baseType: !3910, size: 64, align: 64)
!3910 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3903, file: !2, size: 64, align: 64, elements: !3911, templateParams: !1731, identifier: "af1f75253d1decf535ad7f99f64df54a")
!3911 = !{!3912}
!3912 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3910, file: !2, baseType: !82, size: 64, align: 64)
!3913 = !DIDerivedType(tag: DW_TAG_member, scope: !3903, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3914 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1721, size: 64, align: 64, dwarfAddressSpace: 0)
!3915 = !{!3916}
!3916 = !DILocalVariable(name: "self", arg: 1, scope: !3898, file: !3899, line: 131, type: !3914)
!3917 = !DILocation(line: 131, column: 21, scope: !3898)
!3918 = !DILocation(line: 138, column: 24, scope: !3898)
!3919 = !DILocation(line: 141, column: 24, scope: !3898)
!3920 = !DILocation(line: 139, column: 33, scope: !3898)
!3921 = !DILocation(line: 139, column: 32, scope: !3898)
!3922 = !DILocation(line: 139, column: 25, scope: !3898)
!3923 = !DILocation(line: 138, column: 21, scope: !3898)
!3924 = !DILocalVariable(name: "self", arg: 1, scope: !3925, file: !2336, line: 325, type: !1724)
!3925 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h622454ec53add1ceE", scope: !1724, file: !2336, line: 325, type: !3926, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, declaration: !3928, retainedNodes: !3929)
!3926 = !DISubroutineType(types: !3927)
!3927 = !{!2312, !1724}
!3928 = !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h622454ec53add1ceE", scope: !1724, file: !2336, line: 325, type: !3926, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1265)
!3929 = !{!3924}
!3930 = !DILocation(line: 325, column: 25, scope: !3925, inlinedAt: !3931)
!3931 = distinct !DILocation(line: 141, column: 24, scope: !3898)
!3932 = !DILocalVariable(name: "self", arg: 1, scope: !3933, file: !2432, line: 203, type: !1727)
!3933 = distinct !DISubprogram(name: "addr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17hf2e9813c4dd8b413E", scope: !2433, file: !2432, line: 203, type: !3934, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !3936)
!3934 = !DISubroutineType(types: !3935)
!3935 = !{!9, !1727}
!3936 = !{!3932}
!3937 = !DILocation(line: 203, column: 17, scope: !3933, inlinedAt: !3938)
!3938 = distinct !DILocation(line: 141, column: 24, scope: !3898)
!3939 = !DILocalVariable(name: "self", arg: 1, scope: !3940, file: !2432, line: 58, type: !1727)
!3940 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hce6087a5312ab08dE", scope: !2433, file: !2432, line: 58, type: !3941, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3944, retainedNodes: !3943)
!3941 = !DISubroutineType(types: !3942)
!3942 = !{!6, !1727}
!3943 = !{!3939}
!3944 = !{!1266, !2276}
!3945 = !DILocation(line: 58, column: 26, scope: !3940, inlinedAt: !3946)
!3946 = distinct !DILocation(line: 207, column: 33, scope: !3933, inlinedAt: !3938)
!3947 = !DILocation(line: 207, column: 18, scope: !3933, inlinedAt: !3938)
!3948 = !DILocalVariable(name: "self", arg: 1, scope: !3949, file: !3899, line: 83, type: !3914)
!3949 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h62e9f7f5637eba54E", scope: !1721, file: !3899, line: 83, type: !3950, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, declaration: !3952, retainedNodes: !3953)
!3950 = !DISubroutineType(types: !3951)
!3951 = !{!1727, !3914, !9}
!3952 = !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h62e9f7f5637eba54E", scope: !1721, file: !3899, line: 83, type: !3950, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1265)
!3953 = !{!3948, !3954, !3955, !3957}
!3954 = !DILocalVariable(name: "offset", arg: 2, scope: !3949, file: !3899, line: 83, type: !9)
!3955 = !DILocalVariable(name: "old", scope: !3956, file: !3899, line: 84, type: !1724, align: 8)
!3956 = distinct !DILexicalBlock(scope: !3949, file: !3899, line: 84, column: 17)
!3957 = !DILocalVariable(name: "new_len", scope: !3958, file: !3899, line: 86, type: !9, align: 8)
!3958 = distinct !DILexicalBlock(scope: !3956, file: !3899, line: 85, column: 30)
!3959 = !DILocation(line: 83, column: 38, scope: !3949, inlinedAt: !3960)
!3960 = distinct !DILocation(line: 144, column: 30, scope: !3898)
!3961 = !DILocation(line: 83, column: 49, scope: !3949, inlinedAt: !3960)
!3962 = !DILocation(line: 84, column: 27, scope: !3949, inlinedAt: !3960)
!3963 = !DILocation(line: 84, column: 21, scope: !3956, inlinedAt: !3960)
!3964 = !DILocation(line: 90, column: 41, scope: !3956, inlinedAt: !3960)
!3965 = !DILocation(line: 90, column: 21, scope: !3956, inlinedAt: !3960)
!3966 = !DILocation(line: 325, column: 25, scope: !3925, inlinedAt: !3967)
!3967 = distinct !DILocation(line: 92, column: 17, scope: !3956, inlinedAt: !3960)
!3968 = !DILocation(line: 144, column: 25, scope: !3898)
!3969 = !DILocation(line: 141, column: 21, scope: !3898)
!3970 = !DILocation(line: 142, column: 25, scope: !3898)
!3971 = !DILocation(line: 147, column: 14, scope: !3898)
!3972 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb2f9e927d8ab5f84E", scope: !3900, file: !3899, line: 131, type: !3973, scopeLine: 131, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !3987)
!3973 = !DISubroutineType(types: !3974)
!3974 = !{!3975, !3986}
!3975 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !3976, templateParams: !25, identifier: "26980276fa5b38cb63d36582169570c")
!3976 = !{!3977}
!3977 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3975, file: !2, size: 64, align: 64, elements: !3978, templateParams: !25, identifier: "996333a2e65681ab7eaabce7856af698", discriminator: !3985)
!3978 = !{!3979, !3981}
!3979 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3977, file: !2, baseType: !3980, size: 64, align: 64, extraData: i64 0)
!3980 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3975, file: !2, size: 64, align: 64, elements: !25, templateParams: !1623, identifier: "8223486cf9a3ec74f2d50559caacf645")
!3981 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3977, file: !2, baseType: !3982, size: 64, align: 64)
!3982 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3975, file: !2, size: 64, align: 64, elements: !3983, templateParams: !1623, identifier: "2a8cc764f8728e2b8ea1840f386f0f0e")
!3983 = !{!3984}
!3984 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3982, file: !2, baseType: !12, size: 64, align: 64)
!3985 = !DIDerivedType(tag: DW_TAG_member, scope: !3975, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3986 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1609, size: 64, align: 64, dwarfAddressSpace: 0)
!3987 = !{!3988}
!3988 = !DILocalVariable(name: "self", arg: 1, scope: !3972, file: !3899, line: 131, type: !3986)
!3989 = !DILocation(line: 131, column: 21, scope: !3972)
!3990 = !DILocation(line: 138, column: 24, scope: !3972)
!3991 = !DILocation(line: 141, column: 24, scope: !3972)
!3992 = !DILocation(line: 139, column: 33, scope: !3972)
!3993 = !DILocation(line: 139, column: 32, scope: !3972)
!3994 = !DILocation(line: 139, column: 25, scope: !3972)
!3995 = !DILocation(line: 138, column: 21, scope: !3972)
!3996 = !DILocalVariable(name: "self", arg: 1, scope: !3997, file: !2336, line: 325, type: !1614)
!3997 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h2f024cfb18aa1419E", scope: !1614, file: !2336, line: 325, type: !3998, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, declaration: !4000, retainedNodes: !4001)
!3998 = !DISubroutineType(types: !3999)
!3999 = !{!1928, !1614}
!4000 = !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h2f024cfb18aa1419E", scope: !1614, file: !2336, line: 325, type: !3998, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1058)
!4001 = !{!3996}
!4002 = !DILocation(line: 325, column: 25, scope: !3997, inlinedAt: !4003)
!4003 = distinct !DILocation(line: 141, column: 24, scope: !3972)
!4004 = !DILocalVariable(name: "self", arg: 1, scope: !4005, file: !2432, line: 203, type: !1619)
!4005 = distinct !DISubprogram(name: "addr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17h80ad5bdeea6f9a63E", scope: !2433, file: !2432, line: 203, type: !4006, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4008)
!4006 = !DISubroutineType(types: !4007)
!4007 = !{!9, !1619}
!4008 = !{!4004}
!4009 = !DILocation(line: 203, column: 17, scope: !4005, inlinedAt: !4010)
!4010 = distinct !DILocation(line: 141, column: 24, scope: !3972)
!4011 = !DILocalVariable(name: "self", arg: 1, scope: !4012, file: !2432, line: 58, type: !1619)
!4012 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h8b4d0489a6dc9b63E", scope: !2433, file: !2432, line: 58, type: !4013, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4016, retainedNodes: !4015)
!4013 = !DISubroutineType(types: !4014)
!4014 = !{!6, !1619}
!4015 = !{!4011}
!4016 = !{!1059, !2276}
!4017 = !DILocation(line: 58, column: 26, scope: !4012, inlinedAt: !4018)
!4018 = distinct !DILocation(line: 207, column: 33, scope: !4005, inlinedAt: !4010)
!4019 = !DILocation(line: 207, column: 18, scope: !4005, inlinedAt: !4010)
!4020 = !DILocalVariable(name: "self", arg: 1, scope: !4021, file: !3899, line: 83, type: !3986)
!4021 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h9c837c957af023beE", scope: !1609, file: !3899, line: 83, type: !4022, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, declaration: !4024, retainedNodes: !4025)
!4022 = !DISubroutineType(types: !4023)
!4023 = !{!1619, !3986, !9}
!4024 = !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h9c837c957af023beE", scope: !1609, file: !3899, line: 83, type: !4022, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1058)
!4025 = !{!4020, !4026, !4027, !4029}
!4026 = !DILocalVariable(name: "offset", arg: 2, scope: !4021, file: !3899, line: 83, type: !9)
!4027 = !DILocalVariable(name: "old", scope: !4028, file: !3899, line: 84, type: !1614, align: 8)
!4028 = distinct !DILexicalBlock(scope: !4021, file: !3899, line: 84, column: 17)
!4029 = !DILocalVariable(name: "new_len", scope: !4030, file: !3899, line: 86, type: !9, align: 8)
!4030 = distinct !DILexicalBlock(scope: !4028, file: !3899, line: 85, column: 30)
!4031 = !DILocation(line: 83, column: 38, scope: !4021, inlinedAt: !4032)
!4032 = distinct !DILocation(line: 144, column: 30, scope: !3972)
!4033 = !DILocation(line: 83, column: 49, scope: !4021, inlinedAt: !4032)
!4034 = !DILocation(line: 84, column: 27, scope: !4021, inlinedAt: !4032)
!4035 = !DILocation(line: 84, column: 21, scope: !4028, inlinedAt: !4032)
!4036 = !DILocation(line: 90, column: 41, scope: !4028, inlinedAt: !4032)
!4037 = !DILocation(line: 90, column: 21, scope: !4028, inlinedAt: !4032)
!4038 = !DILocation(line: 325, column: 25, scope: !3997, inlinedAt: !4039)
!4039 = distinct !DILocation(line: 92, column: 17, scope: !4028, inlinedAt: !4032)
!4040 = !DILocation(line: 144, column: 25, scope: !3972)
!4041 = !DILocation(line: 141, column: 21, scope: !3972)
!4042 = !DILocation(line: 142, column: 25, scope: !3972)
!4043 = !DILocation(line: 147, column: 14, scope: !3972)
!4044 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd7ac597b7a3bab5fE", scope: !3900, file: !3899, line: 131, type: !4045, scopeLine: 131, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !4059)
!4045 = !DISubroutineType(types: !4046)
!4046 = !{!4047, !4058}
!4047 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4048, templateParams: !25, identifier: "1c26a336f1448de04faabca034f9d880")
!4048 = !{!4049}
!4049 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4047, file: !2, size: 64, align: 64, elements: !4050, templateParams: !25, identifier: "c015ffe9232f913ab85c977c7f4f0ac", discriminator: !4057)
!4050 = !{!4051, !4053}
!4051 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4049, file: !2, baseType: !4052, size: 64, align: 64, extraData: i64 0)
!4052 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4047, file: !2, size: 64, align: 64, elements: !25, templateParams: !1695, identifier: "ac5b9f7a470f1b3231b89928d98b8c4c")
!4053 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4049, file: !2, baseType: !4054, size: 64, align: 64)
!4054 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4047, file: !2, size: 64, align: 64, elements: !4055, templateParams: !1695, identifier: "96dc874825fff0fda58dbe8f57b3101d")
!4055 = !{!4056}
!4056 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4054, file: !2, baseType: !73, size: 64, align: 64)
!4057 = !DIDerivedType(tag: DW_TAG_member, scope: !4047, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4058 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1685, size: 64, align: 64, dwarfAddressSpace: 0)
!4059 = !{!4060}
!4060 = !DILocalVariable(name: "self", arg: 1, scope: !4044, file: !3899, line: 131, type: !4058)
!4061 = !DILocation(line: 131, column: 21, scope: !4044)
!4062 = !DILocation(line: 138, column: 24, scope: !4044)
!4063 = !DILocation(line: 141, column: 24, scope: !4044)
!4064 = !DILocation(line: 139, column: 33, scope: !4044)
!4065 = !DILocation(line: 139, column: 32, scope: !4044)
!4066 = !DILocation(line: 139, column: 25, scope: !4044)
!4067 = !DILocation(line: 138, column: 21, scope: !4044)
!4068 = !DILocalVariable(name: "self", arg: 1, scope: !4069, file: !2336, line: 325, type: !1688)
!4069 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h40db0edd10742f71E", scope: !1688, file: !2336, line: 325, type: !4070, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !4072, retainedNodes: !4073)
!4070 = !DISubroutineType(types: !4071)
!4071 = !{!2116, !1688}
!4072 = !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h40db0edd10742f71E", scope: !1688, file: !2336, line: 325, type: !4070, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!4073 = !{!4068}
!4074 = !DILocation(line: 325, column: 25, scope: !4069, inlinedAt: !4075)
!4075 = distinct !DILocation(line: 141, column: 24, scope: !4044)
!4076 = !DILocalVariable(name: "self", arg: 1, scope: !4077, file: !2432, line: 203, type: !1691)
!4077 = distinct !DISubprogram(name: "addr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17hd30b8dcf39b58792E", scope: !2433, file: !2432, line: 203, type: !4078, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !4080)
!4078 = !DISubroutineType(types: !4079)
!4079 = !{!9, !1691}
!4080 = !{!4076}
!4081 = !DILocation(line: 203, column: 17, scope: !4077, inlinedAt: !4082)
!4082 = distinct !DILocation(line: 141, column: 24, scope: !4044)
!4083 = !DILocalVariable(name: "self", arg: 1, scope: !4084, file: !2432, line: 58, type: !1691)
!4084 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h969a771a634b43ecE", scope: !2433, file: !2432, line: 58, type: !4085, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4088, retainedNodes: !4087)
!4085 = !DISubroutineType(types: !4086)
!4086 = !{!6, !1691}
!4087 = !{!4083}
!4088 = !{!1099, !2276}
!4089 = !DILocation(line: 58, column: 26, scope: !4084, inlinedAt: !4090)
!4090 = distinct !DILocation(line: 207, column: 33, scope: !4077, inlinedAt: !4082)
!4091 = !DILocation(line: 207, column: 18, scope: !4077, inlinedAt: !4082)
!4092 = !DILocalVariable(name: "self", arg: 1, scope: !4093, file: !3899, line: 83, type: !4058)
!4093 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h116fa3d29bc71548E", scope: !1685, file: !3899, line: 83, type: !4094, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !4096, retainedNodes: !4097)
!4094 = !DISubroutineType(types: !4095)
!4095 = !{!1691, !4058, !9}
!4096 = !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h116fa3d29bc71548E", scope: !1685, file: !3899, line: 83, type: !4094, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!4097 = !{!4092, !4098, !4099, !4101}
!4098 = !DILocalVariable(name: "offset", arg: 2, scope: !4093, file: !3899, line: 83, type: !9)
!4099 = !DILocalVariable(name: "old", scope: !4100, file: !3899, line: 84, type: !1688, align: 8)
!4100 = distinct !DILexicalBlock(scope: !4093, file: !3899, line: 84, column: 17)
!4101 = !DILocalVariable(name: "new_len", scope: !4102, file: !3899, line: 86, type: !9, align: 8)
!4102 = distinct !DILexicalBlock(scope: !4100, file: !3899, line: 85, column: 30)
!4103 = !DILocation(line: 83, column: 38, scope: !4093, inlinedAt: !4104)
!4104 = distinct !DILocation(line: 144, column: 30, scope: !4044)
!4105 = !DILocation(line: 83, column: 49, scope: !4093, inlinedAt: !4104)
!4106 = !DILocation(line: 84, column: 27, scope: !4093, inlinedAt: !4104)
!4107 = !DILocation(line: 84, column: 21, scope: !4100, inlinedAt: !4104)
!4108 = !DILocation(line: 90, column: 41, scope: !4100, inlinedAt: !4104)
!4109 = !DILocation(line: 90, column: 21, scope: !4100, inlinedAt: !4104)
!4110 = !DILocation(line: 325, column: 25, scope: !4069, inlinedAt: !4111)
!4111 = distinct !DILocation(line: 92, column: 17, scope: !4100, inlinedAt: !4104)
!4112 = !DILocation(line: 144, column: 25, scope: !4044)
!4113 = !DILocation(line: 141, column: 21, scope: !4044)
!4114 = !DILocation(line: 142, column: 25, scope: !4044)
!4115 = !DILocation(line: 147, column: 14, scope: !4044)
!4116 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hedceb5b69f36862dE", scope: !3900, file: !3899, line: 131, type: !4117, scopeLine: 131, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !4131)
!4117 = !DISubroutineType(types: !4118)
!4118 = !{!4119, !4130}
!4119 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4120, templateParams: !25, identifier: "774bb0786651c329f79895e973cb26bb")
!4120 = !{!4121}
!4121 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4119, file: !2, size: 64, align: 64, elements: !4122, templateParams: !25, identifier: "a5552a291548c669cc3836ca75421536", discriminator: !4129)
!4122 = !{!4123, !4125}
!4123 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4121, file: !2, baseType: !4124, size: 64, align: 64, extraData: i64 0)
!4124 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4119, file: !2, size: 64, align: 64, elements: !25, templateParams: !1659, identifier: "c04acf0dadf672fea892a4e4235c62ab")
!4125 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4121, file: !2, baseType: !4126, size: 64, align: 64)
!4126 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4119, file: !2, size: 64, align: 64, elements: !4127, templateParams: !1659, identifier: "2cbce352995b959285a7f214353eb991")
!4127 = !{!4128}
!4128 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4126, file: !2, baseType: !64, size: 64, align: 64)
!4129 = !DIDerivedType(tag: DW_TAG_member, scope: !4119, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4130 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1649, size: 64, align: 64, dwarfAddressSpace: 0)
!4131 = !{!4132}
!4132 = !DILocalVariable(name: "self", arg: 1, scope: !4116, file: !3899, line: 131, type: !4130)
!4133 = !DILocation(line: 131, column: 21, scope: !4116)
!4134 = !DILocation(line: 138, column: 24, scope: !4116)
!4135 = !DILocation(line: 141, column: 24, scope: !4116)
!4136 = !DILocation(line: 139, column: 33, scope: !4116)
!4137 = !DILocation(line: 139, column: 32, scope: !4116)
!4138 = !DILocation(line: 139, column: 25, scope: !4116)
!4139 = !DILocation(line: 138, column: 21, scope: !4116)
!4140 = !DILocalVariable(name: "self", arg: 1, scope: !4141, file: !2336, line: 325, type: !1652)
!4141 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hd1fdd9c6a1ca0a9fE", scope: !1652, file: !2336, line: 325, type: !4142, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !4144, retainedNodes: !4145)
!4142 = !DISubroutineType(types: !4143)
!4143 = !{!2032, !1652}
!4144 = !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hd1fdd9c6a1ca0a9fE", scope: !1652, file: !2336, line: 325, type: !4142, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!4145 = !{!4140}
!4146 = !DILocation(line: 325, column: 25, scope: !4141, inlinedAt: !4147)
!4147 = distinct !DILocation(line: 141, column: 24, scope: !4116)
!4148 = !DILocalVariable(name: "self", arg: 1, scope: !4149, file: !2432, line: 203, type: !1655)
!4149 = distinct !DISubprogram(name: "addr<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17h09c55dbbe45ff200E", scope: !2433, file: !2432, line: 203, type: !4150, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !4152)
!4150 = !DISubroutineType(types: !4151)
!4151 = !{!9, !1655}
!4152 = !{!4148}
!4153 = !DILocation(line: 203, column: 17, scope: !4149, inlinedAt: !4154)
!4154 = distinct !DILocation(line: 141, column: 24, scope: !4116)
!4155 = !DILocalVariable(name: "self", arg: 1, scope: !4156, file: !2432, line: 58, type: !1655)
!4156 = distinct !DISubprogram(name: "cast<u64, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h480e0209c536b705E", scope: !2433, file: !2432, line: 58, type: !4157, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4160, retainedNodes: !4159)
!4157 = !DISubroutineType(types: !4158)
!4158 = !{!6, !1655}
!4159 = !{!4155}
!4160 = !{!1079, !2276}
!4161 = !DILocation(line: 58, column: 26, scope: !4156, inlinedAt: !4162)
!4162 = distinct !DILocation(line: 207, column: 33, scope: !4149, inlinedAt: !4154)
!4163 = !DILocation(line: 207, column: 18, scope: !4149, inlinedAt: !4154)
!4164 = !DILocalVariable(name: "self", arg: 1, scope: !4165, file: !3899, line: 83, type: !4130)
!4165 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h9273368d2056c86bE", scope: !1649, file: !3899, line: 83, type: !4166, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !4168, retainedNodes: !4169)
!4166 = !DISubroutineType(types: !4167)
!4167 = !{!1655, !4130, !9}
!4168 = !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h9273368d2056c86bE", scope: !1649, file: !3899, line: 83, type: !4166, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!4169 = !{!4164, !4170, !4171, !4173}
!4170 = !DILocalVariable(name: "offset", arg: 2, scope: !4165, file: !3899, line: 83, type: !9)
!4171 = !DILocalVariable(name: "old", scope: !4172, file: !3899, line: 84, type: !1652, align: 8)
!4172 = distinct !DILexicalBlock(scope: !4165, file: !3899, line: 84, column: 17)
!4173 = !DILocalVariable(name: "new_len", scope: !4174, file: !3899, line: 86, type: !9, align: 8)
!4174 = distinct !DILexicalBlock(scope: !4172, file: !3899, line: 85, column: 30)
!4175 = !DILocation(line: 83, column: 38, scope: !4165, inlinedAt: !4176)
!4176 = distinct !DILocation(line: 144, column: 30, scope: !4116)
!4177 = !DILocation(line: 83, column: 49, scope: !4165, inlinedAt: !4176)
!4178 = !DILocation(line: 84, column: 27, scope: !4165, inlinedAt: !4176)
!4179 = !DILocation(line: 84, column: 21, scope: !4172, inlinedAt: !4176)
!4180 = !DILocation(line: 90, column: 41, scope: !4172, inlinedAt: !4176)
!4181 = !DILocation(line: 90, column: 21, scope: !4172, inlinedAt: !4176)
!4182 = !DILocation(line: 325, column: 25, scope: !4141, inlinedAt: !4183)
!4183 = distinct !DILocation(line: 92, column: 17, scope: !4172, inlinedAt: !4176)
!4184 = !DILocation(line: 144, column: 25, scope: !4116)
!4185 = !DILocation(line: 141, column: 21, scope: !4116)
!4186 = !DILocation(line: 142, column: 25, scope: !4116)
!4187 = !DILocation(line: 147, column: 14, scope: !4116)
!4188 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h1c8d5c40cfa03255E", scope: !4189, file: !3866, line: 842, type: !4190, scopeLine: 842, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4193)
!4189 = !DINamespace(name: "{impl#16}", scope: !1305)
!4190 = !DISubroutineType(types: !4191)
!4191 = !{!3870, !4192}
!4192 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1355, size: 64, align: 64, dwarfAddressSpace: 0)
!4193 = !{!4194}
!4194 = !DILocalVariable(name: "self", arg: 1, scope: !4188, file: !3866, line: 842, type: !4192)
!4195 = !DILocation(line: 842, column: 20, scope: !4188)
!4196 = !DILocation(line: 843, column: 9, scope: !4188)
!4197 = !DILocation(line: 844, column: 6, scope: !4188)
!4198 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h327f95272dcd4a87E", scope: !4189, file: !3866, line: 845, type: !4190, scopeLine: 845, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4199)
!4199 = !{!4200}
!4200 = !DILocalVariable(name: "self", arg: 1, scope: !4198, file: !3866, line: 845, type: !4192)
!4201 = !DILocation(line: 845, column: 18, scope: !4198)
!4202 = !DILocation(line: 846, column: 9, scope: !4198)
!4203 = !DILocation(line: 847, column: 6, scope: !4198)
!4204 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h0022ca6270d989d2E", scope: !4205, file: !2901, line: 536, type: !4206, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, retainedNodes: !4208)
!4205 = !DINamespace(name: "{impl#7}", scope: !2903)
!4206 = !DISubroutineType(types: !4207)
!4207 = !{!1090, !2649, !1090, !913}
!4208 = !{!4209, !4210, !4211}
!4209 = !DILocalVariable(name: "self", scope: !4204, file: !2901, line: 536, type: !2649, align: 1)
!4210 = !DILocalVariable(name: "slice", arg: 2, scope: !4204, file: !2901, line: 536, type: !1090)
!4211 = !DILocalVariable(arg: 1, scope: !4204, file: !2901, line: 536, type: !2649)
!4212 = !DILocation(line: 536, column: 14, scope: !4204)
!4213 = !DILocation(line: 536, column: 20, scope: !4204)
!4214 = !DILocation(line: 538, column: 6, scope: !4204)
!4215 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h042325bff3dab48dE", scope: !4205, file: !2901, line: 536, type: !4216, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, retainedNodes: !4218)
!4216 = !DISubroutineType(types: !4217)
!4217 = !{!1070, !2649, !1070, !913}
!4218 = !{!4219, !4220, !4221}
!4219 = !DILocalVariable(name: "self", scope: !4215, file: !2901, line: 536, type: !2649, align: 1)
!4220 = !DILocalVariable(name: "slice", arg: 2, scope: !4215, file: !2901, line: 536, type: !1070)
!4221 = !DILocalVariable(arg: 1, scope: !4215, file: !2901, line: 536, type: !2649)
!4222 = !DILocation(line: 536, column: 14, scope: !4215)
!4223 = !DILocation(line: 536, column: 20, scope: !4215)
!4224 = !DILocation(line: 538, column: 6, scope: !4215)
!4225 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17ha27f1798cb0c8229E", scope: !4205, file: !2901, line: 536, type: !4226, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1265, retainedNodes: !4228)
!4226 = !DISubroutineType(types: !4227)
!4227 = !{!1492, !2649, !1492, !913}
!4228 = !{!4229, !4230, !4231}
!4229 = !DILocalVariable(name: "self", scope: !4225, file: !2901, line: 536, type: !2649, align: 1)
!4230 = !DILocalVariable(name: "slice", arg: 2, scope: !4225, file: !2901, line: 536, type: !1492)
!4231 = !DILocalVariable(arg: 1, scope: !4225, file: !2901, line: 536, type: !2649)
!4232 = !DILocation(line: 536, column: 14, scope: !4225)
!4233 = !DILocation(line: 536, column: 20, scope: !4225)
!4234 = !DILocation(line: 538, column: 6, scope: !4225)
!4235 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hccd88585d109a9eaE", scope: !4205, file: !2901, line: 536, type: !4236, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4238)
!4236 = !DISubroutineType(types: !4237)
!4237 = !{!1050, !2649, !1050, !913}
!4238 = !{!4239, !4240, !4241}
!4239 = !DILocalVariable(name: "self", scope: !4235, file: !2901, line: 536, type: !2649, align: 1)
!4240 = !DILocalVariable(name: "slice", arg: 2, scope: !4235, file: !2901, line: 536, type: !1050)
!4241 = !DILocalVariable(arg: 1, scope: !4235, file: !2901, line: 536, type: !2649)
!4242 = !DILocation(line: 536, column: 14, scope: !4235)
!4243 = !DILocation(line: 536, column: 20, scope: !4235)
!4244 = !DILocation(line: 538, column: 6, scope: !4235)
!4245 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h7d3c1bafc8d97a46E", scope: !1301, file: !1299, line: 353, type: !4246, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !4248)
!4246 = !DISubroutineType(types: !4247)
!4247 = !{!1304, !3885, !9}
!4248 = !{!4249, !4250, !4251, !4253, !4255, !4257, !4259, !4261}
!4249 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4245, file: !1299, line: 353, type: !3885)
!4250 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4245, file: !1299, line: 353, type: !9)
!4251 = !DILocalVariable(name: "start", scope: !4252, file: !1299, line: 354, type: !9, align: 8)
!4252 = distinct !DILexicalBlock(scope: !4245, file: !1299, line: 354, column: 5)
!4253 = !DILocalVariable(name: "value", scope: !4254, file: !1299, line: 355, type: !9, align: 8)
!4254 = distinct !DILexicalBlock(scope: !4245, file: !1299, line: 355, column: 9)
!4255 = !DILocalVariable(name: "value", scope: !4256, file: !1299, line: 356, type: !9, align: 8)
!4256 = distinct !DILexicalBlock(scope: !4245, file: !1299, line: 356, column: 9)
!4257 = !DILocalVariable(name: "end", scope: !4258, file: !1299, line: 359, type: !9, align: 8)
!4258 = distinct !DILexicalBlock(scope: !4252, file: !1299, line: 359, column: 5)
!4259 = !DILocalVariable(name: "value", scope: !4260, file: !1299, line: 360, type: !9, align: 8)
!4260 = distinct !DILexicalBlock(scope: !4252, file: !1299, line: 360, column: 9)
!4261 = !DILocalVariable(name: "value", scope: !4262, file: !1299, line: 361, type: !9, align: 8)
!4262 = distinct !DILexicalBlock(scope: !4252, file: !1299, line: 361, column: 9)
!4263 = !DILocation(line: 353, column: 44, scope: !4245)
!4264 = !DILocation(line: 353, column: 62, scope: !4245)
!4265 = !DILocation(line: 354, column: 9, scope: !4252)
!4266 = !DILocation(line: 359, column: 9, scope: !4258)
!4267 = !DILocation(line: 354, column: 23, scope: !4245)
!4268 = !DILocation(line: 354, column: 17, scope: !4245)
!4269 = !DILocation(line: 356, column: 26, scope: !4245)
!4270 = !DILocation(line: 356, column: 26, scope: !4256)
!4271 = !DILocation(line: 356, column: 36, scope: !4256)
!4272 = !DILocation(line: 356, column: 40, scope: !4245)
!4273 = !DILocation(line: 355, column: 26, scope: !4245)
!4274 = !DILocation(line: 355, column: 26, scope: !4254)
!4275 = !DILocation(line: 355, column: 36, scope: !4254)
!4276 = !DILocation(line: 357, column: 29, scope: !4245)
!4277 = !DILocation(line: 359, column: 21, scope: !4252)
!4278 = !DILocation(line: 359, column: 15, scope: !4252)
!4279 = !DILocation(line: 355, column: 44, scope: !4245)
!4280 = !DILocation(line: 361, column: 26, scope: !4252)
!4281 = !DILocation(line: 361, column: 26, scope: !4262)
!4282 = !DILocation(line: 361, column: 36, scope: !4262)
!4283 = !DILocation(line: 360, column: 26, scope: !4252)
!4284 = !DILocation(line: 360, column: 26, scope: !4260)
!4285 = !DILocation(line: 360, column: 36, scope: !4260)
!4286 = !DILocation(line: 360, column: 40, scope: !4252)
!4287 = !DILocation(line: 362, column: 29, scope: !4252)
!4288 = !DILocation(line: 365, column: 5, scope: !4258)
!4289 = !DILocation(line: 365, column: 12, scope: !4258)
!4290 = !DILocation(line: 366, column: 2, scope: !4245)
!4291 = !DILocation(line: 361, column: 44, scope: !4252)
!4292 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hf549d8eb7ad7eef2E", scope: !1301, file: !1299, line: 353, type: !4293, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1365, retainedNodes: !4295)
!4293 = !DISubroutineType(types: !4294)
!4294 = !{!1304, !4192, !9}
!4295 = !{!4296, !4297, !4298, !4300, !4302, !4304, !4306, !4308}
!4296 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4292, file: !1299, line: 353, type: !4192)
!4297 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4292, file: !1299, line: 353, type: !9)
!4298 = !DILocalVariable(name: "start", scope: !4299, file: !1299, line: 354, type: !9, align: 8)
!4299 = distinct !DILexicalBlock(scope: !4292, file: !1299, line: 354, column: 5)
!4300 = !DILocalVariable(name: "value", scope: !4301, file: !1299, line: 355, type: !9, align: 8)
!4301 = distinct !DILexicalBlock(scope: !4292, file: !1299, line: 355, column: 9)
!4302 = !DILocalVariable(name: "value", scope: !4303, file: !1299, line: 356, type: !9, align: 8)
!4303 = distinct !DILexicalBlock(scope: !4292, file: !1299, line: 356, column: 9)
!4304 = !DILocalVariable(name: "end", scope: !4305, file: !1299, line: 359, type: !9, align: 8)
!4305 = distinct !DILexicalBlock(scope: !4299, file: !1299, line: 359, column: 5)
!4306 = !DILocalVariable(name: "value", scope: !4307, file: !1299, line: 360, type: !9, align: 8)
!4307 = distinct !DILexicalBlock(scope: !4299, file: !1299, line: 360, column: 9)
!4308 = !DILocalVariable(name: "value", scope: !4309, file: !1299, line: 361, type: !9, align: 8)
!4309 = distinct !DILexicalBlock(scope: !4299, file: !1299, line: 361, column: 9)
!4310 = !DILocation(line: 353, column: 44, scope: !4292)
!4311 = !DILocation(line: 353, column: 62, scope: !4292)
!4312 = !DILocation(line: 354, column: 9, scope: !4299)
!4313 = !DILocation(line: 359, column: 9, scope: !4305)
!4314 = !DILocation(line: 354, column: 23, scope: !4292)
!4315 = !DILocation(line: 354, column: 17, scope: !4292)
!4316 = !DILocation(line: 356, column: 26, scope: !4292)
!4317 = !DILocation(line: 356, column: 26, scope: !4303)
!4318 = !DILocation(line: 356, column: 36, scope: !4303)
!4319 = !DILocation(line: 356, column: 40, scope: !4292)
!4320 = !DILocation(line: 355, column: 26, scope: !4292)
!4321 = !DILocation(line: 355, column: 26, scope: !4301)
!4322 = !DILocation(line: 355, column: 36, scope: !4301)
!4323 = !DILocation(line: 357, column: 29, scope: !4292)
!4324 = !DILocation(line: 359, column: 21, scope: !4299)
!4325 = !DILocation(line: 359, column: 15, scope: !4299)
!4326 = !DILocation(line: 355, column: 44, scope: !4292)
!4327 = !DILocation(line: 361, column: 26, scope: !4299)
!4328 = !DILocation(line: 361, column: 26, scope: !4309)
!4329 = !DILocation(line: 361, column: 36, scope: !4309)
!4330 = !DILocation(line: 360, column: 26, scope: !4299)
!4331 = !DILocation(line: 360, column: 26, scope: !4307)
!4332 = !DILocation(line: 360, column: 36, scope: !4307)
!4333 = !DILocation(line: 360, column: 40, scope: !4299)
!4334 = !DILocation(line: 362, column: 29, scope: !4299)
!4335 = !DILocation(line: 365, column: 5, scope: !4305)
!4336 = !DILocation(line: 365, column: 12, scope: !4305)
!4337 = !DILocation(line: 366, column: 2, scope: !4292)
!4338 = !DILocation(line: 361, column: 44, scope: !4299)
!4339 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c3ed70da40a4baaE", scope: !4341, file: !4340, line: 55, type: !4342, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4345)
!4340 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4341 = !DINamespace(name: "{impl#0}", scope: !46)
!4342 = !DISubroutineType(types: !4343)
!4343 = !{!188, !4344, !206}
!4344 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4345 = !{!4346, !4347}
!4346 = !DILocalVariable(name: "self", arg: 1, scope: !4339, file: !4340, line: 55, type: !4344)
!4347 = !DILocalVariable(name: "f", arg: 2, scope: !4339, file: !4340, line: 55, type: !206)
!4348 = !DILocation(line: 55, column: 12, scope: !4339)
!4349 = !DILocation(line: 55, column: 19, scope: !4339)
!4350 = !DILocation(line: 56, column: 9, scope: !4339)
!4351 = !DILocalVariable(name: "x", arg: 1, scope: !4352, file: !1539, line: 108, type: !64)
!4352 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h6cab4d33d0c14154E", scope: !178, file: !1539, line: 108, type: !4353, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !4355, retainedNodes: !4356)
!4353 = !DISubroutineType(types: !4354)
!4354 = !{!178, !64}
!4355 = !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h6cab4d33d0c14154E", scope: !178, file: !1539, line: 108, type: !4353, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!4356 = !{!4351}
!4357 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !4358)
!4358 = distinct !DILocation(line: 57, column: 21, scope: !4339)
!4359 = !DILocalVariable(name: "x", arg: 1, scope: !4360, file: !1539, line: 83, type: !64)
!4360 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core3fmt2rt8Argument3new17h527acb595dad318eE", scope: !178, file: !1539, line: 83, type: !4361, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1078, declaration: !4364, retainedNodes: !4365)
!4361 = !DISubroutineType(types: !4362)
!4362 = !{!178, !64, !4363}
!4363 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u64, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1582, size: 64, align: 64, dwarfAddressSpace: 0)
!4364 = !DISubprogram(name: "new<u64>", linkageName: "_ZN4core3fmt2rt8Argument3new17h527acb595dad318eE", scope: !178, file: !1539, line: 83, type: !4361, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!4365 = !{!4359, !4366}
!4366 = !DILocalVariable(name: "f", arg: 2, scope: !4360, file: !1539, line: 83, type: !4363)
!4367 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !4368)
!4368 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4358)
!4369 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !4368)
!4370 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !4368)
!4371 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !4368)
!4372 = !{i64 1}
!4373 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4358)
!4374 = !DILocation(line: 57, column: 21, scope: !4339)
!4375 = !DILocalVariable(name: "position", arg: 1, scope: !4376, file: !1539, line: 22, type: !9)
!4376 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt11Placeholder3new17h474953d88505000bE", scope: !136, file: !1539, line: 21, type: !4377, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4379, retainedNodes: !4380)
!4377 = !DISubroutineType(types: !4378)
!4378 = !{!136, !9, !141, !143, !28, !151, !151}
!4379 = !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt11Placeholder3new17h474953d88505000bE", scope: !136, file: !1539, line: 21, type: !4377, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4380 = !{!4375, !4381, !4382, !4383, !4384, !4385}
!4381 = !DILocalVariable(name: "fill", arg: 2, scope: !4376, file: !1539, line: 23, type: !141)
!4382 = !DILocalVariable(name: "align", arg: 3, scope: !4376, file: !1539, line: 24, type: !143)
!4383 = !DILocalVariable(name: "flags", arg: 4, scope: !4376, file: !1539, line: 25, type: !28)
!4384 = !DILocalVariable(name: "precision", arg: 5, scope: !4376, file: !1539, line: 26, type: !151)
!4385 = !DILocalVariable(name: "width", arg: 6, scope: !4376, file: !1539, line: 27, type: !151)
!4386 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !4387)
!4387 = distinct !DILocation(line: 57, column: 21, scope: !4339)
!4388 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !4387)
!4389 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !4387)
!4390 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !4387)
!4391 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !4387)
!4392 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !4387)
!4393 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !4387)
!4394 = !DILocation(line: 59, column: 6, scope: !4339)
!4395 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E", scope: !45, file: !4340, line: 71, type: !4396, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4398, retainedNodes: !4399)
!4396 = !DISubroutineType(types: !4397)
!4397 = !{!45, !49}
!4398 = !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h90442c547614de95E", scope: !45, file: !4340, line: 71, type: !4396, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4399 = !{!4400}
!4400 = !DILocalVariable(name: "addr", arg: 1, scope: !4395, file: !4340, line: 71, type: !49)
!4401 = !DILocation(line: 71, column: 16, scope: !4395)
!4402 = !DILocation(line: 72, column: 9, scope: !4395)
!4403 = !DILocation(line: 76, column: 6, scope: !4395)
!4404 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17hb55cc849375e96b8E", scope: !45, file: !4340, line: 85, type: !4405, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4407, retainedNodes: !4408)
!4405 = !DISubroutineType(types: !4406)
!4406 = !{!3059, !49}
!4407 = !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17hb55cc849375e96b8E", scope: !45, file: !4340, line: 85, type: !4405, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4408 = !{!4409}
!4409 = !DILocalVariable(name: "addr", arg: 1, scope: !4404, file: !4340, line: 85, type: !49)
!4410 = !DILocation(line: 85, column: 20, scope: !4404)
!4411 = !DILocation(line: 86, column: 29, scope: !4404)
!4412 = !DILocation(line: 86, column: 15, scope: !4404)
!4413 = !DILocation(line: 86, column: 9, scope: !4404)
!4414 = !DILocation(line: 89, column: 39, scope: !4404)
!4415 = !DILocation(line: 89, column: 22, scope: !4404)
!4416 = !DILocation(line: 89, column: 18, scope: !4404)
!4417 = !DILocation(line: 89, column: 44, scope: !4404)
!4418 = !DILocation(line: 87, column: 40, scope: !4404)
!4419 = !DILocation(line: 87, column: 31, scope: !4404)
!4420 = !DILocation(line: 87, column: 28, scope: !4404)
!4421 = !DILocation(line: 87, column: 45, scope: !4404)
!4422 = !DILocation(line: 88, column: 44, scope: !4404)
!4423 = !DILocation(line: 88, column: 21, scope: !4404)
!4424 = !DILocation(line: 88, column: 18, scope: !4404)
!4425 = !DILocation(line: 88, column: 49, scope: !4404)
!4426 = !DILocation(line: 91, column: 6, scope: !4404)
!4427 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E", scope: !45, file: !4340, line: 99, type: !4396, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4428, retainedNodes: !4429)
!4428 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h9bac2a0667c4ff16E", scope: !45, file: !4340, line: 99, type: !4396, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4429 = !{!4430}
!4430 = !DILocalVariable(name: "addr", arg: 1, scope: !4427, file: !4340, line: 99, type: !49)
!4431 = !DILocation(line: 99, column: 31, scope: !4427)
!4432 = !DILocation(line: 102, column: 19, scope: !4427)
!4433 = !DILocation(line: 102, column: 18, scope: !4427)
!4434 = !DILocation(line: 102, column: 9, scope: !4427)
!4435 = !DILocation(line: 103, column: 6, scope: !4427)
!4436 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h18435c708e932117E", scope: !45, file: !4340, line: 111, type: !4396, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4437, retainedNodes: !4438)
!4437 = !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h18435c708e932117E", scope: !45, file: !4340, line: 111, type: !4396, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4438 = !{!4439}
!4439 = !DILocalVariable(name: "addr", arg: 1, scope: !4436, file: !4340, line: 111, type: !49)
!4440 = !DILocation(line: 111, column: 36, scope: !4436)
!4441 = !DILocation(line: 112, column: 9, scope: !4436)
!4442 = !DILocation(line: 113, column: 6, scope: !4436)
!4443 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E", scope: !45, file: !4340, line: 123, type: !4444, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4446, retainedNodes: !4447)
!4444 = !DISubroutineType(types: !4445)
!4445 = !{!49, !45}
!4446 = !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417h234eca7dfb9afeb8E", scope: !45, file: !4340, line: 123, type: !4444, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4447 = !{!4448}
!4448 = !DILocalVariable(name: "self", arg: 1, scope: !4443, file: !4340, line: 123, type: !45)
!4449 = !DILocation(line: 123, column: 25, scope: !4443)
!4450 = !DILocation(line: 125, column: 6, scope: !4443)
!4451 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h3264267ae024a77bE", scope: !45, file: !4340, line: 141, type: !4452, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3658, declaration: !4455, retainedNodes: !4456)
!4452 = !DISubroutineType(types: !4453)
!4453 = !{!4454, !45}
!4454 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!4455 = !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h3264267ae024a77bE", scope: !45, file: !4340, line: 141, type: !4452, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3658)
!4456 = !{!4457}
!4457 = !DILocalVariable(name: "self", arg: 1, scope: !4451, file: !4340, line: 141, type: !45)
!4458 = !DILocation(line: 141, column: 28, scope: !4451)
!4459 = !DILocation(line: 142, column: 9, scope: !4451)
!4460 = !DILocation(line: 143, column: 6, scope: !4451)
!4461 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E", scope: !45, file: !4340, line: 148, type: !4462, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3658, declaration: !4465, retainedNodes: !4466)
!4462 = !DISubroutineType(types: !4463)
!4463 = !{!4464, !45}
!4464 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!4465 = !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h903b84fb442ab4f4E", scope: !45, file: !4340, line: 148, type: !4462, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3658)
!4466 = !{!4467}
!4467 = !DILocalVariable(name: "self", arg: 1, scope: !4461, file: !4340, line: 148, type: !45)
!4468 = !DILocation(line: 148, column: 32, scope: !4461)
!4469 = !DILocation(line: 149, column: 9, scope: !4461)
!4470 = !DILocation(line: 150, column: 6, scope: !4461)
!4471 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17hcc9d8f9792bc8b72E", scope: !45, file: !4340, line: 178, type: !4472, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4475, declaration: !4474, retainedNodes: !4476)
!4472 = !DISubroutineType(types: !4473)
!4473 = !{!45, !45, !49}
!4474 = !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17hcc9d8f9792bc8b72E", scope: !45, file: !4340, line: 178, type: !4472, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !4475)
!4475 = !{!3673}
!4476 = !{!4477, !4478}
!4477 = !DILocalVariable(name: "self", arg: 1, scope: !4471, file: !4340, line: 178, type: !45)
!4478 = !DILocalVariable(name: "align", arg: 2, scope: !4471, file: !4340, line: 178, type: !49)
!4479 = !DILocation(line: 178, column: 26, scope: !4471)
!4480 = !DILocation(line: 178, column: 32, scope: !4471)
!4481 = !DILocation(line: 182, column: 51, scope: !4471)
!4482 = !DILocation(line: 182, column: 32, scope: !4471)
!4483 = !DILocation(line: 182, column: 9, scope: !4471)
!4484 = !DILocation(line: 183, column: 6, scope: !4471)
!4485 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h1ab50971adf59a49E", scope: !45, file: !4340, line: 196, type: !4486, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4491, retainedNodes: !4492)
!4486 = !DISubroutineType(types: !4487)
!4487 = !{!4488, !45}
!4488 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !84, file: !2, size: 16, align: 16, elements: !4489, templateParams: !25, identifier: "42a28219680a540066a79181e6b39aff")
!4489 = !{!4490}
!4490 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4488, file: !2, baseType: !19, size: 16, align: 16)
!4491 = !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h1ab50971adf59a49E", scope: !45, file: !4340, line: 196, type: !4486, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4492 = !{!4493}
!4493 = !DILocalVariable(name: "self", arg: 1, scope: !4485, file: !4340, line: 196, type: !45)
!4494 = !DILocation(line: 196, column: 30, scope: !4485)
!4495 = !DILocation(line: 197, column: 34, scope: !4485)
!4496 = !DILocation(line: 197, column: 9, scope: !4485)
!4497 = !DILocation(line: 198, column: 6, scope: !4485)
!4498 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17hd0ec189937a49d96E", scope: !45, file: !4340, line: 202, type: !4499, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4501, retainedNodes: !4502)
!4499 = !DISubroutineType(types: !4500)
!4500 = !{!632, !45}
!4501 = !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17hd0ec189937a49d96E", scope: !45, file: !4340, line: 202, type: !4499, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4502 = !{!4503}
!4503 = !DILocalVariable(name: "self", arg: 1, scope: !4498, file: !4340, line: 202, type: !45)
!4504 = !DILocation(line: 202, column: 27, scope: !4498)
!4505 = !DILocation(line: 203, column: 38, scope: !4498)
!4506 = !DILocation(line: 203, column: 9, scope: !4498)
!4507 = !DILocation(line: 204, column: 6, scope: !4498)
!4508 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE", scope: !45, file: !4340, line: 208, type: !4499, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4509, retainedNodes: !4510)
!4509 = !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h4df8db95287a948bE", scope: !45, file: !4340, line: 208, type: !4499, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4510 = !{!4511}
!4511 = !DILocalVariable(name: "self", arg: 1, scope: !4508, file: !4340, line: 208, type: !45)
!4512 = !DILocation(line: 208, column: 27, scope: !4508)
!4513 = !DILocation(line: 209, column: 39, scope: !4508)
!4514 = !DILocation(line: 209, column: 38, scope: !4508)
!4515 = !DILocation(line: 209, column: 9, scope: !4508)
!4516 = !DILocation(line: 210, column: 6, scope: !4508)
!4517 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE", scope: !45, file: !4340, line: 214, type: !4499, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4518, retainedNodes: !4519)
!4518 = !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h7ac8e0fdc7b2967cE", scope: !45, file: !4340, line: 214, type: !4499, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4519 = !{!4520}
!4520 = !DILocalVariable(name: "self", arg: 1, scope: !4517, file: !4340, line: 214, type: !45)
!4521 = !DILocation(line: 214, column: 27, scope: !4517)
!4522 = !DILocation(line: 215, column: 39, scope: !4517)
!4523 = !DILocation(line: 215, column: 38, scope: !4517)
!4524 = !DILocation(line: 215, column: 9, scope: !4517)
!4525 = !DILocation(line: 216, column: 6, scope: !4517)
!4526 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE", scope: !45, file: !4340, line: 220, type: !4499, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4527, retainedNodes: !4528)
!4527 = !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h59f64430fae1a5faE", scope: !45, file: !4340, line: 220, type: !4499, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4528 = !{!4529}
!4529 = !DILocalVariable(name: "self", arg: 1, scope: !4526, file: !4340, line: 220, type: !45)
!4530 = !DILocation(line: 220, column: 27, scope: !4526)
!4531 = !DILocation(line: 221, column: 39, scope: !4526)
!4532 = !DILocation(line: 221, column: 38, scope: !4526)
!4533 = !DILocation(line: 221, column: 9, scope: !4526)
!4534 = !DILocation(line: 222, column: 6, scope: !4526)
!4535 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a87644cc9aea53aE", scope: !4536, file: !4340, line: 232, type: !4537, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4539)
!4536 = !DINamespace(name: "{impl#2}", scope: !46)
!4537 = !DISubroutineType(types: !4538)
!4538 = !{!188, !73, !206}
!4539 = !{!4540, !4541}
!4540 = !DILocalVariable(name: "self", arg: 1, scope: !4535, file: !4340, line: 232, type: !73)
!4541 = !DILocalVariable(name: "f", arg: 2, scope: !4535, file: !4340, line: 232, type: !206)
!4542 = !DILocation(line: 232, column: 12, scope: !4535)
!4543 = !DILocation(line: 232, column: 19, scope: !4535)
!4544 = !DILocation(line: 233, column: 9, scope: !4535)
!4545 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !4546)
!4546 = distinct !DILocation(line: 234, column: 21, scope: !4535)
!4547 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !4548)
!4548 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4546)
!4549 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !4548)
!4550 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !4548)
!4551 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !4548)
!4552 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4546)
!4553 = !DILocation(line: 234, column: 21, scope: !4535)
!4554 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !4555)
!4555 = distinct !DILocation(line: 234, column: 21, scope: !4535)
!4556 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !4555)
!4557 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !4555)
!4558 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !4555)
!4559 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !4555)
!4560 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !4555)
!4561 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !4555)
!4562 = !DILocation(line: 236, column: 6, scope: !4535)
!4563 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e868140099e35ebE", scope: !4564, file: !4340, line: 248, type: !4537, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4565)
!4564 = !DINamespace(name: "{impl#4}", scope: !46)
!4565 = !{!4566, !4567}
!4566 = !DILocalVariable(name: "self", arg: 1, scope: !4563, file: !4340, line: 248, type: !73)
!4567 = !DILocalVariable(name: "f", arg: 2, scope: !4563, file: !4340, line: 248, type: !206)
!4568 = !DILocation(line: 248, column: 12, scope: !4563)
!4569 = !DILocation(line: 248, column: 19, scope: !4563)
!4570 = !DILocation(line: 249, column: 9, scope: !4563)
!4571 = !DILocation(line: 250, column: 6, scope: !4563)
!4572 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hd9682f0cf481abceE", scope: !4573, file: !4340, line: 277, type: !4472, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4574)
!4573 = !DINamespace(name: "{impl#8}", scope: !46)
!4574 = !{!4575, !4576}
!4575 = !DILocalVariable(name: "self", arg: 1, scope: !4572, file: !4340, line: 277, type: !45)
!4576 = !DILocalVariable(name: "rhs", arg: 2, scope: !4572, file: !4340, line: 277, type: !49)
!4577 = !DILocation(line: 277, column: 12, scope: !4572)
!4578 = !DILocation(line: 277, column: 18, scope: !4572)
!4579 = !DILocation(line: 278, column: 23, scope: !4572)
!4580 = !DILocation(line: 278, column: 9, scope: !4572)
!4581 = !DILocation(line: 279, column: 6, scope: !4572)
!4582 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h3f451532c46e1002E", scope: !4583, file: !4340, line: 348, type: !4584, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4586)
!4583 = !DINamespace(name: "{impl#17}", scope: !46)
!4584 = !DISubroutineType(types: !4585)
!4585 = !{!213, !73, !73}
!4586 = !{!4587, !4588, !4589, !4591, !4593}
!4587 = !DILocalVariable(name: "start", arg: 1, scope: !4582, file: !4340, line: 348, type: !73)
!4588 = !DILocalVariable(name: "end", arg: 2, scope: !4582, file: !4340, line: 348, type: !73)
!4589 = !DILocalVariable(name: "steps", scope: !4590, file: !4340, line: 349, type: !49, align: 8)
!4590 = distinct !DILexicalBlock(scope: !4582, file: !4340, line: 349, column: 9)
!4591 = !DILocalVariable(name: "residual", scope: !4592, file: !4340, line: 349, type: !3848, align: 1)
!4592 = distinct !DILexicalBlock(scope: !4582, file: !4340, line: 349, column: 51)
!4593 = !DILocalVariable(name: "val", scope: !4594, file: !4340, line: 349, type: !49, align: 8)
!4594 = distinct !DILexicalBlock(scope: !4582, file: !4340, line: 349, column: 25)
!4595 = !DILocation(line: 349, column: 51, scope: !4592)
!4596 = !DILocation(line: 348, column: 22, scope: !4582)
!4597 = !DILocation(line: 348, column: 36, scope: !4582)
!4598 = !DILocation(line: 349, column: 13, scope: !4590)
!4599 = !DILocation(line: 349, column: 25, scope: !4582)
!4600 = !DILocation(line: 349, column: 43, scope: !4582)
!4601 = !DILocation(line: 349, column: 25, scope: !4594)
!4602 = !DILocation(line: 352, column: 12, scope: !4590)
!4603 = !DILocation(line: 349, column: 25, scope: !4592)
!4604 = !DILocation(line: 357, column: 6, scope: !4582)
!4605 = !DILocation(line: 352, column: 34, scope: !4590)
!4606 = !DILocation(line: 352, column: 33, scope: !4590)
!4607 = !DILocation(line: 356, column: 25, scope: !4590)
!4608 = !DILocation(line: 356, column: 9, scope: !4590)
!4609 = !DILocation(line: 353, column: 21, scope: !4590)
!4610 = !DILocation(line: 353, column: 13, scope: !4590)
!4611 = !DILocation(line: 352, column: 9, scope: !4590)
!4612 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h69bfa1b06cba4173E", scope: !4583, file: !4340, line: 359, type: !4613, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4615)
!4613 = !DISubroutineType(types: !4614)
!4614 = !{!3837, !45, !9}
!4615 = !{!4616, !4617, !4618, !4620, !4622, !4624, !4626, !4628}
!4616 = !DILocalVariable(name: "start", arg: 1, scope: !4612, file: !4340, line: 359, type: !45)
!4617 = !DILocalVariable(name: "count", arg: 2, scope: !4612, file: !4340, line: 359, type: !9)
!4618 = !DILocalVariable(name: "offset", scope: !4619, file: !4340, line: 360, type: !49, align: 8)
!4619 = distinct !DILexicalBlock(scope: !4612, file: !4340, line: 360, column: 9)
!4620 = !DILocalVariable(name: "residual", scope: !4621, file: !4340, line: 360, type: !3848, align: 1)
!4621 = distinct !DILexicalBlock(scope: !4612, file: !4340, line: 360, column: 47)
!4622 = !DILocalVariable(name: "val", scope: !4623, file: !4340, line: 360, type: !49, align: 8)
!4623 = distinct !DILexicalBlock(scope: !4612, file: !4340, line: 360, column: 22)
!4624 = !DILocalVariable(name: "addr", scope: !4625, file: !4340, line: 365, type: !49, align: 8)
!4625 = distinct !DILexicalBlock(scope: !4619, file: !4340, line: 365, column: 9)
!4626 = !DILocalVariable(name: "residual", scope: !4627, file: !4340, line: 365, type: !3848, align: 1)
!4627 = distinct !DILexicalBlock(scope: !4619, file: !4340, line: 365, column: 51)
!4628 = !DILocalVariable(name: "val", scope: !4629, file: !4340, line: 365, type: !49, align: 8)
!4629 = distinct !DILexicalBlock(scope: !4619, file: !4340, line: 365, column: 24)
!4630 = !DILocation(line: 360, column: 47, scope: !4621)
!4631 = !DILocation(line: 365, column: 51, scope: !4627)
!4632 = !DILocation(line: 359, column: 24, scope: !4612)
!4633 = !DILocation(line: 359, column: 37, scope: !4612)
!4634 = !DILocation(line: 365, column: 13, scope: !4625)
!4635 = !DILocation(line: 360, column: 22, scope: !4612)
!4636 = !DILocation(line: 360, column: 13, scope: !4619)
!4637 = !DILocation(line: 360, column: 22, scope: !4623)
!4638 = !DILocation(line: 361, column: 12, scope: !4619)
!4639 = !DILocation(line: 360, column: 22, scope: !4621)
!4640 = !DILocation(line: 380, column: 6, scope: !4612)
!4641 = !DILocation(line: 365, column: 24, scope: !4619)
!4642 = !DILocation(line: 362, column: 20, scope: !4619)
!4643 = !DILocation(line: 1, column: 1, scope: !4644)
!4644 = !DILexicalBlockFile(scope: !4619, file: !4645, discriminator: 0)
!4645 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4646 = !DILocation(line: 365, column: 24, scope: !4629)
!4647 = !DILocation(line: 367, column: 29, scope: !4625)
!4648 = !DILocation(line: 367, column: 15, scope: !4625)
!4649 = !DILocation(line: 367, column: 9, scope: !4625)
!4650 = !DILocation(line: 365, column: 24, scope: !4627)
!4651 = !DILocation(line: 379, column: 24, scope: !4625)
!4652 = !DILocation(line: 379, column: 14, scope: !4625)
!4653 = !DILocation(line: 379, column: 9, scope: !4625)
!4654 = !DILocation(line: 370, column: 31, scope: !4625)
!4655 = !DILocation(line: 370, column: 17, scope: !4625)
!4656 = !DILocation(line: 374, column: 24, scope: !4625)
!4657 = !DILocation(line: 1, column: 1, scope: !4658)
!4658 = !DILexicalBlockFile(scope: !4625, file: !4645, discriminator: 0)
!4659 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17hb054a43fbd8a3bf4E", scope: !4583, file: !4340, line: 382, type: !4613, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4660)
!4660 = !{!4661, !4662, !4663, !4665, !4667, !4669, !4671, !4673}
!4661 = !DILocalVariable(name: "start", arg: 1, scope: !4659, file: !4340, line: 382, type: !45)
!4662 = !DILocalVariable(name: "count", arg: 2, scope: !4659, file: !4340, line: 382, type: !9)
!4663 = !DILocalVariable(name: "offset", scope: !4664, file: !4340, line: 383, type: !49, align: 8)
!4664 = distinct !DILexicalBlock(scope: !4659, file: !4340, line: 383, column: 9)
!4665 = !DILocalVariable(name: "residual", scope: !4666, file: !4340, line: 383, type: !3848, align: 1)
!4666 = distinct !DILexicalBlock(scope: !4659, file: !4340, line: 383, column: 47)
!4667 = !DILocalVariable(name: "val", scope: !4668, file: !4340, line: 383, type: !49, align: 8)
!4668 = distinct !DILexicalBlock(scope: !4659, file: !4340, line: 383, column: 22)
!4669 = !DILocalVariable(name: "addr", scope: !4670, file: !4340, line: 388, type: !49, align: 8)
!4670 = distinct !DILexicalBlock(scope: !4664, file: !4340, line: 388, column: 9)
!4671 = !DILocalVariable(name: "residual", scope: !4672, file: !4340, line: 388, type: !3848, align: 1)
!4672 = distinct !DILexicalBlock(scope: !4664, file: !4340, line: 388, column: 51)
!4673 = !DILocalVariable(name: "val", scope: !4674, file: !4340, line: 388, type: !49, align: 8)
!4674 = distinct !DILexicalBlock(scope: !4664, file: !4340, line: 388, column: 24)
!4675 = !DILocation(line: 383, column: 47, scope: !4666)
!4676 = !DILocation(line: 388, column: 51, scope: !4672)
!4677 = !DILocation(line: 382, column: 25, scope: !4659)
!4678 = !DILocation(line: 382, column: 38, scope: !4659)
!4679 = !DILocation(line: 388, column: 13, scope: !4670)
!4680 = !DILocation(line: 383, column: 22, scope: !4659)
!4681 = !DILocation(line: 383, column: 13, scope: !4664)
!4682 = !DILocation(line: 383, column: 22, scope: !4668)
!4683 = !DILocation(line: 384, column: 12, scope: !4664)
!4684 = !DILocation(line: 383, column: 22, scope: !4666)
!4685 = !DILocation(line: 403, column: 6, scope: !4659)
!4686 = !DILocation(line: 388, column: 24, scope: !4664)
!4687 = !DILocation(line: 385, column: 20, scope: !4664)
!4688 = !DILocation(line: 1, column: 1, scope: !4689)
!4689 = !DILexicalBlockFile(scope: !4664, file: !4645, discriminator: 0)
!4690 = !DILocation(line: 388, column: 24, scope: !4674)
!4691 = !DILocation(line: 390, column: 29, scope: !4670)
!4692 = !DILocation(line: 390, column: 15, scope: !4670)
!4693 = !DILocation(line: 390, column: 9, scope: !4670)
!4694 = !DILocation(line: 388, column: 24, scope: !4672)
!4695 = !DILocation(line: 402, column: 24, scope: !4670)
!4696 = !DILocation(line: 402, column: 14, scope: !4670)
!4697 = !DILocation(line: 402, column: 9, scope: !4670)
!4698 = !DILocation(line: 393, column: 31, scope: !4670)
!4699 = !DILocation(line: 393, column: 17, scope: !4670)
!4700 = !DILocation(line: 397, column: 24, scope: !4670)
!4701 = !DILocation(line: 1, column: 1, scope: !4702)
!4702 = !DILexicalBlockFile(scope: !4670, file: !4645, discriminator: 0)
!4703 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h8eb5d50bb5486349E", scope: !4704, file: !4340, line: 414, type: !4705, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4711)
!4704 = !DINamespace(name: "{impl#18}", scope: !46)
!4705 = !DISubroutineType(types: !4706)
!4706 = !{!188, !4707, !206}
!4707 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4708, size: 64, align: 64, dwarfAddressSpace: 0)
!4708 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !46, file: !2, size: 64, align: 64, elements: !4709, templateParams: !25, identifier: "b4f6819420460642c947dde568553a6d")
!4709 = !{!4710}
!4710 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4708, file: !2, baseType: !49, size: 64, align: 64)
!4711 = !{!4712, !4713}
!4712 = !DILocalVariable(name: "self", arg: 1, scope: !4703, file: !4340, line: 414, type: !4707)
!4713 = !DILocalVariable(name: "f", arg: 2, scope: !4703, file: !4340, line: 414, type: !206)
!4714 = !DILocation(line: 414, column: 12, scope: !4703)
!4715 = !DILocation(line: 414, column: 19, scope: !4703)
!4716 = !DILocation(line: 415, column: 9, scope: !4703)
!4717 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !4718)
!4718 = distinct !DILocation(line: 416, column: 21, scope: !4703)
!4719 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !4720)
!4720 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4718)
!4721 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !4720)
!4722 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !4720)
!4723 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !4720)
!4724 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4718)
!4725 = !DILocation(line: 416, column: 21, scope: !4703)
!4726 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !4727)
!4727 = distinct !DILocation(line: 416, column: 21, scope: !4703)
!4728 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !4727)
!4729 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !4727)
!4730 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !4727)
!4731 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !4727)
!4732 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !4727)
!4733 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !4727)
!4734 = !DILocation(line: 418, column: 6, scope: !4703)
!4735 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h51017f165fe68b94E", scope: !351, file: !4340, line: 428, type: !4736, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4738, retainedNodes: !4739)
!4736 = !DISubroutineType(types: !4737)
!4737 = !{!351, !49}
!4738 = !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h51017f165fe68b94E", scope: !351, file: !4340, line: 428, type: !4736, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4739 = !{!4740, !4741}
!4740 = !DILocalVariable(name: "addr", arg: 1, scope: !4735, file: !4340, line: 428, type: !49)
!4741 = !DILocalVariable(name: "p", scope: !4742, file: !4340, line: 431, type: !351, align: 8)
!4742 = distinct !DILexicalBlock(scope: !4735, file: !4340, line: 431, column: 13)
!4743 = !DILocation(line: 428, column: 22, scope: !4735)
!4744 = !DILocation(line: 430, column: 15, scope: !4735)
!4745 = !DILocation(line: 430, column: 9, scope: !4735)
!4746 = !DILocation(line: 431, column: 16, scope: !4735)
!4747 = !DILocation(line: 431, column: 16, scope: !4742)
!4748 = !DILocation(line: 434, column: 6, scope: !4735)
!4749 = !DILocation(line: 432, column: 23, scope: !4735)
!4750 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h2db0c6a9fe26982cE", scope: !351, file: !4340, line: 438, type: !4736, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4751, retainedNodes: !4752)
!4751 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h2db0c6a9fe26982cE", scope: !351, file: !4340, line: 438, type: !4736, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4752 = !{!4753}
!4753 = !DILocalVariable(name: "addr", arg: 1, scope: !4750, file: !4340, line: 438, type: !49)
!4754 = !DILocation(line: 438, column: 31, scope: !4750)
!4755 = !DILocation(line: 439, column: 18, scope: !4750)
!4756 = !DILocation(line: 439, column: 9, scope: !4750)
!4757 = !DILocation(line: 440, column: 6, scope: !4750)
!4758 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h246a7dfa6a672c9cE", scope: !351, file: !4340, line: 456, type: !4759, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4776, retainedNodes: !4777)
!4759 = !DISubroutineType(types: !4760)
!4760 = !{!4761, !49}
!4761 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !189, file: !2, size: 128, align: 64, elements: !4762, templateParams: !25, identifier: "cc3566443ac1c288372df9d5f71daab")
!4762 = !{!4763}
!4763 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4761, file: !2, size: 128, align: 64, elements: !4764, templateParams: !25, identifier: "8cfcdc8a8fe58c14b4640434ab5e0f43", discriminator: !4775)
!4764 = !{!4765, !4771}
!4765 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4763, file: !2, baseType: !4766, size: 128, align: 64, extraData: i64 0)
!4766 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4761, file: !2, size: 128, align: 64, elements: !4767, templateParams: !4769, identifier: "9dfc314599204f74320b2d11efac9eb")
!4767 = !{!4768}
!4768 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4766, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!4769 = !{!1113, !4770}
!4770 = !DITemplateTypeParameter(name: "E", type: !4708)
!4771 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4763, file: !2, baseType: !4772, size: 128, align: 64, extraData: i64 1)
!4772 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4761, file: !2, size: 128, align: 64, elements: !4773, templateParams: !4769, identifier: "3decef5ee2942b8eb2c1b15172df6443")
!4773 = !{!4774}
!4774 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4772, file: !2, baseType: !4708, size: 64, align: 64, offset: 64)
!4775 = !DIDerivedType(tag: DW_TAG_member, scope: !4761, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4776 = !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h246a7dfa6a672c9cE", scope: !351, file: !4340, line: 456, type: !4759, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4777 = !{!4778, !4779}
!4778 = !DILocalVariable(name: "addr", arg: 1, scope: !4758, file: !4340, line: 456, type: !49)
!4779 = !DILocalVariable(name: "p", scope: !4780, file: !4340, line: 457, type: !351, align: 8)
!4780 = distinct !DILexicalBlock(scope: !4758, file: !4340, line: 457, column: 9)
!4781 = !DILocation(line: 456, column: 26, scope: !4758)
!4782 = !DILocation(line: 457, column: 17, scope: !4758)
!4783 = !DILocation(line: 457, column: 13, scope: !4780)
!4784 = !DILocation(line: 458, column: 12, scope: !4780)
!4785 = !DILocation(line: 461, column: 17, scope: !4780)
!4786 = !DILocation(line: 461, column: 13, scope: !4780)
!4787 = !DILocation(line: 458, column: 9, scope: !4780)
!4788 = !DILocation(line: 459, column: 13, scope: !4780)
!4789 = !DILocation(line: 463, column: 6, scope: !4758)
!4790 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E", scope: !351, file: !4340, line: 473, type: !4791, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4793, retainedNodes: !4794)
!4791 = !DISubroutineType(types: !4792)
!4792 = !{!49, !351}
!4793 = !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h71c2ec7251b5a8a3E", scope: !351, file: !4340, line: 473, type: !4791, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!4794 = !{!4795}
!4795 = !DILocalVariable(name: "self", arg: 1, scope: !4790, file: !4340, line: 473, type: !351)
!4796 = !DILocation(line: 473, column: 25, scope: !4790)
!4797 = !DILocation(line: 475, column: 6, scope: !4790)
!4798 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E", scope: !351, file: !4340, line: 503, type: !4799, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4475, declaration: !4801, retainedNodes: !4802)
!4799 = !DISubroutineType(types: !4800)
!4800 = !{!351, !351, !49}
!4801 = !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h84240def1c36c954E", scope: !351, file: !4340, line: 503, type: !4799, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !4475)
!4802 = !{!4803, !4804}
!4803 = !DILocalVariable(name: "self", arg: 1, scope: !4798, file: !4340, line: 503, type: !351)
!4804 = !DILocalVariable(name: "align", arg: 2, scope: !4798, file: !4340, line: 503, type: !49)
!4805 = !DILocation(line: 503, column: 26, scope: !4798)
!4806 = !DILocation(line: 503, column: 32, scope: !4798)
!4807 = !DILocation(line: 507, column: 37, scope: !4798)
!4808 = !DILocation(line: 507, column: 18, scope: !4798)
!4809 = !DILocation(line: 507, column: 9, scope: !4798)
!4810 = !DILocation(line: 508, column: 6, scope: !4798)
!4811 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17h1ea69abc93838277E", scope: !351, file: !4340, line: 512, type: !4812, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4475, declaration: !4814, retainedNodes: !4815)
!4812 = !DISubroutineType(types: !4813)
!4813 = !{!306, !351, !49}
!4814 = !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17h1ea69abc93838277E", scope: !351, file: !4340, line: 512, type: !4812, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !4475)
!4815 = !{!4816, !4817}
!4816 = !DILocalVariable(name: "self", arg: 1, scope: !4811, file: !4340, line: 512, type: !351)
!4817 = !DILocalVariable(name: "align", arg: 2, scope: !4811, file: !4340, line: 512, type: !49)
!4818 = !DILocation(line: 512, column: 26, scope: !4811)
!4819 = !DILocation(line: 512, column: 32, scope: !4811)
!4820 = !DILocation(line: 516, column: 9, scope: !4811)
!4821 = !DILocation(line: 517, column: 6, scope: !4811)
!4822 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h88049d8dabadafd9E", scope: !4823, file: !4340, line: 521, type: !4824, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4826)
!4823 = !DINamespace(name: "{impl#20}", scope: !46)
!4824 = !DISubroutineType(types: !4825)
!4825 = !{!188, !643, !206}
!4826 = !{!4827, !4828}
!4827 = !DILocalVariable(name: "self", arg: 1, scope: !4822, file: !4340, line: 521, type: !643)
!4828 = !DILocalVariable(name: "f", arg: 2, scope: !4822, file: !4340, line: 521, type: !206)
!4829 = !DILocation(line: 521, column: 12, scope: !4822)
!4830 = !DILocation(line: 521, column: 19, scope: !4822)
!4831 = !DILocation(line: 522, column: 9, scope: !4822)
!4832 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !4833)
!4833 = distinct !DILocation(line: 523, column: 21, scope: !4822)
!4834 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !4835)
!4835 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4833)
!4836 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !4835)
!4837 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !4835)
!4838 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !4835)
!4839 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !4833)
!4840 = !DILocation(line: 523, column: 21, scope: !4822)
!4841 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !4842)
!4842 = distinct !DILocation(line: 523, column: 21, scope: !4822)
!4843 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !4842)
!4844 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !4842)
!4845 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !4842)
!4846 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !4842)
!4847 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !4842)
!4848 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !4842)
!4849 = !DILocation(line: 525, column: 6, scope: !4822)
!4850 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h5ace755f32f47e86E", scope: !46, file: !4340, line: 641, type: !4851, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4853)
!4851 = !DISubroutineType(types: !4852)
!4852 = !{!49, !49, !49}
!4853 = !{!4854, !4855}
!4854 = !DILocalVariable(name: "addr", arg: 1, scope: !4850, file: !4340, line: 641, type: !49)
!4855 = !DILocalVariable(name: "align", arg: 2, scope: !4850, file: !4340, line: 641, type: !49)
!4856 = !DILocation(line: 641, column: 25, scope: !4850)
!4857 = !DILocation(line: 641, column: 36, scope: !4850)
!4858 = !DILocalVariable(name: "self", arg: 1, scope: !4859, file: !1803, line: 2169, type: !49)
!4859 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17hd74f7b27936fe7b5E", scope: !1804, file: !1803, line: 2169, type: !4860, scopeLine: 2169, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4862)
!4860 = !DISubroutineType(types: !4861)
!4861 = !{!306, !49}
!4862 = !{!4858}
!4863 = !DILocation(line: 2169, column: 38, scope: !4859, inlinedAt: !4864)
!4864 = distinct !DILocation(line: 642, column: 13, scope: !4850)
!4865 = !DILocalVariable(name: "self", arg: 1, scope: !4866, file: !1803, line: 106, type: !49)
!4866 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17hc31db3c2b7550dd6E", scope: !1804, file: !1803, line: 106, type: !4867, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4869)
!4867 = !DISubroutineType(types: !4868)
!4868 = !{!28, !49}
!4869 = !{!4865}
!4870 = !DILocation(line: 106, column: 33, scope: !4866, inlinedAt: !4871)
!4871 = distinct !DILocation(line: 2170, column: 13, scope: !4859, inlinedAt: !4864)
!4872 = !DILocation(line: 107, column: 13, scope: !4866, inlinedAt: !4871)
!4873 = !DILocation(line: 2170, column: 13, scope: !4859, inlinedAt: !4864)
!4874 = !DILocation(line: 642, column: 5, scope: !4850)
!4875 = !DILocation(line: 643, column: 13, scope: !4850)
!4876 = !DILocation(line: 643, column: 12, scope: !4850)
!4877 = !DILocation(line: 643, column: 5, scope: !4850)
!4878 = !DILocation(line: 644, column: 2, scope: !4850)
!4879 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h3ff55a01ce079423E", scope: !4881, file: !4880, line: 69, type: !4883, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4889)
!4880 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!4881 = !DINamespace(name: "{impl#0}", scope: !4882)
!4882 = !DINamespace(name: "segmentation", scope: !385)
!4883 = !DISubroutineType(types: !4884)
!4884 = !{null, !4885}
!4885 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !4886, file: !2, size: 16, align: 16, elements: !4887, templateParams: !25, identifier: "35f8cf6006e3d2c5fda6afb5c493e491")
!4886 = !DINamespace(name: "segmentation", scope: !779)
!4887 = !{!4888}
!4888 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4885, file: !2, baseType: !19, size: 16, align: 16)
!4889 = !{!4890}
!4890 = !DILocalVariable(name: "sel", arg: 1, scope: !4879, file: !4880, line: 69, type: !4885)
!4891 = !DILocation(line: 69, column: 23, scope: !4879)
!4892 = !DILocalVariable(name: "small", arg: 1, scope: !4893, file: !3617, line: 52, type: !19)
!4893 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17he9763f9d3d53b307E", scope: !4894, file: !3617, line: 52, type: !4895, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4897)
!4894 = !DINamespace(name: "{impl#46}", scope: !3620)
!4895 = !DISubroutineType(types: !4896)
!4896 = !{!49, !19}
!4897 = !{!4892}
!4898 = !DILocation(line: 52, column: 21, scope: !4893, inlinedAt: !4899)
!4899 = distinct !DILocation(line: 77, column: 31, scope: !4879)
!4900 = !DILocation(line: 53, column: 17, scope: !4893, inlinedAt: !4899)
!4901 = !DILocation(line: 71, column: 13, scope: !4879)
!4902 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!4903 = !DILocation(line: 82, column: 6, scope: !4879)
!4904 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h19d439e155b29999E", scope: !4905, file: !4880, line: 100, type: !4906, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4908, retainedNodes: !25)
!4905 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !4886, file: !2, align: 8, elements: !25, identifier: "188cfff9e6a6bb8a755451e3c07e2dac")
!4906 = !DISubroutineType(types: !4907)
!4907 = !{null}
!4908 = !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h19d439e155b29999E", scope: !4905, file: !4880, line: 100, type: !4906, scopeLine: 100, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!4909 = !DILocation(line: 102, column: 13, scope: !4904)
!4910 = !{i32 43256}
!4911 = !DILocation(line: 104, column: 6, scope: !4904)
!4912 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h02564252d995bc62E", scope: !383, file: !4913, line: 55, type: !4914, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4931, retainedNodes: !4932)
!4913 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!4914 = !DISubroutineType(types: !4915)
!4915 = !{!4916, !19}
!4916 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !189, file: !2, size: 128, align: 64, elements: !4917, templateParams: !25, identifier: "d55c1f1980957788c61558eea1c770d5")
!4917 = !{!4918}
!4918 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4916, file: !2, size: 128, align: 64, elements: !4919, templateParams: !25, identifier: "9ee2cb90efb601c3af2bc07fda303f6f", discriminator: !4930)
!4919 = !{!4920, !4926}
!4920 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4918, file: !2, baseType: !4921, size: 128, align: 64, extraData: i64 0)
!4921 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4916, file: !2, size: 128, align: 64, elements: !4922, templateParams: !4924, identifier: "1b66839589fb813a912c239c08f5d665")
!4922 = !{!4923}
!4923 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4921, file: !2, baseType: !383, size: 16, align: 16, offset: 64)
!4924 = !{!1127, !4925}
!4925 = !DITemplateTypeParameter(name: "E", type: !115)
!4926 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4918, file: !2, baseType: !4927, size: 128, align: 64)
!4927 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4916, file: !2, size: 128, align: 64, elements: !4928, templateParams: !4924, identifier: "ba5cdec443d8fa002d764cd6bd1be539")
!4928 = !{!4929}
!4929 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4927, file: !2, baseType: !115, size: 128, align: 64)
!4930 = !DIDerivedType(tag: DW_TAG_member, scope: !4916, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4931 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h02564252d995bc62E", scope: !383, file: !4913, line: 55, type: !4914, scopeLine: 55, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!4932 = !{!4933}
!4933 = !DILocalVariable(name: "pcid", arg: 1, scope: !4912, file: !4913, line: 55, type: !19)
!4934 = !DILocation(line: 55, column: 22, scope: !4912)
!4935 = !DILocation(line: 56, column: 12, scope: !4912)
!4936 = !DILocation(line: 59, column: 16, scope: !4912)
!4937 = !DILocation(line: 59, column: 13, scope: !4912)
!4938 = !DILocation(line: 56, column: 9, scope: !4912)
!4939 = !DILocation(line: 57, column: 13, scope: !4912)
!4940 = !DILocation(line: 61, column: 6, scope: !4912)
!4941 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h37ee5cbb766e503dE", scope: !383, file: !4913, line: 64, type: !4942, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4944, retainedNodes: !4945)
!4942 = !DISubroutineType(types: !4943)
!4943 = !{!19, !382}
!4944 = !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h37ee5cbb766e503dE", scope: !383, file: !4913, line: 64, type: !4942, scopeLine: 64, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!4945 = !{!4946}
!4946 = !DILocalVariable(name: "self", arg: 1, scope: !4941, file: !4913, line: 64, type: !382)
!4947 = !DILocation(line: 64, column: 24, scope: !4941)
!4948 = !DILocation(line: 65, column: 9, scope: !4941)
!4949 = !DILocation(line: 66, column: 6, scope: !4941)
!4950 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17hbd020d83b11ccbc5E", scope: !795, file: !4951, line: 83, type: !4952, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4967, retainedNodes: !4968)
!4951 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!4952 = !DISubroutineType(types: !4953)
!4953 = !{!4954, !119}
!4954 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !4955, templateParams: !25, identifier: "c5fe3d3d30045fa5d452734c61a143cd")
!4955 = !{!4956}
!4956 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4954, file: !2, size: 8, align: 8, elements: !4957, templateParams: !25, identifier: "c496098671d913581e8cecff241ff01", discriminator: !4966)
!4957 = !{!4958, !4962}
!4958 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4956, file: !2, baseType: !4959, size: 8, align: 8, extraData: i64 4)
!4959 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4954, file: !2, size: 8, align: 8, elements: !25, templateParams: !4960, identifier: "38f0dd1b7d741caaecd290923c687439")
!4960 = !{!4961}
!4961 = !DITemplateTypeParameter(name: "T", type: !795)
!4962 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4956, file: !2, baseType: !4963, size: 8, align: 8)
!4963 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4954, file: !2, size: 8, align: 8, elements: !4964, templateParams: !4960, identifier: "f9d19129ffa5f311fff54530b5c94f7d")
!4964 = !{!4965}
!4965 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4963, file: !2, baseType: !795, size: 8, align: 8)
!4966 = !DIDerivedType(tag: DW_TAG_member, scope: !4954, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!4967 = !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17hbd020d83b11ccbc5E", scope: !795, file: !4951, line: 83, type: !4952, scopeLine: 83, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!4968 = !{!4969}
!4969 = !DILocalVariable(name: "n", arg: 1, scope: !4950, file: !4951, line: 83, type: !119)
!4970 = !DILocation(line: 83, column: 22, scope: !4950)
!4971 = !DILocation(line: 84, column: 9, scope: !4950)
!4972 = !DILocation(line: 89, column: 18, scope: !4950)
!4973 = !DILocation(line: 85, column: 23, scope: !4950)
!4974 = !DILocation(line: 85, column: 18, scope: !4950)
!4975 = !DILocation(line: 85, column: 32, scope: !4950)
!4976 = !DILocation(line: 86, column: 23, scope: !4950)
!4977 = !DILocation(line: 86, column: 18, scope: !4950)
!4978 = !DILocation(line: 86, column: 32, scope: !4950)
!4979 = !DILocation(line: 87, column: 23, scope: !4950)
!4980 = !DILocation(line: 87, column: 18, scope: !4950)
!4981 = !DILocation(line: 87, column: 32, scope: !4950)
!4982 = !DILocation(line: 88, column: 23, scope: !4950)
!4983 = !DILocation(line: 88, column: 18, scope: !4950)
!4984 = !DILocation(line: 88, column: 32, scope: !4950)
!4985 = !DILocation(line: 91, column: 6, scope: !4950)
!4986 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h8baa7ed21f815ac5E", scope: !795, file: !4951, line: 94, type: !4987, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !4989, retainedNodes: !4990)
!4987 = !DISubroutineType(types: !4988)
!4988 = !{!119, !795}
!4989 = !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h8baa7ed21f815ac5E", scope: !795, file: !4951, line: 94, type: !4987, scopeLine: 94, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!4990 = !{!4991}
!4991 = !DILocalVariable(name: "self", arg: 1, scope: !4986, file: !4951, line: 94, type: !795)
!4992 = !DILocation(line: 94, column: 22, scope: !4986)
!4993 = !DILocation(line: 95, column: 15, scope: !4986)
!4994 = !DILocation(line: 95, column: 9, scope: !4986)
!4995 = !DILocation(line: 96, column: 26, scope: !4986)
!4996 = !DILocation(line: 97, column: 26, scope: !4986)
!4997 = !DILocation(line: 98, column: 26, scope: !4986)
!4998 = !DILocation(line: 99, column: 26, scope: !4986)
!4999 = !DILocation(line: 101, column: 6, scope: !4986)
!5000 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17hda4c451dfa608482E", scope: !5001, file: !4951, line: 153, type: !5004, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5006, retainedNodes: !5007)
!5001 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !778, file: !2, size: 64, align: 64, elements: !5002, templateParams: !25, identifier: "57746a67e640029b14d42593ac4a8d7f")
!5002 = !{!5003}
!5003 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5001, file: !2, baseType: !49, size: 64, align: 64)
!5004 = !DISubroutineType(types: !5005)
!5005 = !{!5001, !795}
!5006 = !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17hda4c451dfa608482E", scope: !5001, file: !4951, line: 153, type: !5004, scopeLine: 153, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5007 = !{!5008}
!5008 = !DILocalVariable(name: "n", arg: 1, scope: !5000, file: !4951, line: 153, type: !795)
!5009 = !DILocation(line: 153, column: 17, scope: !5000)
!5010 = !DILocation(line: 154, column: 15, scope: !5000)
!5011 = !DILocation(line: 154, column: 9, scope: !5000)
!5012 = !DILocation(line: 155, column: 48, scope: !5000)
!5013 = !DILocation(line: 156, column: 48, scope: !5000)
!5014 = !DILocation(line: 157, column: 48, scope: !5000)
!5015 = !DILocation(line: 158, column: 48, scope: !5000)
!5016 = !DILocation(line: 160, column: 6, scope: !5000)
!5017 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h6ee00d5c314825caE", scope: !5018, file: !4951, line: 215, type: !5021, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5023, retainedNodes: !5024)
!5018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !778, file: !2, size: 64, align: 64, elements: !5019, templateParams: !25, identifier: "b909c1e09f27fb6813db7a9ec53109e")
!5019 = !{!5020}
!5020 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5018, file: !2, baseType: !49, size: 64, align: 64)
!5021 = !DISubroutineType(types: !5022)
!5022 = !{!5018, !795}
!5023 = !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h6ee00d5c314825caE", scope: !5018, file: !4951, line: 215, type: !5021, scopeLine: 215, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5024 = !{!5025}
!5025 = !DILocalVariable(name: "n", arg: 1, scope: !5017, file: !4951, line: 215, type: !795)
!5026 = !DILocation(line: 215, column: 36, scope: !5017)
!5027 = !DILocation(line: 216, column: 15, scope: !5017)
!5028 = !DILocation(line: 216, column: 9, scope: !5017)
!5029 = !DILocation(line: 217, column: 48, scope: !5017)
!5030 = !DILocation(line: 218, column: 48, scope: !5017)
!5031 = !DILocation(line: 219, column: 48, scope: !5017)
!5032 = !DILocation(line: 220, column: 48, scope: !5017)
!5033 = !DILocation(line: 222, column: 6, scope: !5017)
!5034 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17hb7fac403dedf8480E", scope: !5018, file: !4951, line: 225, type: !5021, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5035, retainedNodes: !5036)
!5035 = !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17hb7fac403dedf8480E", scope: !5018, file: !4951, line: 225, type: !5021, scopeLine: 225, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5036 = !{!5037}
!5037 = !DILocalVariable(name: "n", arg: 1, scope: !5034, file: !4951, line: 225, type: !795)
!5038 = !DILocation(line: 225, column: 37, scope: !5034)
!5039 = !DILocation(line: 226, column: 15, scope: !5034)
!5040 = !DILocation(line: 226, column: 9, scope: !5034)
!5041 = !DILocation(line: 227, column: 48, scope: !5034)
!5042 = !DILocation(line: 228, column: 48, scope: !5034)
!5043 = !DILocation(line: 229, column: 48, scope: !5034)
!5044 = !DILocation(line: 230, column: 48, scope: !5034)
!5045 = !DILocation(line: 232, column: 6, scope: !5034)
!5046 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h4d847344212ce086E", scope: !777, file: !4951, line: 254, type: !5047, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5049, retainedNodes: !5050)
!5047 = !DISubroutineType(types: !5048)
!5048 = !{!2945, !49}
!5049 = !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h4d847344212ce086E", scope: !777, file: !4951, line: 254, type: !5047, scopeLine: 254, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5050 = !{!5051}
!5051 = !DILocalVariable(name: "bits", arg: 1, scope: !5046, file: !4951, line: 254, type: !49)
!5052 = !DILocation(line: 254, column: 28, scope: !5046)
!5053 = !DILocation(line: 255, column: 9, scope: !5046)
!5054 = !DILocation(line: 260, column: 18, scope: !5046)
!5055 = !DILocation(line: 256, column: 26, scope: !5046)
!5056 = !DILocation(line: 256, column: 21, scope: !5046)
!5057 = !DILocation(line: 256, column: 52, scope: !5046)
!5058 = !DILocation(line: 257, column: 26, scope: !5046)
!5059 = !DILocation(line: 257, column: 21, scope: !5046)
!5060 = !DILocation(line: 257, column: 42, scope: !5046)
!5061 = !DILocation(line: 258, column: 26, scope: !5046)
!5062 = !DILocation(line: 258, column: 21, scope: !5046)
!5063 = !DILocation(line: 258, column: 45, scope: !5046)
!5064 = !DILocation(line: 259, column: 26, scope: !5046)
!5065 = !DILocation(line: 259, column: 21, scope: !5046)
!5066 = !DILocation(line: 259, column: 47, scope: !5046)
!5067 = !DILocation(line: 262, column: 6, scope: !5046)
!5068 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h4fdc4bbc6345948eE", scope: !777, file: !4951, line: 264, type: !5069, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5071, retainedNodes: !5072)
!5069 = !DISubroutineType(types: !5070)
!5070 = !{!1304, !795}
!5071 = !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h4fdc4bbc6345948eE", scope: !777, file: !4951, line: 264, type: !5069, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!5072 = !{!5073, !5074}
!5073 = !DILocalVariable(name: "n", arg: 1, scope: !5068, file: !4951, line: 264, type: !795)
!5074 = !DILocalVariable(name: "lsb", scope: !5075, file: !4951, line: 265, type: !9, align: 8)
!5075 = distinct !DILexicalBlock(scope: !5068, file: !4951, line: 265, column: 9)
!5076 = !DILocation(line: 264, column: 24, scope: !5068)
!5077 = !DILocation(line: 265, column: 29, scope: !5068)
!5078 = !DILocation(line: 265, column: 25, scope: !5068)
!5079 = !DILocation(line: 265, column: 19, scope: !5068)
!5080 = !DILocation(line: 265, column: 13, scope: !5075)
!5081 = !DILocation(line: 266, column: 14, scope: !5075)
!5082 = !DILocation(line: 266, column: 9, scope: !5075)
!5083 = !DILocation(line: 267, column: 6, scope: !5068)
!5084 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17hcdaf868cb31e21deE", scope: !785, file: !4951, line: 289, type: !5085, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5087, retainedNodes: !5088)
!5085 = !DISubroutineType(types: !5086)
!5086 = !{!2977, !9}
!5087 = !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17hcdaf868cb31e21deE", scope: !785, file: !4951, line: 289, type: !5085, scopeLine: 289, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5088 = !{!5089}
!5089 = !DILocalVariable(name: "size", arg: 1, scope: !5084, file: !4951, line: 289, type: !9)
!5090 = !DILocation(line: 289, column: 22, scope: !5084)
!5091 = !DILocation(line: 290, column: 9, scope: !5084)
!5092 = !DILocation(line: 295, column: 18, scope: !5084)
!5093 = !DILocation(line: 291, column: 23, scope: !5084)
!5094 = !DILocation(line: 291, column: 18, scope: !5084)
!5095 = !DILocation(line: 291, column: 37, scope: !5084)
!5096 = !DILocation(line: 292, column: 23, scope: !5084)
!5097 = !DILocation(line: 292, column: 18, scope: !5084)
!5098 = !DILocation(line: 292, column: 37, scope: !5084)
!5099 = !DILocation(line: 293, column: 23, scope: !5084)
!5100 = !DILocation(line: 293, column: 18, scope: !5084)
!5101 = !DILocation(line: 293, column: 37, scope: !5084)
!5102 = !DILocation(line: 294, column: 23, scope: !5084)
!5103 = !DILocation(line: 294, column: 18, scope: !5084)
!5104 = !DILocation(line: 294, column: 37, scope: !5084)
!5105 = !DILocation(line: 297, column: 6, scope: !5084)
!5106 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h76cf805f4345d5c0E", scope: !785, file: !4951, line: 300, type: !5107, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5109, retainedNodes: !5110)
!5107 = !DISubroutineType(types: !5108)
!5108 = !{!2977, !49}
!5109 = !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h76cf805f4345d5c0E", scope: !785, file: !4951, line: 300, type: !5107, scopeLine: 300, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5110 = !{!5111}
!5111 = !DILocalVariable(name: "bits", arg: 1, scope: !5106, file: !4951, line: 300, type: !49)
!5112 = !DILocation(line: 300, column: 28, scope: !5106)
!5113 = !DILocation(line: 301, column: 9, scope: !5106)
!5114 = !DILocation(line: 306, column: 18, scope: !5106)
!5115 = !DILocation(line: 302, column: 26, scope: !5106)
!5116 = !DILocation(line: 302, column: 21, scope: !5106)
!5117 = !DILocation(line: 302, column: 40, scope: !5106)
!5118 = !DILocation(line: 303, column: 26, scope: !5106)
!5119 = !DILocation(line: 303, column: 21, scope: !5106)
!5120 = !DILocation(line: 303, column: 40, scope: !5106)
!5121 = !DILocation(line: 304, column: 26, scope: !5106)
!5122 = !DILocation(line: 304, column: 21, scope: !5106)
!5123 = !DILocation(line: 304, column: 40, scope: !5106)
!5124 = !DILocation(line: 305, column: 26, scope: !5106)
!5125 = !DILocation(line: 305, column: 21, scope: !5106)
!5126 = !DILocation(line: 305, column: 40, scope: !5106)
!5127 = !DILocation(line: 308, column: 6, scope: !5106)
!5128 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h7e5b0d53b724ed79E", scope: !785, file: !4951, line: 310, type: !5069, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5129, retainedNodes: !5130)
!5129 = !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h7e5b0d53b724ed79E", scope: !785, file: !4951, line: 310, type: !5069, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!5130 = !{!5131, !5132}
!5131 = !DILocalVariable(name: "n", arg: 1, scope: !5128, file: !4951, line: 310, type: !795)
!5132 = !DILocalVariable(name: "lsb", scope: !5133, file: !4951, line: 311, type: !9, align: 8)
!5133 = distinct !DILexicalBlock(scope: !5128, file: !4951, line: 311, column: 9)
!5134 = !DILocation(line: 310, column: 24, scope: !5128)
!5135 = !DILocation(line: 311, column: 29, scope: !5128)
!5136 = !DILocation(line: 311, column: 25, scope: !5128)
!5137 = !DILocation(line: 311, column: 19, scope: !5128)
!5138 = !DILocation(line: 311, column: 13, scope: !5133)
!5139 = !DILocation(line: 312, column: 14, scope: !5133)
!5140 = !DILocation(line: 312, column: 9, scope: !5133)
!5141 = !DILocation(line: 313, column: 6, scope: !5128)
!5142 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17hefe2f965a8b3de7cE", scope: !5143, file: !4951, line: 326, type: !5144, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5149)
!5143 = !DINamespace(name: "{impl#5}", scope: !778)
!5144 = !DISubroutineType(types: !5145)
!5145 = !{!5146, !5018}
!5146 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !778, file: !2, size: 64, align: 64, elements: !5147, templateParams: !25, identifier: "f8ffcd3eb41a04b178048db9eb8e8e80")
!5147 = !{!5148}
!5148 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5146, file: !2, baseType: !49, size: 64, align: 64)
!5149 = !{!5150}
!5150 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5142, file: !4951, line: 326, type: !5018)
!5151 = !DILocation(line: 326, column: 13, scope: !5142)
!5152 = !DILocation(line: 327, column: 34, scope: !5142)
!5153 = !DILocation(line: 327, column: 9, scope: !5142)
!5154 = !DILocation(line: 328, column: 6, scope: !5142)
!5155 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17hb08fbe1057b3bb9fE", scope: !5146, file: !4951, line: 332, type: !5156, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5158, retainedNodes: !5159)
!5156 = !DISubroutineType(types: !5157)
!5157 = !{!49}
!5158 = !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17hb08fbe1057b3bb9fE", scope: !5146, file: !4951, line: 332, type: !5156, scopeLine: 332, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5159 = !{!5160, !5162}
!5160 = !DILocalVariable(name: "field_valid_bits", scope: !5161, file: !4951, line: 333, type: !49, align: 8)
!5161 = distinct !DILexicalBlock(scope: !5155, file: !4951, line: 333, column: 9)
!5162 = !DILocalVariable(name: "flag_valid_bits", scope: !5163, file: !4951, line: 334, type: !49, align: 8)
!5163 = distinct !DILexicalBlock(scope: !5161, file: !4951, line: 334, column: 9)
!5164 = !DILocation(line: 333, column: 32, scope: !5155)
!5165 = !DILocation(line: 333, column: 13, scope: !5161)
!5166 = !DILocation(line: 334, column: 31, scope: !5161)
!5167 = !DILocation(line: 334, column: 13, scope: !5163)
!5168 = !DILocation(line: 335, column: 9, scope: !5163)
!5169 = !DILocation(line: 336, column: 6, scope: !5155)
!5170 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h10674f26e555a75fE", scope: !5146, file: !4951, line: 350, type: !5171, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5173, retainedNodes: !5174)
!5171 = !DISubroutineType(types: !5172)
!5172 = !{!5146, !49}
!5173 = !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h10674f26e555a75fE", scope: !5146, file: !4951, line: 350, type: !5171, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!5174 = !{!5175}
!5175 = !DILocalVariable(name: "bits", arg: 1, scope: !5170, file: !4951, line: 350, type: !49)
!5176 = !DILocation(line: 350, column: 37, scope: !5170)
!5177 = !DILocation(line: 352, column: 26, scope: !5170)
!5178 = !DILocation(line: 352, column: 19, scope: !5170)
!5179 = !DILocation(line: 351, column: 9, scope: !5170)
!5180 = !DILocation(line: 354, column: 6, scope: !5170)
!5181 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h9c0680f2fc991ae5E", scope: !5146, file: !4951, line: 407, type: !5182, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5185, retainedNodes: !5186)
!5182 = !DISubroutineType(types: !5183)
!5183 = !{!777, !5184, !795}
!5184 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5146, size: 64, align: 64, dwarfAddressSpace: 0)
!5185 = !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h9c0680f2fc991ae5E", scope: !5146, file: !4951, line: 407, type: !5182, scopeLine: 407, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5186 = !{!5187, !5188, !5189}
!5187 = !DILocalVariable(name: "self", arg: 1, scope: !5181, file: !4951, line: 407, type: !5184)
!5188 = !DILocalVariable(name: "n", arg: 2, scope: !5181, file: !4951, line: 407, type: !795)
!5189 = !DILocalVariable(name: "condition", scope: !5190, file: !4951, line: 408, type: !49, align: 8)
!5190 = distinct !DILexicalBlock(scope: !5181, file: !4951, line: 408, column: 9)
!5191 = !DILocation(line: 407, column: 22, scope: !5181)
!5192 = !DILocation(line: 407, column: 29, scope: !5181)
!5193 = !DILocation(line: 408, column: 44, scope: !5181)
!5194 = !DILocation(line: 408, column: 25, scope: !5181)
!5195 = !DILocation(line: 408, column: 13, scope: !5190)
!5196 = !DILocation(line: 409, column: 9, scope: !5190)
!5197 = !DILocation(line: 410, column: 6, scope: !5181)
!5198 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h4fbb3ac04e09a63eE", scope: !5146, file: !4951, line: 413, type: !5199, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5202, retainedNodes: !5203)
!5199 = !DISubroutineType(types: !5200)
!5200 = !{null, !5201, !795, !777}
!5201 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5146, size: 64, align: 64, dwarfAddressSpace: 0)
!5202 = !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h4fbb3ac04e09a63eE", scope: !5146, file: !4951, line: 413, type: !5199, scopeLine: 413, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5203 = !{!5204, !5205, !5206}
!5204 = !DILocalVariable(name: "self", arg: 1, scope: !5198, file: !4951, line: 413, type: !5201)
!5205 = !DILocalVariable(name: "n", arg: 2, scope: !5198, file: !4951, line: 413, type: !795)
!5206 = !DILocalVariable(name: "condition", arg: 3, scope: !5198, file: !4951, line: 413, type: !777)
!5207 = !DILocation(line: 413, column: 26, scope: !5198)
!5208 = !DILocation(line: 413, column: 37, scope: !5198)
!5209 = !DILocation(line: 413, column: 68, scope: !5198)
!5210 = !DILocation(line: 415, column: 23, scope: !5198)
!5211 = !DILocation(line: 415, column: 58, scope: !5198)
!5212 = !DILocation(line: 414, column: 9, scope: !5198)
!5213 = !DILocation(line: 416, column: 6, scope: !5198)
!5214 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17hba4eba88071b1e0aE", scope: !5146, file: !4951, line: 419, type: !5215, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5217, retainedNodes: !5218)
!5215 = !DISubroutineType(types: !5216)
!5216 = !{!785, !5184, !795}
!5217 = !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17hba4eba88071b1e0aE", scope: !5146, file: !4951, line: 419, type: !5215, scopeLine: 419, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5218 = !{!5219, !5220, !5221}
!5219 = !DILocalVariable(name: "self", arg: 1, scope: !5214, file: !4951, line: 419, type: !5184)
!5220 = !DILocalVariable(name: "n", arg: 2, scope: !5214, file: !4951, line: 419, type: !795)
!5221 = !DILocalVariable(name: "size", scope: !5222, file: !4951, line: 420, type: !49, align: 8)
!5222 = distinct !DILexicalBlock(scope: !5214, file: !4951, line: 420, column: 9)
!5223 = !DILocation(line: 419, column: 17, scope: !5214)
!5224 = !DILocation(line: 419, column: 24, scope: !5214)
!5225 = !DILocation(line: 420, column: 39, scope: !5214)
!5226 = !DILocation(line: 420, column: 20, scope: !5214)
!5227 = !DILocation(line: 420, column: 13, scope: !5222)
!5228 = !DILocation(line: 421, column: 9, scope: !5222)
!5229 = !DILocation(line: 422, column: 6, scope: !5214)
!5230 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17h3111206589001ee2E", scope: !5146, file: !4951, line: 425, type: !5231, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5233, retainedNodes: !5234)
!5231 = !DISubroutineType(types: !5232)
!5232 = !{null, !5201, !795, !785}
!5233 = !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17h3111206589001ee2E", scope: !5146, file: !4951, line: 425, type: !5231, scopeLine: 425, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5234 = !{!5235, !5236, !5237}
!5235 = !DILocalVariable(name: "self", arg: 1, scope: !5230, file: !4951, line: 425, type: !5201)
!5236 = !DILocalVariable(name: "n", arg: 2, scope: !5230, file: !4951, line: 425, type: !795)
!5237 = !DILocalVariable(name: "size", arg: 3, scope: !5230, file: !4951, line: 425, type: !785)
!5238 = !DILocation(line: 425, column: 21, scope: !5230)
!5239 = !DILocation(line: 425, column: 32, scope: !5230)
!5240 = !DILocation(line: 425, column: 63, scope: !5230)
!5241 = !DILocation(line: 427, column: 23, scope: !5230)
!5242 = !DILocation(line: 427, column: 53, scope: !5230)
!5243 = !DILocation(line: 426, column: 9, scope: !5230)
!5244 = !DILocation(line: 428, column: 6, scope: !5230)
!5245 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17hf60a517281833b0cE", scope: !4885, file: !5246, line: 88, type: !5247, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5249, retainedNodes: !5250)
!5246 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5247 = !DISubroutineType(types: !5248)
!5248 = !{!19, !4885}
!5249 = !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17hf60a517281833b0cE", scope: !4885, file: !5246, line: 88, type: !5247, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!5250 = !{!5251}
!5251 = !DILocalVariable(name: "self", arg: 1, scope: !5245, file: !5246, line: 88, type: !4885)
!5252 = !DILocation(line: 88, column: 18, scope: !5245)
!5253 = !DILocation(line: 89, column: 9, scope: !5245)
!5254 = !DILocation(line: 90, column: 6, scope: !5245)
!5255 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h19af876f410506f2E", scope: !4885, file: !5246, line: 94, type: !5256, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5258, retainedNodes: !5259)
!5256 = !DISubroutineType(types: !5257)
!5257 = !{!255, !4885}
!5258 = !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h19af876f410506f2E", scope: !4885, file: !5246, line: 94, type: !5256, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!5259 = !{!5260}
!5260 = !DILocalVariable(name: "self", arg: 1, scope: !5255, file: !5246, line: 94, type: !4885)
!5261 = !DILocation(line: 94, column: 16, scope: !5255)
!5262 = !DILocation(line: 95, column: 50, scope: !5255)
!5263 = !DILocation(line: 95, column: 34, scope: !5255)
!5264 = !DILocation(line: 95, column: 9, scope: !5255)
!5265 = !DILocation(line: 96, column: 6, scope: !5255)
!5266 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h75e91615fd10c386E", scope: !5267, file: !5246, line: 106, type: !5268, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5271)
!5267 = !DINamespace(name: "{impl#1}", scope: !4886)
!5268 = !DISubroutineType(types: !5269)
!5269 = !{!188, !5270, !206}
!5270 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !4885, size: 64, align: 64, dwarfAddressSpace: 0)
!5271 = !{!5272, !5273, !5274}
!5272 = !DILocalVariable(name: "self", arg: 1, scope: !5266, file: !5246, line: 106, type: !5270)
!5273 = !DILocalVariable(name: "f", arg: 2, scope: !5266, file: !5246, line: 106, type: !206)
!5274 = !DILocalVariable(name: "s", scope: !5275, file: !5246, line: 107, type: !5276, align: 8)
!5275 = distinct !DILexicalBlock(scope: !5266, file: !5246, line: 107, column: 9)
!5276 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1598, file: !2, size: 128, align: 64, elements: !5277, templateParams: !25, identifier: "66c6f467b96e49cd3192d96d00522fcf")
!5277 = !{!5278, !5279, !5280}
!5278 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5276, file: !2, baseType: !206, size: 64, align: 64)
!5279 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5276, file: !2, baseType: !188, size: 8, align: 8, offset: 64)
!5280 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5276, file: !2, baseType: !306, size: 8, align: 8, offset: 72)
!5281 = !DILocation(line: 106, column: 12, scope: !5266)
!5282 = !DILocation(line: 106, column: 19, scope: !5266)
!5283 = !DILocation(line: 107, column: 13, scope: !5275)
!5284 = !DILocation(line: 107, column: 21, scope: !5266)
!5285 = !DILocation(line: 108, column: 27, scope: !5275)
!5286 = !DILocation(line: 108, column: 9, scope: !5275)
!5287 = !DILocation(line: 109, column: 25, scope: !5275)
!5288 = !DILocation(line: 109, column: 9, scope: !5275)
!5289 = !DILocation(line: 110, column: 9, scope: !5275)
!5290 = !DILocation(line: 111, column: 6, scope: !5266)
!5291 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h2712f88c47a1f569E", scope: !5293, file: !5292, line: 177, type: !5298, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5305, retainedNodes: !5306)
!5292 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5293 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5294, file: !2, size: 576, align: 64, elements: !5295, templateParams: !25, identifier: "1353a19bd08e370f1a1e3dbe1ebe911d")
!5294 = !DINamespace(name: "gdt", scope: !15)
!5295 = !{!5296, !5297}
!5296 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5293, file: !2, baseType: !414, size: 512, align: 64)
!5297 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5293, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5298 = !DISubroutineType(types: !5299)
!5299 = !{!5300, !5304}
!5300 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !15, file: !2, size: 80, align: 16, elements: !5301, templateParams: !25, identifier: "407b0b4a56e2e5e4786abb6e214634e9")
!5301 = !{!5302, !5303}
!5302 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5300, file: !2, baseType: !19, size: 16, align: 16)
!5303 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5300, file: !2, baseType: !45, size: 64, align: 64, offset: 16)
!5304 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5293, size: 64, align: 64, dwarfAddressSpace: 0)
!5305 = !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h2712f88c47a1f569E", scope: !5293, file: !5292, line: 177, type: !5298, scopeLine: 177, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5306 = !{!5307}
!5307 = !DILocalVariable(name: "self", arg: 1, scope: !5291, file: !5292, line: 177, type: !5304)
!5308 = !DILocation(line: 177, column: 16, scope: !5291)
!5309 = !DILocation(line: 476, column: 25, scope: !2797, inlinedAt: !5310)
!5310 = distinct !DILocation(line: 180, column: 40, scope: !5291)
!5311 = !DILocation(line: 180, column: 40, scope: !5291)
!5312 = !DILocation(line: 180, column: 19, scope: !5291)
!5313 = !DILocation(line: 181, column: 21, scope: !5291)
!5314 = !DILocation(line: 181, column: 20, scope: !5291)
!5315 = !DILocation(line: 179, column: 9, scope: !5291)
!5316 = !DILocation(line: 183, column: 6, scope: !5291)
!5317 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h0728a6368d009b6fE", scope: !5319, file: !5318, line: 482, type: !5347, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5350, retainedNodes: !5351)
!5318 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5319 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !14, file: !2, size: 32768, align: 128, elements: !5320, templateParams: !25, identifier: "3df45e4e99457e3f11f3eb748cf3b9e")
!5320 = !{!5321, !5322, !5323, !5324, !5325, !5326, !5327, !5328, !5329, !5330, !5331, !5332, !5333, !5334, !5335, !5336, !5337, !5338, !5339, !5340, !5341, !5342, !5343, !5344, !5345, !5346}
!5321 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5319, file: !2, baseType: !13, size: 128, align: 32)
!5322 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 128)
!5323 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 256)
!5324 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 384)
!5325 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 512)
!5326 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 640)
!5327 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 768)
!5328 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 896)
!5329 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5319, file: !2, baseType: !442, size: 128, align: 32, offset: 1024)
!5330 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 1152)
!5331 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 1280)
!5332 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 1408)
!5333 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 1536)
!5334 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 1664)
!5335 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5319, file: !2, baseType: !493, size: 128, align: 32, offset: 1792)
!5336 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 1920)
!5337 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 2048)
!5338 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 2176)
!5339 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5319, file: !2, baseType: !521, size: 128, align: 32, offset: 2304)
!5340 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 2432)
!5341 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 2560)
!5342 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5319, file: !2, baseType: !546, size: 1024, align: 32, offset: 2688)
!5343 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 3712)
!5344 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5319, file: !2, baseType: !468, size: 128, align: 32, offset: 3840)
!5345 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5319, file: !2, baseType: !13, size: 128, align: 32, offset: 3968)
!5346 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5319, file: !2, baseType: !556, size: 28672, align: 32, offset: 4096)
!5347 = !DISubroutineType(types: !5348)
!5348 = !{!5300, !5349}
!5349 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5319, size: 64, align: 64, dwarfAddressSpace: 0)
!5350 = !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h0728a6368d009b6fE", scope: !5319, file: !5318, line: 482, type: !5347, scopeLine: 482, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5351 = !{!5352}
!5352 = !DILocalVariable(name: "self", arg: 1, scope: !5317, file: !5318, line: 482, type: !5349)
!5353 = !DILocation(line: 482, column: 16, scope: !5317)
!5354 = !DILocation(line: 485, column: 33, scope: !5317)
!5355 = !DILocation(line: 485, column: 19, scope: !5317)
!5356 = !DILocation(line: 486, column: 20, scope: !5317)
!5357 = !DILocation(line: 484, column: 9, scope: !5317)
!5358 = !DILocation(line: 488, column: 6, scope: !5317)
!5359 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a8b535316c39fb5E", scope: !5360, file: !5318, line: 617, type: !5361, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !478, retainedNodes: !5364)
!5360 = !DINamespace(name: "{impl#3}", scope: !14)
!5361 = !DISubroutineType(types: !5362)
!5362 = !{!188, !5363, !206}
!5363 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !468, size: 64, align: 64, dwarfAddressSpace: 0)
!5364 = !{!5365, !5366}
!5365 = !DILocalVariable(name: "self", arg: 1, scope: !5359, file: !5318, line: 617, type: !5363)
!5366 = !DILocalVariable(name: "f", arg: 2, scope: !5359, file: !5318, line: 617, type: !206)
!5367 = !DILocation(line: 617, column: 12, scope: !5359)
!5368 = !DILocation(line: 617, column: 19, scope: !5359)
!5369 = !DILocation(line: 618, column: 9, scope: !5359)
!5370 = !DILocation(line: 619, column: 59, scope: !5359)
!5371 = !DILocalVariable(name: "x", arg: 1, scope: !5372, file: !1539, line: 108, type: !73)
!5372 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h9eb4073bc6c5d70bE", scope: !178, file: !1539, line: 108, type: !5373, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !5375, retainedNodes: !5376)
!5373 = !DISubroutineType(types: !5374)
!5374 = !{!178, !73}
!5375 = !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h9eb4073bc6c5d70bE", scope: !178, file: !1539, line: 108, type: !5373, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!5376 = !{!5371}
!5377 = !DILocation(line: 108, column: 43, scope: !5372, inlinedAt: !5378)
!5378 = distinct !DILocation(line: 619, column: 37, scope: !5359)
!5379 = !DILocalVariable(name: "x", arg: 1, scope: !5380, file: !1539, line: 83, type: !73)
!5380 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument3new17h416976a553c908f3E", scope: !178, file: !1539, line: 83, type: !5381, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1098, declaration: !5384, retainedNodes: !5385)
!5381 = !DISubroutineType(types: !5382)
!5382 = !{!178, !73, !5383}
!5383 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !4537, size: 64, align: 64, dwarfAddressSpace: 0)
!5384 = !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument3new17h416976a553c908f3E", scope: !178, file: !1539, line: 83, type: !5381, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1098)
!5385 = !{!5379, !5386}
!5386 = !DILocalVariable(name: "f", arg: 2, scope: !5380, file: !1539, line: 83, type: !5383)
!5387 = !DILocation(line: 83, column: 19, scope: !5380, inlinedAt: !5388)
!5388 = distinct !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5378)
!5389 = !DILocation(line: 83, column: 29, scope: !5380, inlinedAt: !5388)
!5390 = !DILocation(line: 92, column: 18, scope: !5380, inlinedAt: !5388)
!5391 = !DILocation(line: 93, column: 6, scope: !5380, inlinedAt: !5388)
!5392 = !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5378)
!5393 = !DILocation(line: 619, column: 37, scope: !5359)
!5394 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5395)
!5395 = distinct !DILocation(line: 619, column: 37, scope: !5359)
!5396 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5395)
!5397 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5395)
!5398 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5395)
!5399 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5395)
!5400 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5395)
!5401 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5395)
!5402 = !DILocation(line: 620, column: 36, scope: !5359)
!5403 = !DILocation(line: 621, column: 31, scope: !5359)
!5404 = !DILocation(line: 623, column: 6, scope: !5359)
!5405 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb47543428ae5edc3E", scope: !5360, file: !5318, line: 617, type: !5406, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !503, retainedNodes: !5409)
!5406 = !DISubroutineType(types: !5407)
!5407 = !{!188, !5408, !206}
!5408 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !493, size: 64, align: 64, dwarfAddressSpace: 0)
!5409 = !{!5410, !5411}
!5410 = !DILocalVariable(name: "self", arg: 1, scope: !5405, file: !5318, line: 617, type: !5408)
!5411 = !DILocalVariable(name: "f", arg: 2, scope: !5405, file: !5318, line: 617, type: !206)
!5412 = !DILocation(line: 617, column: 12, scope: !5405)
!5413 = !DILocation(line: 617, column: 19, scope: !5405)
!5414 = !DILocation(line: 618, column: 9, scope: !5405)
!5415 = !DILocation(line: 619, column: 59, scope: !5405)
!5416 = !DILocation(line: 108, column: 43, scope: !5372, inlinedAt: !5417)
!5417 = distinct !DILocation(line: 619, column: 37, scope: !5405)
!5418 = !DILocation(line: 83, column: 19, scope: !5380, inlinedAt: !5419)
!5419 = distinct !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5417)
!5420 = !DILocation(line: 83, column: 29, scope: !5380, inlinedAt: !5419)
!5421 = !DILocation(line: 92, column: 18, scope: !5380, inlinedAt: !5419)
!5422 = !DILocation(line: 93, column: 6, scope: !5380, inlinedAt: !5419)
!5423 = !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5417)
!5424 = !DILocation(line: 619, column: 37, scope: !5405)
!5425 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5426)
!5426 = distinct !DILocation(line: 619, column: 37, scope: !5405)
!5427 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5426)
!5428 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5426)
!5429 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5426)
!5430 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5426)
!5431 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5426)
!5432 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5426)
!5433 = !DILocation(line: 620, column: 36, scope: !5405)
!5434 = !DILocation(line: 621, column: 31, scope: !5405)
!5435 = !DILocation(line: 623, column: 6, scope: !5405)
!5436 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hde365927a2c09b97E", scope: !5360, file: !5318, line: 617, type: !5437, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !531, retainedNodes: !5440)
!5437 = !DISubroutineType(types: !5438)
!5438 = !{!188, !5439, !206}
!5439 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !521, size: 64, align: 64, dwarfAddressSpace: 0)
!5440 = !{!5441, !5442}
!5441 = !DILocalVariable(name: "self", arg: 1, scope: !5436, file: !5318, line: 617, type: !5439)
!5442 = !DILocalVariable(name: "f", arg: 2, scope: !5436, file: !5318, line: 617, type: !206)
!5443 = !DILocation(line: 617, column: 12, scope: !5436)
!5444 = !DILocation(line: 617, column: 19, scope: !5436)
!5445 = !DILocation(line: 618, column: 9, scope: !5436)
!5446 = !DILocation(line: 619, column: 59, scope: !5436)
!5447 = !DILocation(line: 108, column: 43, scope: !5372, inlinedAt: !5448)
!5448 = distinct !DILocation(line: 619, column: 37, scope: !5436)
!5449 = !DILocation(line: 83, column: 19, scope: !5380, inlinedAt: !5450)
!5450 = distinct !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5448)
!5451 = !DILocation(line: 83, column: 29, scope: !5380, inlinedAt: !5450)
!5452 = !DILocation(line: 92, column: 18, scope: !5380, inlinedAt: !5450)
!5453 = !DILocation(line: 93, column: 6, scope: !5380, inlinedAt: !5450)
!5454 = !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5448)
!5455 = !DILocation(line: 619, column: 37, scope: !5436)
!5456 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5457)
!5457 = distinct !DILocation(line: 619, column: 37, scope: !5436)
!5458 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5457)
!5459 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5457)
!5460 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5457)
!5461 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5457)
!5462 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5457)
!5463 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5457)
!5464 = !DILocation(line: 620, column: 36, scope: !5436)
!5465 = !DILocation(line: 621, column: 31, scope: !5436)
!5466 = !DILocation(line: 623, column: 6, scope: !5436)
!5467 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4a855d1d4a3c800E", scope: !5360, file: !5318, line: 617, type: !5468, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !452, retainedNodes: !5471)
!5468 = !DISubroutineType(types: !5469)
!5469 = !{!188, !5470, !206}
!5470 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !442, size: 64, align: 64, dwarfAddressSpace: 0)
!5471 = !{!5472, !5473}
!5472 = !DILocalVariable(name: "self", arg: 1, scope: !5467, file: !5318, line: 617, type: !5470)
!5473 = !DILocalVariable(name: "f", arg: 2, scope: !5467, file: !5318, line: 617, type: !206)
!5474 = !DILocation(line: 617, column: 12, scope: !5467)
!5475 = !DILocation(line: 617, column: 19, scope: !5467)
!5476 = !DILocation(line: 618, column: 9, scope: !5467)
!5477 = !DILocation(line: 619, column: 59, scope: !5467)
!5478 = !DILocation(line: 108, column: 43, scope: !5372, inlinedAt: !5479)
!5479 = distinct !DILocation(line: 619, column: 37, scope: !5467)
!5480 = !DILocation(line: 83, column: 19, scope: !5380, inlinedAt: !5481)
!5481 = distinct !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5479)
!5482 = !DILocation(line: 83, column: 29, scope: !5380, inlinedAt: !5481)
!5483 = !DILocation(line: 92, column: 18, scope: !5380, inlinedAt: !5481)
!5484 = !DILocation(line: 93, column: 6, scope: !5380, inlinedAt: !5481)
!5485 = !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5479)
!5486 = !DILocation(line: 619, column: 37, scope: !5467)
!5487 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5488)
!5488 = distinct !DILocation(line: 619, column: 37, scope: !5467)
!5489 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5488)
!5490 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5488)
!5491 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5488)
!5492 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5488)
!5493 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5488)
!5494 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5488)
!5495 = !DILocation(line: 620, column: 36, scope: !5467)
!5496 = !DILocation(line: 621, column: 31, scope: !5467)
!5497 = !DILocation(line: 623, column: 6, scope: !5467)
!5498 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8b4e85070ac881E", scope: !5360, file: !5318, line: 617, type: !5499, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !34, retainedNodes: !5501)
!5499 = !DISubroutineType(types: !5500)
!5500 = !{!188, !12, !206}
!5501 = !{!5502, !5503}
!5502 = !DILocalVariable(name: "self", arg: 1, scope: !5498, file: !5318, line: 617, type: !12)
!5503 = !DILocalVariable(name: "f", arg: 2, scope: !5498, file: !5318, line: 617, type: !206)
!5504 = !DILocation(line: 617, column: 12, scope: !5498)
!5505 = !DILocation(line: 617, column: 19, scope: !5498)
!5506 = !DILocation(line: 618, column: 9, scope: !5498)
!5507 = !DILocation(line: 619, column: 59, scope: !5498)
!5508 = !DILocation(line: 108, column: 43, scope: !5372, inlinedAt: !5509)
!5509 = distinct !DILocation(line: 619, column: 37, scope: !5498)
!5510 = !DILocation(line: 83, column: 19, scope: !5380, inlinedAt: !5511)
!5511 = distinct !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5509)
!5512 = !DILocation(line: 83, column: 29, scope: !5380, inlinedAt: !5511)
!5513 = !DILocation(line: 92, column: 18, scope: !5380, inlinedAt: !5511)
!5514 = !DILocation(line: 93, column: 6, scope: !5380, inlinedAt: !5511)
!5515 = !DILocation(line: 109, column: 9, scope: !5372, inlinedAt: !5509)
!5516 = !DILocation(line: 619, column: 37, scope: !5498)
!5517 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5518)
!5518 = distinct !DILocation(line: 619, column: 37, scope: !5498)
!5519 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5518)
!5520 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5518)
!5521 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5518)
!5522 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5518)
!5523 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5518)
!5524 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5518)
!5525 = !DILocation(line: 620, column: 36, scope: !5498)
!5526 = !DILocation(line: 621, column: 31, scope: !5498)
!5527 = !DILocation(line: 623, column: 6, scope: !5498)
!5528 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h7599c2d72649b85dE", scope: !468, file: !5318, line: 738, type: !5529, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !483, declaration: !5531, retainedNodes: !5532)
!5529 = !DISubroutineType(types: !5530)
!5530 = !{!45, !5363}
!5531 = !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h7599c2d72649b85dE", scope: !468, file: !5318, line: 738, type: !5529, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !483)
!5532 = !{!5533, !5534}
!5533 = !DILocalVariable(name: "self", arg: 1, scope: !5528, file: !5318, line: 738, type: !5363)
!5534 = !DILocalVariable(name: "addr", scope: !5535, file: !5318, line: 739, type: !49, align: 8)
!5535 = distinct !DILexicalBlock(scope: !5528, file: !5318, line: 739, column: 9)
!5536 = !DILocation(line: 738, column: 25, scope: !5528)
!5537 = !DILocation(line: 739, column: 20, scope: !5528)
!5538 = !DILocation(line: 740, column: 16, scope: !5528)
!5539 = !DILocation(line: 740, column: 15, scope: !5528)
!5540 = !DILocation(line: 741, column: 16, scope: !5528)
!5541 = !DILocation(line: 741, column: 15, scope: !5528)
!5542 = !DILocation(line: 739, column: 13, scope: !5535)
!5543 = !DILocation(line: 744, column: 9, scope: !5535)
!5544 = !DILocation(line: 745, column: 6, scope: !5528)
!5545 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9ba76e14e923187bE", scope: !442, file: !5318, line: 738, type: !5546, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !458, declaration: !5548, retainedNodes: !5549)
!5546 = !DISubroutineType(types: !5547)
!5547 = !{!45, !5470}
!5548 = !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9ba76e14e923187bE", scope: !442, file: !5318, line: 738, type: !5546, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !458)
!5549 = !{!5550, !5551}
!5550 = !DILocalVariable(name: "self", arg: 1, scope: !5545, file: !5318, line: 738, type: !5470)
!5551 = !DILocalVariable(name: "addr", scope: !5552, file: !5318, line: 739, type: !49, align: 8)
!5552 = distinct !DILexicalBlock(scope: !5545, file: !5318, line: 739, column: 9)
!5553 = !DILocation(line: 738, column: 25, scope: !5545)
!5554 = !DILocation(line: 739, column: 20, scope: !5545)
!5555 = !DILocation(line: 740, column: 16, scope: !5545)
!5556 = !DILocation(line: 740, column: 15, scope: !5545)
!5557 = !DILocation(line: 741, column: 16, scope: !5545)
!5558 = !DILocation(line: 741, column: 15, scope: !5545)
!5559 = !DILocation(line: 739, column: 13, scope: !5552)
!5560 = !DILocation(line: 744, column: 9, scope: !5552)
!5561 = !DILocation(line: 745, column: 6, scope: !5545)
!5562 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha5bdbcf48733afeeE", scope: !13, file: !5318, line: 738, type: !5563, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !54, declaration: !5565, retainedNodes: !5566)
!5563 = !DISubroutineType(types: !5564)
!5564 = !{!45, !12}
!5565 = !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha5bdbcf48733afeeE", scope: !13, file: !5318, line: 738, type: !5563, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !54)
!5566 = !{!5567, !5568}
!5567 = !DILocalVariable(name: "self", arg: 1, scope: !5562, file: !5318, line: 738, type: !12)
!5568 = !DILocalVariable(name: "addr", scope: !5569, file: !5318, line: 739, type: !49, align: 8)
!5569 = distinct !DILexicalBlock(scope: !5562, file: !5318, line: 739, column: 9)
!5570 = !DILocation(line: 738, column: 25, scope: !5562)
!5571 = !DILocation(line: 739, column: 20, scope: !5562)
!5572 = !DILocation(line: 740, column: 16, scope: !5562)
!5573 = !DILocation(line: 740, column: 15, scope: !5562)
!5574 = !DILocation(line: 741, column: 16, scope: !5562)
!5575 = !DILocation(line: 741, column: 15, scope: !5562)
!5576 = !DILocation(line: 739, column: 13, scope: !5569)
!5577 = !DILocation(line: 744, column: 9, scope: !5569)
!5578 = !DILocation(line: 745, column: 6, scope: !5562)
!5579 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc0d35cd8053737f9E", scope: !521, file: !5318, line: 738, type: !5580, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !536, declaration: !5582, retainedNodes: !5583)
!5580 = !DISubroutineType(types: !5581)
!5581 = !{!45, !5439}
!5582 = !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc0d35cd8053737f9E", scope: !521, file: !5318, line: 738, type: !5580, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !536)
!5583 = !{!5584, !5585}
!5584 = !DILocalVariable(name: "self", arg: 1, scope: !5579, file: !5318, line: 738, type: !5439)
!5585 = !DILocalVariable(name: "addr", scope: !5586, file: !5318, line: 739, type: !49, align: 8)
!5586 = distinct !DILexicalBlock(scope: !5579, file: !5318, line: 739, column: 9)
!5587 = !DILocation(line: 738, column: 25, scope: !5579)
!5588 = !DILocation(line: 739, column: 20, scope: !5579)
!5589 = !DILocation(line: 740, column: 16, scope: !5579)
!5590 = !DILocation(line: 740, column: 15, scope: !5579)
!5591 = !DILocation(line: 741, column: 16, scope: !5579)
!5592 = !DILocation(line: 741, column: 15, scope: !5579)
!5593 = !DILocation(line: 739, column: 13, scope: !5586)
!5594 = !DILocation(line: 744, column: 9, scope: !5586)
!5595 = !DILocation(line: 745, column: 6, scope: !5579)
!5596 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd4c6a4d3fc78e08cE", scope: !493, file: !5318, line: 738, type: !5597, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !511, declaration: !5599, retainedNodes: !5600)
!5597 = !DISubroutineType(types: !5598)
!5598 = !{!45, !5408}
!5599 = !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd4c6a4d3fc78e08cE", scope: !493, file: !5318, line: 738, type: !5597, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !511)
!5600 = !{!5601, !5602}
!5601 = !DILocalVariable(name: "self", arg: 1, scope: !5596, file: !5318, line: 738, type: !5408)
!5602 = !DILocalVariable(name: "addr", scope: !5603, file: !5318, line: 739, type: !49, align: 8)
!5603 = distinct !DILexicalBlock(scope: !5596, file: !5318, line: 739, column: 9)
!5604 = !DILocation(line: 738, column: 25, scope: !5596)
!5605 = !DILocation(line: 739, column: 20, scope: !5596)
!5606 = !DILocation(line: 740, column: 16, scope: !5596)
!5607 = !DILocation(line: 740, column: 15, scope: !5596)
!5608 = !DILocation(line: 741, column: 16, scope: !5596)
!5609 = !DILocation(line: 741, column: 15, scope: !5596)
!5610 = !DILocation(line: 739, column: 13, scope: !5603)
!5611 = !DILocation(line: 744, column: 9, scope: !5603)
!5612 = !DILocation(line: 745, column: 6, scope: !5596)
!5613 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ccc92fc94bc4839E", scope: !5614, file: !5318, line: 783, type: !5615, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5618)
!5614 = !DINamespace(name: "{impl#6}", scope: !14)
!5615 = !DISubroutineType(types: !5616)
!5616 = !{!188, !5617, !206}
!5617 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !22, size: 64, align: 64, dwarfAddressSpace: 0)
!5618 = !{!5619, !5620}
!5619 = !DILocalVariable(name: "self", arg: 1, scope: !5613, file: !5318, line: 783, type: !5617)
!5620 = !DILocalVariable(name: "f", arg: 2, scope: !5613, file: !5318, line: 783, type: !206)
!5621 = !DILocation(line: 783, column: 12, scope: !5613)
!5622 = !DILocation(line: 783, column: 19, scope: !5613)
!5623 = !DILocation(line: 784, column: 9, scope: !5613)
!5624 = !DILocalVariable(name: "x", arg: 1, scope: !5625, file: !1539, line: 108, type: !396)
!5625 = distinct !DISubprogram(name: "new_lower_hex<u16>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17hcd9733f8fda45591E", scope: !178, file: !1539, line: 108, type: !5626, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2017, declaration: !5628, retainedNodes: !5629)
!5626 = !DISubroutineType(types: !5627)
!5627 = !{!178, !396}
!5628 = !DISubprogram(name: "new_lower_hex<u16>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17hcd9733f8fda45591E", scope: !178, file: !1539, line: 108, type: !5626, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2017)
!5629 = !{!5624}
!5630 = !DILocation(line: 108, column: 43, scope: !5625, inlinedAt: !5631)
!5631 = distinct !DILocation(line: 785, column: 21, scope: !5613)
!5632 = !DILocalVariable(name: "x", arg: 1, scope: !5633, file: !1539, line: 83, type: !396)
!5633 = distinct !DISubprogram(name: "new<u16>", linkageName: "_ZN4core3fmt2rt8Argument3new17h68d1939d054d9d42E", scope: !178, file: !1539, line: 83, type: !5634, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2017, declaration: !5637, retainedNodes: !5638)
!5634 = !DISubroutineType(types: !5635)
!5635 = !{!178, !396, !5636}
!5636 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u16, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1551, size: 64, align: 64, dwarfAddressSpace: 0)
!5637 = !DISubprogram(name: "new<u16>", linkageName: "_ZN4core3fmt2rt8Argument3new17h68d1939d054d9d42E", scope: !178, file: !1539, line: 83, type: !5634, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2017)
!5638 = !{!5632, !5639}
!5639 = !DILocalVariable(name: "f", arg: 2, scope: !5633, file: !1539, line: 83, type: !5636)
!5640 = !DILocation(line: 83, column: 19, scope: !5633, inlinedAt: !5641)
!5641 = distinct !DILocation(line: 109, column: 9, scope: !5625, inlinedAt: !5631)
!5642 = !DILocation(line: 83, column: 29, scope: !5633, inlinedAt: !5641)
!5643 = !DILocation(line: 92, column: 18, scope: !5633, inlinedAt: !5641)
!5644 = !DILocation(line: 93, column: 6, scope: !5633, inlinedAt: !5641)
!5645 = !DILocation(line: 109, column: 9, scope: !5625, inlinedAt: !5631)
!5646 = !DILocation(line: 785, column: 21, scope: !5613)
!5647 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5648)
!5648 = distinct !DILocation(line: 785, column: 21, scope: !5613)
!5649 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5648)
!5650 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5648)
!5651 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5648)
!5652 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5648)
!5653 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5648)
!5654 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5648)
!5655 = !DILocation(line: 787, column: 6, scope: !5613)
!5656 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d511a39d17ce88cE", scope: !295, file: !5318, line: 912, type: !5657, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5660)
!5657 = !DISubroutineType(types: !5658)
!5658 = !{!188, !5659, !206}
!5659 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !42, size: 64, align: 64, dwarfAddressSpace: 0)
!5660 = !{!5661, !5662, !5663}
!5661 = !DILocalVariable(name: "self", arg: 1, scope: !5656, file: !5318, line: 912, type: !5659)
!5662 = !DILocalVariable(name: "f", arg: 2, scope: !5656, file: !5318, line: 912, type: !206)
!5663 = !DILocalVariable(name: "s", scope: !5664, file: !5318, line: 920, type: !5276, align: 8)
!5664 = distinct !DILexicalBlock(scope: !5656, file: !5318, line: 920, column: 9)
!5665 = !DILocation(line: 912, column: 12, scope: !5656)
!5666 = !DILocation(line: 912, column: 19, scope: !5656)
!5667 = !DILocation(line: 920, column: 13, scope: !5664)
!5668 = !DILocation(line: 920, column: 21, scope: !5656)
!5669 = !DILocation(line: 921, column: 9, scope: !5664)
!5670 = !DILocation(line: 922, column: 33, scope: !5664)
!5671 = !DILocation(line: 922, column: 9, scope: !5664)
!5672 = !DILocation(line: 923, column: 35, scope: !5664)
!5673 = !DILocation(line: 923, column: 31, scope: !5664)
!5674 = !DILocation(line: 923, column: 9, scope: !5664)
!5675 = !DILocation(line: 924, column: 34, scope: !5664)
!5676 = !DILocation(line: 924, column: 9, scope: !5664)
!5677 = !DILocation(line: 925, column: 34, scope: !5664)
!5678 = !DILocation(line: 925, column: 9, scope: !5664)
!5679 = !DILocation(line: 926, column: 9, scope: !5664)
!5680 = !DILocation(line: 927, column: 6, scope: !5656)
!5681 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17he85adf9ff2b17b1aE", scope: !5682, file: !5318, line: 915, type: !5683, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5686)
!5682 = !DINamespace(name: "{impl#0}", scope: !294)
!5683 = !DISubroutineType(types: !5684)
!5684 = !{!188, !5685, !206}
!5685 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !293, size: 64, align: 64, dwarfAddressSpace: 0)
!5686 = !{!5687, !5688}
!5687 = !DILocalVariable(name: "self", arg: 1, scope: !5681, file: !5318, line: 915, type: !5685)
!5688 = !DILocalVariable(name: "f", arg: 2, scope: !5681, file: !5318, line: 915, type: !206)
!5689 = !DILocation(line: 915, column: 20, scope: !5681)
!5690 = !DILocation(line: 915, column: 27, scope: !5681)
!5691 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !5692)
!5692 = distinct !DILocation(line: 916, column: 17, scope: !5681)
!5693 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !5694)
!5694 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !5692)
!5695 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !5694)
!5696 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !5694)
!5697 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !5694)
!5698 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !5692)
!5699 = !DILocation(line: 916, column: 17, scope: !5681)
!5700 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5701)
!5701 = distinct !DILocation(line: 916, column: 17, scope: !5681)
!5702 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5701)
!5703 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5701)
!5704 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5701)
!5705 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5701)
!5706 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5701)
!5707 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5701)
!5708 = !DILocation(line: 917, column: 14, scope: !5681)
!5709 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h688466b47cfd636cE", scope: !5710, file: !5318, line: 986, type: !5713, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5728, retainedNodes: !5729)
!5710 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !14, file: !2, size: 64, align: 64, elements: !5711, templateParams: !25, identifier: "592f5895a417e7d87e2ddea0173283b")
!5711 = !{!5712}
!5712 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5710, file: !2, baseType: !49, size: 64, align: 64)
!5713 = !DISubroutineType(types: !5714)
!5714 = !{!5715, !49}
!5715 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5716, templateParams: !25, identifier: "6aaeec585ef020b08d2f35d05f5e1e40")
!5716 = !{!5717}
!5717 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5715, file: !2, size: 128, align: 64, elements: !5718, templateParams: !25, identifier: "40eeabbbe8d5cfce90b0901992c7fbd8", discriminator: !5727)
!5718 = !{!5719, !5723}
!5719 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5717, file: !2, baseType: !5720, size: 128, align: 64, extraData: i64 0)
!5720 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5715, file: !2, size: 128, align: 64, elements: !25, templateParams: !5721, identifier: "23662fd5fed73601b9a7b9c8cd763e2b")
!5721 = !{!5722}
!5722 = !DITemplateTypeParameter(name: "T", type: !5710)
!5723 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5717, file: !2, baseType: !5724, size: 128, align: 64, extraData: i64 1)
!5724 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5715, file: !2, size: 128, align: 64, elements: !5725, templateParams: !5721, identifier: "9c06bbbcbb15081aa8000b9cf0c22606")
!5725 = !{!5726}
!5726 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5724, file: !2, baseType: !5710, size: 64, align: 64, offset: 64)
!5727 = !DIDerivedType(tag: DW_TAG_member, scope: !5715, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!5728 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h688466b47cfd636cE", scope: !5710, file: !5318, line: 986, type: !5713, scopeLine: 986, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5729 = !{!5730}
!5730 = !DILocalVariable(name: "value", arg: 1, scope: !5709, file: !5318, line: 986, type: !49)
!5731 = !DILocation(line: 986, column: 22, scope: !5709)
!5732 = !DILocation(line: 987, column: 12, scope: !5709)
!5733 = !DILocation(line: 990, column: 18, scope: !5709)
!5734 = !DILocation(line: 990, column: 13, scope: !5709)
!5735 = !DILocation(line: 987, column: 9, scope: !5709)
!5736 = !DILocation(line: 988, column: 13, scope: !5709)
!5737 = !DILocation(line: 992, column: 6, scope: !5709)
!5738 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17hf9bd39df4ef4243fE", scope: !5710, file: !5318, line: 995, type: !5739, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5741, retainedNodes: !5742)
!5739 = !DISubroutineType(types: !5740)
!5740 = !{!5710, !49}
!5741 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17hf9bd39df4ef4243fE", scope: !5710, file: !5318, line: 995, type: !5739, scopeLine: 995, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5742 = !{!5743}
!5743 = !DILocalVariable(name: "value", arg: 1, scope: !5738, file: !5318, line: 995, type: !49)
!5744 = !DILocation(line: 995, column: 31, scope: !5738)
!5745 = !DILocation(line: 997, column: 20, scope: !5738)
!5746 = !DILocation(line: 996, column: 9, scope: !5738)
!5747 = !DILocation(line: 999, column: 6, scope: !5738)
!5748 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h274930918a44561eE", scope: !5710, file: !5318, line: 1003, type: !5749, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5752, retainedNodes: !5753)
!5749 = !DISubroutineType(types: !5750)
!5750 = !{!306, !5751}
!5751 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5710, size: 64, align: 64, dwarfAddressSpace: 0)
!5752 = !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h274930918a44561eE", scope: !5710, file: !5318, line: 1003, type: !5749, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5753 = !{!5754}
!5754 = !DILocalVariable(name: "self", arg: 1, scope: !5748, file: !5318, line: 1003, type: !5751)
!5755 = !DILocation(line: 1003, column: 21, scope: !5748)
!5756 = !DILocation(line: 1004, column: 9, scope: !5748)
!5757 = !DILocation(line: 1005, column: 6, scope: !5748)
!5758 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0aa2033abb8e9c19E", scope: !5710, file: !5318, line: 1008, type: !5759, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5761, retainedNodes: !5762)
!5759 = !DISubroutineType(types: !5760)
!5760 = !{!315, !5751}
!5761 = !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0aa2033abb8e9c19E", scope: !5710, file: !5318, line: 1008, type: !5759, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5762 = !{!5763}
!5763 = !DILocalVariable(name: "self", arg: 1, scope: !5758, file: !5318, line: 1008, type: !5751)
!5764 = !DILocation(line: 1008, column: 29, scope: !5758)
!5765 = !DILocation(line: 1009, column: 35, scope: !5758)
!5766 = !DILocation(line: 1009, column: 15, scope: !5758)
!5767 = !DILocation(line: 1009, column: 9, scope: !5758)
!5768 = !DILocation(line: 1014, column: 18, scope: !5758)
!5769 = !DILocation(line: 1010, column: 21, scope: !5758)
!5770 = !DILocation(line: 1011, column: 21, scope: !5758)
!5771 = !DILocation(line: 1012, column: 21, scope: !5758)
!5772 = !DILocation(line: 1013, column: 21, scope: !5758)
!5773 = !DILocation(line: 1016, column: 6, scope: !5758)
!5774 = !{i8 0, i8 3}
!5775 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha0fddae38b86a9b6E", scope: !5710, file: !5318, line: 1019, type: !5776, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5778, retainedNodes: !5779)
!5776 = !DISubroutineType(types: !5777)
!5777 = !{!49, !5751}
!5778 = !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha0fddae38b86a9b6E", scope: !5710, file: !5318, line: 1019, type: !5776, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5779 = !{!5780}
!5780 = !DILocalVariable(name: "self", arg: 1, scope: !5775, file: !5318, line: 1019, type: !5751)
!5781 = !DILocation(line: 1019, column: 18, scope: !5775)
!5782 = !DILocation(line: 1020, column: 29, scope: !5775)
!5783 = !DILocation(line: 1020, column: 9, scope: !5775)
!5784 = !DILocation(line: 1021, column: 6, scope: !5775)
!5785 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h25d194d85985a323E", scope: !5710, file: !5318, line: 1024, type: !5749, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !5786, retainedNodes: !5787)
!5786 = !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h25d194d85985a323E", scope: !5710, file: !5318, line: 1024, type: !5749, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!5787 = !{!5788}
!5788 = !DILocalVariable(name: "self", arg: 1, scope: !5785, file: !5318, line: 1024, type: !5751)
!5789 = !DILocation(line: 1024, column: 20, scope: !5785)
!5790 = !DILocation(line: 1025, column: 9, scope: !5785)
!5791 = !DILocation(line: 1026, column: 6, scope: !5785)
!5792 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h4fa51aa2d9153984E", scope: !5793, file: !5318, line: 1030, type: !5794, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5796)
!5793 = !DINamespace(name: "{impl#13}", scope: !14)
!5794 = !DISubroutineType(types: !5795)
!5795 = !{!188, !5751, !206}
!5796 = !{!5797, !5798, !5799}
!5797 = !DILocalVariable(name: "self", arg: 1, scope: !5792, file: !5318, line: 1030, type: !5751)
!5798 = !DILocalVariable(name: "f", arg: 2, scope: !5792, file: !5318, line: 1030, type: !206)
!5799 = !DILocalVariable(name: "s", scope: !5800, file: !5318, line: 1031, type: !5276, align: 8)
!5800 = distinct !DILexicalBlock(scope: !5792, file: !5318, line: 1031, column: 9)
!5801 = !DILocation(line: 1030, column: 12, scope: !5792)
!5802 = !DILocation(line: 1030, column: 19, scope: !5792)
!5803 = !DILocation(line: 1031, column: 13, scope: !5800)
!5804 = !DILocation(line: 1031, column: 21, scope: !5792)
!5805 = !DILocation(line: 1032, column: 30, scope: !5800)
!5806 = !DILocation(line: 1032, column: 9, scope: !5800)
!5807 = !DILocation(line: 1033, column: 38, scope: !5800)
!5808 = !DILocation(line: 1033, column: 9, scope: !5800)
!5809 = !DILocation(line: 1034, column: 27, scope: !5800)
!5810 = !DILocation(line: 1034, column: 9, scope: !5800)
!5811 = !DILocation(line: 1035, column: 9, scope: !5800)
!5812 = !DILocation(line: 1036, column: 6, scope: !5792)
!5813 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8dd5b1968effbb91E", scope: !694, file: !5814, line: 24, type: !5815, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !5817, retainedNodes: !5818)
!5814 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5815 = !DISubroutineType(types: !5816)
!5816 = !{!3095, !351}
!5817 = !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8dd5b1968effbb91E", scope: !694, file: !5814, line: 24, type: !5815, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!5818 = !{!5819}
!5819 = !DILocalVariable(name: "address", arg: 1, scope: !5813, file: !5814, line: 24, type: !351)
!5820 = !DILocation(line: 24, column: 31, scope: !5813)
!5821 = !DILocation(line: 25, column: 13, scope: !5813)
!5822 = !DILocation(line: 25, column: 12, scope: !5813)
!5823 = !DILocation(line: 30, column: 21, scope: !5813)
!5824 = !DILocation(line: 30, column: 9, scope: !5813)
!5825 = !DILocation(line: 31, column: 6, scope: !5813)
!5826 = !DILocation(line: 26, column: 20, scope: !5813)
!5827 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h9115db8be2d4f200E", scope: !678, file: !5814, line: 24, type: !5828, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !5830, retainedNodes: !5831)
!5828 = !DISubroutineType(types: !5829)
!5829 = !{!3351, !351}
!5830 = !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h9115db8be2d4f200E", scope: !678, file: !5814, line: 24, type: !5828, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!5831 = !{!5832}
!5832 = !DILocalVariable(name: "address", arg: 1, scope: !5827, file: !5814, line: 24, type: !351)
!5833 = !DILocation(line: 24, column: 31, scope: !5827)
!5834 = !DILocation(line: 25, column: 13, scope: !5827)
!5835 = !DILocation(line: 25, column: 12, scope: !5827)
!5836 = !DILocation(line: 30, column: 21, scope: !5827)
!5837 = !DILocation(line: 30, column: 9, scope: !5827)
!5838 = !DILocation(line: 31, column: 6, scope: !5827)
!5839 = !DILocation(line: 26, column: 20, scope: !5827)
!5840 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf318ef2a9f68c5c6E", scope: !660, file: !5814, line: 24, type: !5841, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !5843, retainedNodes: !5844)
!5841 = !DISubroutineType(types: !5842)
!5842 = !{!3277, !351}
!5843 = !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf318ef2a9f68c5c6E", scope: !660, file: !5814, line: 24, type: !5841, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!5844 = !{!5845}
!5845 = !DILocalVariable(name: "address", arg: 1, scope: !5840, file: !5814, line: 24, type: !351)
!5846 = !DILocation(line: 24, column: 31, scope: !5840)
!5847 = !DILocation(line: 25, column: 13, scope: !5840)
!5848 = !DILocation(line: 25, column: 12, scope: !5840)
!5849 = !DILocation(line: 30, column: 21, scope: !5840)
!5850 = !DILocation(line: 30, column: 9, scope: !5840)
!5851 = !DILocation(line: 31, column: 6, scope: !5840)
!5852 = !DILocation(line: 26, column: 20, scope: !5840)
!5853 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h04921bb94cdf87e6E", scope: !678, file: !5814, line: 49, type: !5854, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !5856, retainedNodes: !5857)
!5854 = !DISubroutineType(types: !5855)
!5855 = !{!678, !351}
!5856 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h04921bb94cdf87e6E", scope: !678, file: !5814, line: 49, type: !5854, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!5857 = !{!5858}
!5858 = !DILocalVariable(name: "address", arg: 1, scope: !5853, file: !5814, line: 49, type: !351)
!5859 = !DILocation(line: 49, column: 31, scope: !5853)
!5860 = !DILocation(line: 51, column: 28, scope: !5853)
!5861 = !DILocation(line: 50, column: 9, scope: !5853)
!5862 = !DILocation(line: 54, column: 6, scope: !5853)
!5863 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h23e7933a800ededdE", scope: !694, file: !5814, line: 49, type: !5864, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !5866, retainedNodes: !5867)
!5864 = !DISubroutineType(types: !5865)
!5865 = !{!694, !351}
!5866 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h23e7933a800ededdE", scope: !694, file: !5814, line: 49, type: !5864, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!5867 = !{!5868}
!5868 = !DILocalVariable(name: "address", arg: 1, scope: !5863, file: !5814, line: 49, type: !351)
!5869 = !DILocation(line: 49, column: 31, scope: !5863)
!5870 = !DILocation(line: 51, column: 28, scope: !5863)
!5871 = !DILocation(line: 50, column: 9, scope: !5863)
!5872 = !DILocation(line: 54, column: 6, scope: !5863)
!5873 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h861502cedc446b2bE", scope: !660, file: !5814, line: 49, type: !5874, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !5876, retainedNodes: !5877)
!5874 = !DISubroutineType(types: !5875)
!5875 = !{!660, !351}
!5876 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h861502cedc446b2bE", scope: !660, file: !5814, line: 49, type: !5874, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!5877 = !{!5878}
!5878 = !DILocalVariable(name: "address", arg: 1, scope: !5873, file: !5814, line: 49, type: !351)
!5879 = !DILocation(line: 49, column: 31, scope: !5873)
!5880 = !DILocation(line: 51, column: 28, scope: !5873)
!5881 = !DILocation(line: 50, column: 9, scope: !5873)
!5882 = !DILocation(line: 54, column: 6, scope: !5873)
!5883 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h266794b63481cbf9E", scope: !5884, file: !5814, line: 86, type: !5885, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !5887)
!5884 = !DINamespace(name: "{impl#1}", scope: !661)
!5885 = !DISubroutineType(types: !5886)
!5886 = !{!188, !724, !206}
!5887 = !{!5888, !5889}
!5888 = !DILocalVariable(name: "self", arg: 1, scope: !5883, file: !5814, line: 86, type: !724)
!5889 = !DILocalVariable(name: "f", arg: 2, scope: !5883, file: !5814, line: 86, type: !206)
!5890 = !DILocation(line: 86, column: 12, scope: !5883)
!5891 = !DILocation(line: 86, column: 19, scope: !5883)
!5892 = !DILocalVariable(name: "x", arg: 1, scope: !5893, file: !1539, line: 96, type: !5896)
!5893 = distinct !DISubprogram(name: "new_display<&str>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h66cf537b5e90198cE", scope: !178, file: !1539, line: 96, type: !5894, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !5898, declaration: !5897, retainedNodes: !5900)
!5894 = !DISubroutineType(types: !5895)
!5895 = !{!178, !5896}
!5896 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&str", baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!5897 = !DISubprogram(name: "new_display<&str>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h66cf537b5e90198cE", scope: !178, file: !1539, line: 96, type: !5894, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !5898)
!5898 = !{!5899}
!5899 = !DITemplateTypeParameter(name: "T", type: !115)
!5900 = !{!5892}
!5901 = !DILocation(line: 96, column: 40, scope: !5893, inlinedAt: !5902)
!5902 = distinct !DILocation(line: 87, column: 21, scope: !5883)
!5903 = !DILocalVariable(name: "x", arg: 1, scope: !5904, file: !1539, line: 83, type: !5896)
!5904 = distinct !DISubprogram(name: "new<&str>", linkageName: "_ZN4core3fmt2rt8Argument3new17hf6aca1809dcc8460E", scope: !178, file: !1539, line: 83, type: !5905, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !5898, declaration: !5910, retainedNodes: !5911)
!5905 = !DISubroutineType(types: !5906)
!5906 = !{!178, !5896, !5907}
!5907 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&&str, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !5908, size: 64, align: 64, dwarfAddressSpace: 0)
!5908 = !DISubroutineType(types: !5909)
!5909 = !{!188, !5896, !206}
!5910 = !DISubprogram(name: "new<&str>", linkageName: "_ZN4core3fmt2rt8Argument3new17hf6aca1809dcc8460E", scope: !178, file: !1539, line: 83, type: !5905, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !5898)
!5911 = !{!5903, !5912}
!5912 = !DILocalVariable(name: "f", arg: 2, scope: !5904, file: !1539, line: 83, type: !5907)
!5913 = !DILocation(line: 83, column: 19, scope: !5904, inlinedAt: !5914)
!5914 = distinct !DILocation(line: 97, column: 9, scope: !5893, inlinedAt: !5902)
!5915 = !DILocation(line: 83, column: 29, scope: !5904, inlinedAt: !5914)
!5916 = !DILocation(line: 92, column: 18, scope: !5904, inlinedAt: !5914)
!5917 = !DILocation(line: 93, column: 6, scope: !5904, inlinedAt: !5914)
!5918 = !DILocation(line: 97, column: 9, scope: !5893, inlinedAt: !5902)
!5919 = !DILocation(line: 87, column: 21, scope: !5883)
!5920 = !DILocation(line: 90, column: 13, scope: !5883)
!5921 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !5922)
!5922 = distinct !DILocation(line: 87, column: 21, scope: !5883)
!5923 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !5924)
!5924 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !5922)
!5925 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !5924)
!5926 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !5924)
!5927 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !5924)
!5928 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !5922)
!5929 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5930)
!5930 = distinct !DILocation(line: 87, column: 21, scope: !5883)
!5931 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5930)
!5932 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5930)
!5933 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5930)
!5934 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5930)
!5935 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5930)
!5936 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5930)
!5937 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5938)
!5938 = distinct !DILocation(line: 87, column: 21, scope: !5883)
!5939 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5938)
!5940 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5938)
!5941 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5938)
!5942 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5938)
!5943 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5938)
!5944 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5938)
!5945 = !DILocation(line: 87, column: 9, scope: !5883)
!5946 = !DILocation(line: 92, column: 6, scope: !5883)
!5947 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2abb162ef6841ed3E", scope: !5884, file: !5814, line: 86, type: !5948, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !5950)
!5948 = !DISubroutineType(types: !5949)
!5949 = !{!188, !742, !206}
!5950 = !{!5951, !5952}
!5951 = !DILocalVariable(name: "self", arg: 1, scope: !5947, file: !5814, line: 86, type: !742)
!5952 = !DILocalVariable(name: "f", arg: 2, scope: !5947, file: !5814, line: 86, type: !206)
!5953 = !DILocation(line: 86, column: 12, scope: !5947)
!5954 = !DILocation(line: 86, column: 19, scope: !5947)
!5955 = !DILocation(line: 96, column: 40, scope: !5893, inlinedAt: !5956)
!5956 = distinct !DILocation(line: 87, column: 21, scope: !5947)
!5957 = !DILocation(line: 83, column: 19, scope: !5904, inlinedAt: !5958)
!5958 = distinct !DILocation(line: 97, column: 9, scope: !5893, inlinedAt: !5956)
!5959 = !DILocation(line: 83, column: 29, scope: !5904, inlinedAt: !5958)
!5960 = !DILocation(line: 92, column: 18, scope: !5904, inlinedAt: !5958)
!5961 = !DILocation(line: 93, column: 6, scope: !5904, inlinedAt: !5958)
!5962 = !DILocation(line: 97, column: 9, scope: !5893, inlinedAt: !5956)
!5963 = !DILocation(line: 87, column: 21, scope: !5947)
!5964 = !DILocation(line: 90, column: 13, scope: !5947)
!5965 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !5966)
!5966 = distinct !DILocation(line: 87, column: 21, scope: !5947)
!5967 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !5968)
!5968 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !5966)
!5969 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !5968)
!5970 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !5968)
!5971 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !5968)
!5972 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !5966)
!5973 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5974)
!5974 = distinct !DILocation(line: 87, column: 21, scope: !5947)
!5975 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5974)
!5976 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5974)
!5977 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5974)
!5978 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5974)
!5979 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5974)
!5980 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5974)
!5981 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !5982)
!5982 = distinct !DILocation(line: 87, column: 21, scope: !5947)
!5983 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !5982)
!5984 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !5982)
!5985 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !5982)
!5986 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !5982)
!5987 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !5982)
!5988 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !5982)
!5989 = !DILocation(line: 87, column: 9, scope: !5947)
!5990 = !DILocation(line: 92, column: 6, scope: !5947)
!5991 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbeaaa4d2f46e4348E", scope: !5884, file: !5814, line: 86, type: !5992, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !5994)
!5992 = !DISubroutineType(types: !5993)
!5993 = !{!188, !733, !206}
!5994 = !{!5995, !5996}
!5995 = !DILocalVariable(name: "self", arg: 1, scope: !5991, file: !5814, line: 86, type: !733)
!5996 = !DILocalVariable(name: "f", arg: 2, scope: !5991, file: !5814, line: 86, type: !206)
!5997 = !DILocation(line: 86, column: 12, scope: !5991)
!5998 = !DILocation(line: 86, column: 19, scope: !5991)
!5999 = !DILocation(line: 96, column: 40, scope: !5893, inlinedAt: !6000)
!6000 = distinct !DILocation(line: 87, column: 21, scope: !5991)
!6001 = !DILocation(line: 83, column: 19, scope: !5904, inlinedAt: !6002)
!6002 = distinct !DILocation(line: 97, column: 9, scope: !5893, inlinedAt: !6000)
!6003 = !DILocation(line: 83, column: 29, scope: !5904, inlinedAt: !6002)
!6004 = !DILocation(line: 92, column: 18, scope: !5904, inlinedAt: !6002)
!6005 = !DILocation(line: 93, column: 6, scope: !5904, inlinedAt: !6002)
!6006 = !DILocation(line: 97, column: 9, scope: !5893, inlinedAt: !6000)
!6007 = !DILocation(line: 87, column: 21, scope: !5991)
!6008 = !DILocation(line: 90, column: 13, scope: !5991)
!6009 = !DILocation(line: 108, column: 43, scope: !4352, inlinedAt: !6010)
!6010 = distinct !DILocation(line: 87, column: 21, scope: !5991)
!6011 = !DILocation(line: 83, column: 19, scope: !4360, inlinedAt: !6012)
!6012 = distinct !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !6010)
!6013 = !DILocation(line: 83, column: 29, scope: !4360, inlinedAt: !6012)
!6014 = !DILocation(line: 92, column: 18, scope: !4360, inlinedAt: !6012)
!6015 = !DILocation(line: 93, column: 6, scope: !4360, inlinedAt: !6012)
!6016 = !DILocation(line: 109, column: 9, scope: !4352, inlinedAt: !6010)
!6017 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !6018)
!6018 = distinct !DILocation(line: 87, column: 21, scope: !5991)
!6019 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !6018)
!6020 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !6018)
!6021 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !6018)
!6022 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !6018)
!6023 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !6018)
!6024 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !6018)
!6025 = !DILocation(line: 22, column: 9, scope: !4376, inlinedAt: !6026)
!6026 = distinct !DILocation(line: 87, column: 21, scope: !5991)
!6027 = !DILocation(line: 23, column: 9, scope: !4376, inlinedAt: !6026)
!6028 = !DILocation(line: 24, column: 9, scope: !4376, inlinedAt: !6026)
!6029 = !DILocation(line: 25, column: 9, scope: !4376, inlinedAt: !6026)
!6030 = !DILocation(line: 26, column: 9, scope: !4376, inlinedAt: !6026)
!6031 = !DILocation(line: 27, column: 9, scope: !4376, inlinedAt: !6026)
!6032 = !DILocation(line: 29, column: 9, scope: !4376, inlinedAt: !6026)
!6033 = !DILocation(line: 87, column: 9, scope: !5991)
!6034 = !DILocation(line: 92, column: 6, scope: !5991)
!6035 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hddf9eaab75c705c7E", scope: !611, file: !6036, line: 41, type: !6037, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, declaration: !6040, retainedNodes: !6041)
!6036 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6037 = !DISubroutineType(types: !6038)
!6038 = !{!586, !6039}
!6039 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !611, size: 64, align: 64, dwarfAddressSpace: 0)
!6040 = !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hddf9eaab75c705c7E", scope: !611, file: !6036, line: 41, type: !6037, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !575)
!6041 = !{!6042}
!6042 = !DILocalVariable(name: "self", arg: 1, scope: !6035, file: !6036, line: 41, type: !6039)
!6043 = !DILocation(line: 41, column: 26, scope: !6035)
!6044 = !DILocation(line: 42, column: 9, scope: !6035)
!6045 = !DILocation(line: 43, column: 6, scope: !6035)
!6046 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h5b42c2b4beac5bb9E", scope: !611, file: !6036, line: 46, type: !6047, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, declaration: !6049, retainedNodes: !6050)
!6047 = !DISubroutineType(types: !6048)
!6048 = !{!601, !610}
!6049 = !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h5b42c2b4beac5bb9E", scope: !611, file: !6036, line: 46, type: !6047, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !575)
!6050 = !{!6051}
!6051 = !DILocalVariable(name: "self", arg: 1, scope: !6046, file: !6036, line: 46, type: !610)
!6052 = !DILocation(line: 46, column: 37, scope: !6046)
!6053 = !DILocation(line: 47, column: 9, scope: !6046)
!6054 = !DILocation(line: 48, column: 6, scope: !6046)
!6055 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hd40e05b3f602bde0E", scope: !6057, file: !6056, line: 42, type: !6060, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !6063, retainedNodes: !6064)
!6056 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6057 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !572, file: !2, size: 128, align: 64, elements: !6058, templateParams: !25, identifier: "2849e670675dcbb08299bacb64ed6df6")
!6058 = !{!6059}
!6059 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6057, file: !2, baseType: !611, size: 128, align: 64)
!6060 = !DISubroutineType(types: !6061)
!6061 = !{!586, !6062}
!6062 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6057, size: 64, align: 64, dwarfAddressSpace: 0)
!6063 = !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17hd40e05b3f602bde0E", scope: !6057, file: !6056, line: 42, type: !6060, scopeLine: 42, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!6064 = !{!6065}
!6065 = !DILocalVariable(name: "self", arg: 1, scope: !6055, file: !6056, line: 42, type: !6062)
!6066 = !DILocation(line: 42, column: 26, scope: !6055)
!6067 = !DILocation(line: 43, column: 9, scope: !6055)
!6068 = !DILocation(line: 44, column: 6, scope: !6055)
!6069 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h48202376cdd21a90E", scope: !6057, file: !6056, line: 47, type: !6070, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !6073, retainedNodes: !6074)
!6070 = !DISubroutineType(types: !6071)
!6071 = !{!45, !6072}
!6072 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6057, size: 64, align: 64, dwarfAddressSpace: 0)
!6073 = !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h48202376cdd21a90E", scope: !6057, file: !6056, line: 47, type: !6070, scopeLine: 47, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!6074 = !{!6075}
!6075 = !DILocalVariable(name: "self", arg: 1, scope: !6069, file: !6056, line: 47, type: !6072)
!6076 = !DILocation(line: 47, column: 24, scope: !6069)
!6077 = !DILocation(line: 48, column: 9, scope: !6069)
!6078 = !DILocation(line: 49, column: 6, scope: !6069)
!6079 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h590d679906894c02E", scope: !6080, file: !6056, line: 58, type: !6081, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6083)
!6080 = !DINamespace(name: "{impl#1}", scope: !572)
!6081 = !DISubroutineType(types: !6082)
!6082 = !{!4464, !601, !660}
!6083 = !{!6084, !6085, !6086}
!6084 = !DILocalVariable(name: "self", arg: 1, scope: !6079, file: !6056, line: 58, type: !601)
!6085 = !DILocalVariable(name: "frame", arg: 2, scope: !6079, file: !6056, line: 58, type: !660)
!6086 = !DILocalVariable(name: "virt", scope: !6087, file: !6056, line: 59, type: !45, align: 8)
!6087 = distinct !DILexicalBlock(scope: !6079, file: !6056, line: 59, column: 9)
!6088 = !DILocation(line: 58, column: 25, scope: !6079)
!6089 = !DILocation(line: 58, column: 32, scope: !6079)
!6090 = !DILocation(line: 59, column: 20, scope: !6079)
!6091 = !DILocation(line: 59, column: 34, scope: !6079)
!6092 = !DILocation(line: 59, column: 13, scope: !6087)
!6093 = !DILocation(line: 60, column: 9, scope: !6087)
!6094 = !DILocation(line: 61, column: 6, scope: !6079)
!6095 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h10eb90b78a094e0bE", scope: !6097, file: !6096, line: 87, type: !6101, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !6104, retainedNodes: !6105)
!6096 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6097 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !806, file: !2, size: 128, align: 64, elements: !6098, templateParams: !25, identifier: "85d88a92c507fa6686ab3cb4936b94ee")
!6098 = !{!6099, !6100}
!6099 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6097, file: !2, baseType: !586, size: 64, align: 64)
!6100 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6097, file: !2, baseType: !632, size: 16, align: 16, offset: 64)
!6101 = !DISubroutineType(types: !6102)
!6102 = !{!586, !6103}
!6103 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6097, size: 64, align: 64, dwarfAddressSpace: 0)
!6104 = !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h10eb90b78a094e0bE", scope: !6097, file: !6096, line: 87, type: !6101, scopeLine: 87, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!6105 = !{!6106}
!6106 = !DILocalVariable(name: "self", arg: 1, scope: !6095, file: !6096, line: 87, type: !6103)
!6107 = !DILocation(line: 87, column: 26, scope: !6095)
!6108 = !DILocation(line: 88, column: 9, scope: !6095)
!6109 = !DILocation(line: 89, column: 6, scope: !6095)
!6110 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h9932357c71ff2807E", scope: !3129, file: !6096, line: 307, type: !6111, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6113)
!6111 = !DISubroutineType(types: !6112)
!6112 = !{!949, !6103, !964}
!6113 = !{!6114, !6115, !6116, !6119, !6121, !6123, !6125, !6127, !6129, !6131, !6133, !6135}
!6114 = !DILocalVariable(name: "self", arg: 1, scope: !6110, file: !6096, line: 308, type: !6103)
!6115 = !DILocalVariable(name: "page", arg: 2, scope: !6110, file: !6096, line: 309, type: !964)
!6116 = !DILocalVariable(name: "p4", scope: !6117, file: !6096, line: 311, type: !6118, align: 8)
!6117 = distinct !DILexicalBlock(scope: !6110, file: !6096, line: 311, column: 9)
!6118 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!6119 = !DILocalVariable(name: "p4_entry", scope: !6120, file: !6096, line: 312, type: !82, align: 8)
!6120 = distinct !DILexicalBlock(scope: !6117, file: !6096, line: 312, column: 9)
!6121 = !DILocalVariable(name: "residual", scope: !6122, file: !6096, line: 317, type: !895, align: 8)
!6122 = distinct !DILexicalBlock(scope: !6120, file: !6096, line: 317, column: 11)
!6123 = !DILocalVariable(name: "val", scope: !6124, file: !6096, line: 314, type: !660, align: 8)
!6124 = distinct !DILexicalBlock(scope: !6120, file: !6096, line: 314, column: 9)
!6125 = !DILocalVariable(name: "p3", scope: !6126, file: !6096, line: 319, type: !586, align: 8)
!6126 = distinct !DILexicalBlock(scope: !6120, file: !6096, line: 319, column: 9)
!6127 = !DILocalVariable(name: "p3_entry", scope: !6128, file: !6096, line: 320, type: !3133, align: 8)
!6128 = distinct !DILexicalBlock(scope: !6126, file: !6096, line: 320, column: 9)
!6129 = !DILocalVariable(name: "flags", scope: !6130, file: !6096, line: 321, type: !362, align: 8)
!6130 = distinct !DILexicalBlock(scope: !6128, file: !6096, line: 321, column: 9)
!6131 = !DILocalVariable(name: "frame", scope: !6132, file: !6096, line: 330, type: !694, align: 8)
!6132 = distinct !DILexicalBlock(scope: !6130, file: !6096, line: 330, column: 9)
!6133 = !DILocalVariable(name: "residual", scope: !6134, file: !6096, line: 331, type: !895, align: 8)
!6134 = distinct !DILexicalBlock(scope: !6130, file: !6096, line: 331, column: 91)
!6135 = !DILocalVariable(name: "val", scope: !6136, file: !6096, line: 330, type: !694, align: 8)
!6136 = distinct !DILexicalBlock(scope: !6130, file: !6096, line: 330, column: 21)
!6137 = !DILocation(line: 308, column: 9, scope: !6110)
!6138 = !DILocation(line: 309, column: 9, scope: !6110)
!6139 = !DILocation(line: 314, column: 9, scope: !6124)
!6140 = !DILocation(line: 320, column: 13, scope: !6128)
!6141 = !DILocation(line: 321, column: 13, scope: !6130)
!6142 = !DILocation(line: 330, column: 13, scope: !6132)
!6143 = !DILocation(line: 330, column: 21, scope: !6136)
!6144 = !DILocation(line: 311, column: 18, scope: !6110)
!6145 = !DILocation(line: 311, column: 13, scope: !6117)
!6146 = !DILocation(line: 312, column: 25, scope: !6117)
!6147 = !DILocation(line: 312, column: 28, scope: !6117)
!6148 = !DILocation(line: 312, column: 24, scope: !6117)
!6149 = !DILocation(line: 312, column: 13, scope: !6120)
!6150 = !DILocation(line: 314, column: 9, scope: !6120)
!6151 = !DILocation(line: 319, column: 47, scope: !6120)
!6152 = !DILocation(line: 319, column: 33, scope: !6120)
!6153 = !DILocation(line: 319, column: 27, scope: !6120)
!6154 = !DILocation(line: 319, column: 13, scope: !6126)
!6155 = !DILocation(line: 320, column: 32, scope: !6126)
!6156 = !DILocation(line: 320, column: 29, scope: !6126)
!6157 = !DILocation(line: 320, column: 24, scope: !6126)
!6158 = !DILocation(line: 321, column: 21, scope: !6128)
!6159 = !DILocation(line: 323, column: 13, scope: !6130)
!6160 = !DILocation(line: 323, column: 12, scope: !6130)
!6161 = !DILocation(line: 317, column: 11, scope: !6120)
!6162 = !DILocation(line: 317, column: 11, scope: !6122)
!6163 = !DILocation(line: 314, column: 9, scope: !6122)
!6164 = !DILocation(line: 335, column: 6, scope: !6110)
!6165 = !DILocation(line: 326, column: 13, scope: !6130)
!6166 = !DILocation(line: 326, column: 12, scope: !6130)
!6167 = !DILocation(line: 324, column: 24, scope: !6130)
!6168 = !DILocation(line: 324, column: 20, scope: !6130)
!6169 = !DILocation(line: 1, column: 1, scope: !6170)
!6170 = !DILexicalBlockFile(scope: !6130, file: !4645, discriminator: 0)
!6171 = !DILocation(line: 330, column: 51, scope: !6130)
!6172 = !DILocation(line: 330, column: 21, scope: !6130)
!6173 = !DILocation(line: 331, column: 22, scope: !6130)
!6174 = !DILocation(line: 327, column: 24, scope: !6130)
!6175 = !DILocation(line: 327, column: 20, scope: !6130)
!6176 = !DILocation(line: 333, column: 9, scope: !6132)
!6177 = !DILocation(line: 334, column: 20, scope: !6132)
!6178 = !DILocation(line: 334, column: 12, scope: !6132)
!6179 = !DILocation(line: 334, column: 9, scope: !6132)
!6180 = !DILocation(line: 331, column: 91, scope: !6130)
!6181 = !DILocation(line: 331, column: 91, scope: !6134)
!6182 = !DILocation(line: 330, column: 21, scope: !6134)
!6183 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb5cfc2bc53b1b0f8E", scope: !3128, file: !6096, line: 314, type: !6184, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6186)
!6184 = !DISubroutineType(types: !6185)
!6185 = !{!877, !3250, !791}
!6186 = !{!6187, !6188}
!6187 = !DILocalVariable(name: "err", arg: 2, scope: !6183, file: !6096, line: 314, type: !791)
!6188 = !DILocalVariable(arg: 1, scope: !6183, file: !6096, line: 314, type: !3250)
!6189 = !DILocation(line: 314, column: 34, scope: !6183)
!6190 = !DILocation(line: 314, column: 35, scope: !6183)
!6191 = !DILocation(line: 314, column: 46, scope: !6183)
!6192 = !DILocation(line: 314, column: 40, scope: !6183)
!6193 = !DILocation(line: 315, column: 44, scope: !6183)
!6194 = !DILocation(line: 316, column: 38, scope: !6183)
!6195 = !DILocation(line: 317, column: 10, scope: !6183)
!6196 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7a4b012908c1d097E", scope: !3128, file: !6096, line: 331, type: !6197, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6199)
!6197 = !DISubroutineType(types: !6198)
!6198 = !{!877, !3127, !3105}
!6199 = !{!6200, !6201}
!6200 = !DILocalVariable(name: "p3_entry", scope: !6196, file: !6096, line: 320, type: !3133, align: 8)
!6201 = !DILocalVariable(arg: 2, scope: !6196, file: !6096, line: 331, type: !3105)
!6202 = !DILocation(line: 320, column: 13, scope: !6196)
!6203 = !DILocation(line: 331, column: 23, scope: !6196)
!6204 = !DILocation(line: 331, column: 74, scope: !6196)
!6205 = !DILocation(line: 331, column: 42, scope: !6196)
!6206 = !DILocation(line: 331, column: 90, scope: !6196)
!6207 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h9665dc9bfa9e4794E", scope: !3129, file: !6096, line: 337, type: !6208, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6226)
!6208 = !DISubroutineType(types: !6209)
!6209 = !{!6210, !6103, !964, !362}
!6210 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6211, templateParams: !25, identifier: "ebc4a99a8261d7c3187f897cb2796baa")
!6211 = !{!6212}
!6212 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6210, file: !2, size: 128, align: 64, elements: !6213, templateParams: !25, identifier: "81dc4fcdb89d33fa4393f54829983208", discriminator: !6225)
!6213 = !{!6214, !6221}
!6214 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6212, file: !2, baseType: !6215, size: 128, align: 64, extraData: i64 0)
!6215 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6210, file: !2, size: 128, align: 64, elements: !6216, templateParams: !6218, identifier: "997acfba14f5c56d71395034e3e202")
!6216 = !{!6217}
!6217 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6215, file: !2, baseType: !961, size: 64, align: 64, offset: 64)
!6218 = !{!6219, !6220}
!6219 = !DITemplateTypeParameter(name: "T", type: !961)
!6220 = !DITemplateTypeParameter(name: "E", type: !801)
!6221 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6212, file: !2, baseType: !6222, size: 128, align: 64, extraData: i64 1)
!6222 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6210, file: !2, size: 128, align: 64, elements: !6223, templateParams: !6218, identifier: "b3b3778edefa92d7df36973023a153d4")
!6223 = !{!6224}
!6224 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6222, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6225 = !DIDerivedType(tag: DW_TAG_member, scope: !6210, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6226 = !{!6227, !6228, !6229, !6230, !6232}
!6227 = !DILocalVariable(name: "self", arg: 1, scope: !6207, file: !6096, line: 338, type: !6103)
!6228 = !DILocalVariable(name: "page", arg: 2, scope: !6207, file: !6096, line: 339, type: !964)
!6229 = !DILocalVariable(name: "flags", arg: 3, scope: !6207, file: !6096, line: 340, type: !362)
!6230 = !DILocalVariable(name: "p4", scope: !6231, file: !6096, line: 343, type: !6118, align: 8)
!6231 = distinct !DILexicalBlock(scope: !6207, file: !6096, line: 343, column: 9)
!6232 = !DILocalVariable(name: "p3", scope: !6233, file: !6096, line: 349, type: !586, align: 8)
!6233 = distinct !DILexicalBlock(scope: !6231, file: !6096, line: 349, column: 9)
!6234 = !DILocation(line: 338, column: 9, scope: !6207)
!6235 = !DILocation(line: 339, column: 9, scope: !6207)
!6236 = !DILocation(line: 340, column: 9, scope: !6207)
!6237 = !DILocation(line: 343, column: 18, scope: !6207)
!6238 = !DILocation(line: 343, column: 13, scope: !6231)
!6239 = !DILocation(line: 345, column: 12, scope: !6231)
!6240 = !DILocation(line: 345, column: 15, scope: !6231)
!6241 = !DILocation(line: 349, column: 47, scope: !6231)
!6242 = !DILocation(line: 349, column: 33, scope: !6231)
!6243 = !DILocation(line: 349, column: 27, scope: !6231)
!6244 = !DILocation(line: 349, column: 13, scope: !6233)
!6245 = !DILocation(line: 351, column: 15, scope: !6233)
!6246 = !DILocation(line: 351, column: 12, scope: !6233)
!6247 = !DILocation(line: 346, column: 24, scope: !6231)
!6248 = !DILocation(line: 346, column: 20, scope: !6231)
!6249 = !DILocation(line: 1, column: 1, scope: !6250)
!6250 = !DILexicalBlockFile(scope: !6231, file: !4645, discriminator: 0)
!6251 = !DILocation(line: 357, column: 6, scope: !6207)
!6252 = !DILocation(line: 354, column: 12, scope: !6233)
!6253 = !DILocation(line: 354, column: 9, scope: !6233)
!6254 = !DILocation(line: 354, column: 39, scope: !6233)
!6255 = !DILocation(line: 356, column: 12, scope: !6233)
!6256 = !DILocation(line: 356, column: 9, scope: !6233)
!6257 = !DILocation(line: 352, column: 24, scope: !6233)
!6258 = !DILocation(line: 352, column: 20, scope: !6233)
!6259 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h9c11395b53e78333E", scope: !3129, file: !6096, line: 359, type: !6260, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6280)
!6260 = !DISubroutineType(types: !6261)
!6261 = !{!6262, !6103, !964, !362}
!6262 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 8, align: 8, elements: !6263, templateParams: !25, identifier: "36de506a08fc97ecdc83bb667a75a3e7")
!6263 = !{!6264}
!6264 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6262, file: !2, size: 8, align: 8, elements: !6265, templateParams: !25, identifier: "fb7565f4fd1df4ae1d0134cf61ebd842", discriminator: !6279)
!6265 = !{!6266, !6275}
!6266 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6264, file: !2, baseType: !6267, size: 8, align: 8, extraData: i64 2)
!6267 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6262, file: !2, size: 8, align: 8, elements: !6268, templateParams: !6273, identifier: "21a327d5425acc8cadbfbec3fc62bbff")
!6268 = !{!6269}
!6269 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6267, file: !2, baseType: !6270, align: 8)
!6270 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !322, file: !2, align: 8, elements: !6271, templateParams: !25, identifier: "8a606e88d91d7eae903819a01f5af43")
!6271 = !{!6272}
!6272 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6270, file: !2, baseType: !7, align: 8)
!6273 = !{!6274, !6220}
!6274 = !DITemplateTypeParameter(name: "T", type: !6270)
!6275 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6264, file: !2, baseType: !6276, size: 8, align: 8)
!6276 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6262, file: !2, size: 8, align: 8, elements: !6277, templateParams: !6273, identifier: "f25f1edae81c295a7e0b9570c7f1cc73")
!6277 = !{!6278}
!6278 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6276, file: !2, baseType: !801, size: 8, align: 8)
!6279 = !DIDerivedType(tag: DW_TAG_member, scope: !6262, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6280 = !{!6281, !6282, !6283, !6284, !6286}
!6281 = !DILocalVariable(name: "self", arg: 1, scope: !6259, file: !6096, line: 360, type: !6103)
!6282 = !DILocalVariable(name: "page", arg: 2, scope: !6259, file: !6096, line: 361, type: !964)
!6283 = !DILocalVariable(name: "flags", arg: 3, scope: !6259, file: !6096, line: 362, type: !362)
!6284 = !DILocalVariable(name: "p4", scope: !6285, file: !6096, line: 364, type: !6118, align: 8)
!6285 = distinct !DILexicalBlock(scope: !6259, file: !6096, line: 364, column: 9)
!6286 = !DILocalVariable(name: "p4_entry", scope: !6287, file: !6096, line: 365, type: !3133, align: 8)
!6287 = distinct !DILexicalBlock(scope: !6285, file: !6096, line: 365, column: 9)
!6288 = !DILocation(line: 360, column: 9, scope: !6259)
!6289 = !DILocation(line: 361, column: 9, scope: !6259)
!6290 = !DILocation(line: 362, column: 9, scope: !6259)
!6291 = !DILocation(line: 364, column: 18, scope: !6259)
!6292 = !DILocation(line: 364, column: 13, scope: !6285)
!6293 = !DILocation(line: 365, column: 29, scope: !6285)
!6294 = !DILocation(line: 365, column: 32, scope: !6285)
!6295 = !DILocation(line: 365, column: 24, scope: !6285)
!6296 = !DILocation(line: 365, column: 13, scope: !6287)
!6297 = !DILocation(line: 367, column: 12, scope: !6287)
!6298 = !DILocation(line: 371, column: 9, scope: !6287)
!6299 = !DILocation(line: 373, column: 12, scope: !6287)
!6300 = !DILocation(line: 373, column: 9, scope: !6287)
!6301 = !DILocation(line: 374, column: 6, scope: !6259)
!6302 = !DILocation(line: 368, column: 24, scope: !6287)
!6303 = !DILocation(line: 368, column: 20, scope: !6287)
!6304 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h5b0c712791eae278E", scope: !3129, file: !6096, line: 376, type: !6260, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6305)
!6305 = !{!6306, !6307, !6308}
!6306 = !DILocalVariable(name: "self", arg: 1, scope: !6304, file: !6096, line: 377, type: !6103)
!6307 = !DILocalVariable(name: "_page", arg: 2, scope: !6304, file: !6096, line: 378, type: !964)
!6308 = !DILocalVariable(name: "_flags", arg: 3, scope: !6304, file: !6096, line: 379, type: !362)
!6309 = !DILocation(line: 377, column: 9, scope: !6304)
!6310 = !DILocation(line: 378, column: 9, scope: !6304)
!6311 = !DILocation(line: 379, column: 9, scope: !6304)
!6312 = !DILocation(line: 381, column: 13, scope: !6304)
!6313 = !DILocation(line: 381, column: 9, scope: !6304)
!6314 = !DILocation(line: 382, column: 6, scope: !6304)
!6315 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17hc8ddac82b6257915E", scope: !3129, file: !6096, line: 384, type: !6260, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6316)
!6316 = !{!6317, !6318, !6319}
!6317 = !DILocalVariable(name: "self", arg: 1, scope: !6315, file: !6096, line: 385, type: !6103)
!6318 = !DILocalVariable(name: "_page", arg: 2, scope: !6315, file: !6096, line: 386, type: !964)
!6319 = !DILocalVariable(name: "_flags", arg: 3, scope: !6315, file: !6096, line: 387, type: !362)
!6320 = !DILocation(line: 385, column: 9, scope: !6315)
!6321 = !DILocation(line: 386, column: 9, scope: !6315)
!6322 = !DILocation(line: 387, column: 9, scope: !6315)
!6323 = !DILocation(line: 389, column: 13, scope: !6315)
!6324 = !DILocation(line: 389, column: 9, scope: !6315)
!6325 = !DILocation(line: 390, column: 6, scope: !6315)
!6326 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17he3556ec72f839184E", scope: !3129, file: !6096, line: 392, type: !6327, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6330)
!6327 = !DISubroutineType(types: !6328)
!6328 = !{!3458, !6329, !964}
!6329 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6097, size: 64, align: 64, dwarfAddressSpace: 0)
!6330 = !{!6331, !6332, !6333, !6335, !6338}
!6331 = !DILocalVariable(name: "self", arg: 1, scope: !6326, file: !6096, line: 392, type: !6329)
!6332 = !DILocalVariable(name: "page", arg: 2, scope: !6326, file: !6096, line: 392, type: !964)
!6333 = !DILocalVariable(name: "p4", scope: !6334, file: !6096, line: 393, type: !585, align: 8)
!6334 = distinct !DILexicalBlock(scope: !6326, file: !6096, line: 393, column: 9)
!6335 = !DILocalVariable(name: "p3", scope: !6336, file: !6096, line: 399, type: !6337, align: 8)
!6336 = distinct !DILexicalBlock(scope: !6334, file: !6096, line: 399, column: 9)
!6337 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!6338 = !DILocalVariable(name: "p3_entry", scope: !6339, file: !6096, line: 400, type: !82, align: 8)
!6339 = distinct !DILexicalBlock(scope: !6336, file: !6096, line: 400, column: 9)
!6340 = !DILocation(line: 392, column: 23, scope: !6326)
!6341 = !DILocation(line: 392, column: 30, scope: !6326)
!6342 = !DILocation(line: 400, column: 13, scope: !6339)
!6343 = !DILocation(line: 393, column: 18, scope: !6326)
!6344 = !DILocation(line: 393, column: 13, scope: !6334)
!6345 = !DILocation(line: 395, column: 12, scope: !6334)
!6346 = !DILocation(line: 395, column: 15, scope: !6334)
!6347 = !DILocation(line: 399, column: 43, scope: !6334)
!6348 = !DILocation(line: 399, column: 29, scope: !6334)
!6349 = !DILocation(line: 399, column: 27, scope: !6334)
!6350 = !DILocation(line: 399, column: 13, scope: !6336)
!6351 = !DILocation(line: 400, column: 28, scope: !6336)
!6352 = !DILocation(line: 400, column: 25, scope: !6336)
!6353 = !DILocation(line: 400, column: 24, scope: !6336)
!6354 = !DILocation(line: 402, column: 12, scope: !6339)
!6355 = !DILocation(line: 396, column: 24, scope: !6334)
!6356 = !DILocation(line: 396, column: 20, scope: !6334)
!6357 = !DILocation(line: 1, column: 1, scope: !6358)
!6358 = !DILexicalBlockFile(scope: !6334, file: !4645, discriminator: 0)
!6359 = !DILocation(line: 408, column: 6, scope: !6326)
!6360 = !DILocation(line: 406, column: 39, scope: !6339)
!6361 = !DILocation(line: 406, column: 9, scope: !6339)
!6362 = !DILocation(line: 407, column: 22, scope: !6339)
!6363 = !DILocation(line: 403, column: 24, scope: !6339)
!6364 = !DILocation(line: 403, column: 20, scope: !6339)
!6365 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3ca09a559cf05c26E", scope: !3473, file: !6096, line: 407, type: !6366, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6368)
!6366 = !DISubroutineType(types: !6367)
!6367 = !{!3303, !3472, !3105}
!6368 = !{!6369, !6370}
!6369 = !DILocalVariable(name: "p3_entry", scope: !6365, file: !6096, line: 400, type: !82, align: 8)
!6370 = !DILocalVariable(arg: 2, scope: !6365, file: !6096, line: 407, type: !3105)
!6371 = !DILocation(line: 400, column: 13, scope: !6365)
!6372 = !DILocation(line: 407, column: 23, scope: !6365)
!6373 = !DILocation(line: 407, column: 78, scope: !6365)
!6374 = !DILocation(line: 407, column: 42, scope: !6365)
!6375 = !DILocation(line: 407, column: 94, scope: !6365)
!6376 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h6d8021c726bfa124E", scope: !3383, file: !6096, line: 427, type: !6377, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6379)
!6377 = !DISubroutineType(types: !6378)
!6378 = !{!992, !6103, !1007}
!6379 = !{!6380, !6381, !6382, !6384, !6386, !6388, !6390, !6392, !6394, !6396, !6398, !6400, !6402, !6404, !6406, !6408}
!6380 = !DILocalVariable(name: "self", arg: 1, scope: !6376, file: !6096, line: 428, type: !6103)
!6381 = !DILocalVariable(name: "page", arg: 2, scope: !6376, file: !6096, line: 429, type: !1007)
!6382 = !DILocalVariable(name: "p4", scope: !6383, file: !6096, line: 431, type: !6118, align: 8)
!6383 = distinct !DILexicalBlock(scope: !6376, file: !6096, line: 431, column: 9)
!6384 = !DILocalVariable(name: "p4_entry", scope: !6385, file: !6096, line: 432, type: !82, align: 8)
!6385 = distinct !DILexicalBlock(scope: !6383, file: !6096, line: 432, column: 9)
!6386 = !DILocalVariable(name: "residual", scope: !6387, file: !6096, line: 436, type: !895, align: 8)
!6387 = distinct !DILexicalBlock(scope: !6385, file: !6096, line: 436, column: 11)
!6388 = !DILocalVariable(name: "val", scope: !6389, file: !6096, line: 433, type: !660, align: 8)
!6389 = distinct !DILexicalBlock(scope: !6385, file: !6096, line: 433, column: 9)
!6390 = !DILocalVariable(name: "p3", scope: !6391, file: !6096, line: 438, type: !586, align: 8)
!6391 = distinct !DILexicalBlock(scope: !6385, file: !6096, line: 438, column: 9)
!6392 = !DILocalVariable(name: "p3_entry", scope: !6393, file: !6096, line: 439, type: !82, align: 8)
!6393 = distinct !DILexicalBlock(scope: !6391, file: !6096, line: 439, column: 9)
!6394 = !DILocalVariable(name: "residual", scope: !6395, file: !6096, line: 443, type: !895, align: 8)
!6395 = distinct !DILexicalBlock(scope: !6393, file: !6096, line: 443, column: 11)
!6396 = !DILocalVariable(name: "val", scope: !6397, file: !6096, line: 440, type: !660, align: 8)
!6397 = distinct !DILexicalBlock(scope: !6393, file: !6096, line: 440, column: 9)
!6398 = !DILocalVariable(name: "p2", scope: !6399, file: !6096, line: 445, type: !586, align: 8)
!6399 = distinct !DILexicalBlock(scope: !6393, file: !6096, line: 445, column: 9)
!6400 = !DILocalVariable(name: "p2_entry", scope: !6401, file: !6096, line: 446, type: !3133, align: 8)
!6401 = distinct !DILexicalBlock(scope: !6399, file: !6096, line: 446, column: 9)
!6402 = !DILocalVariable(name: "flags", scope: !6403, file: !6096, line: 447, type: !362, align: 8)
!6403 = distinct !DILexicalBlock(scope: !6401, file: !6096, line: 447, column: 9)
!6404 = !DILocalVariable(name: "frame", scope: !6405, file: !6096, line: 456, type: !678, align: 8)
!6405 = distinct !DILexicalBlock(scope: !6403, file: !6096, line: 456, column: 9)
!6406 = !DILocalVariable(name: "residual", scope: !6407, file: !6096, line: 457, type: !895, align: 8)
!6407 = distinct !DILexicalBlock(scope: !6403, file: !6096, line: 457, column: 91)
!6408 = !DILocalVariable(name: "val", scope: !6409, file: !6096, line: 456, type: !678, align: 8)
!6409 = distinct !DILexicalBlock(scope: !6403, file: !6096, line: 456, column: 21)
!6410 = !DILocation(line: 428, column: 9, scope: !6376)
!6411 = !DILocation(line: 429, column: 9, scope: !6376)
!6412 = !DILocation(line: 433, column: 9, scope: !6389)
!6413 = !DILocation(line: 440, column: 9, scope: !6397)
!6414 = !DILocation(line: 446, column: 13, scope: !6401)
!6415 = !DILocation(line: 447, column: 13, scope: !6403)
!6416 = !DILocation(line: 456, column: 13, scope: !6405)
!6417 = !DILocation(line: 456, column: 21, scope: !6409)
!6418 = !DILocation(line: 431, column: 18, scope: !6376)
!6419 = !DILocation(line: 431, column: 13, scope: !6383)
!6420 = !DILocation(line: 432, column: 25, scope: !6383)
!6421 = !DILocation(line: 432, column: 28, scope: !6383)
!6422 = !DILocation(line: 432, column: 24, scope: !6383)
!6423 = !DILocation(line: 432, column: 13, scope: !6385)
!6424 = !DILocation(line: 433, column: 9, scope: !6385)
!6425 = !DILocation(line: 438, column: 47, scope: !6385)
!6426 = !DILocation(line: 438, column: 33, scope: !6385)
!6427 = !DILocation(line: 438, column: 27, scope: !6385)
!6428 = !DILocation(line: 438, column: 13, scope: !6391)
!6429 = !DILocation(line: 439, column: 28, scope: !6391)
!6430 = !DILocation(line: 439, column: 25, scope: !6391)
!6431 = !DILocation(line: 439, column: 24, scope: !6391)
!6432 = !DILocation(line: 439, column: 13, scope: !6393)
!6433 = !DILocation(line: 440, column: 9, scope: !6393)
!6434 = !DILocation(line: 436, column: 11, scope: !6385)
!6435 = !DILocation(line: 436, column: 11, scope: !6387)
!6436 = !DILocation(line: 433, column: 9, scope: !6387)
!6437 = !DILocation(line: 461, column: 6, scope: !6376)
!6438 = !DILocation(line: 445, column: 47, scope: !6393)
!6439 = !DILocation(line: 445, column: 33, scope: !6393)
!6440 = !DILocation(line: 445, column: 27, scope: !6393)
!6441 = !DILocation(line: 445, column: 13, scope: !6399)
!6442 = !DILocation(line: 446, column: 32, scope: !6399)
!6443 = !DILocation(line: 446, column: 29, scope: !6399)
!6444 = !DILocation(line: 446, column: 24, scope: !6399)
!6445 = !DILocation(line: 447, column: 21, scope: !6401)
!6446 = !DILocation(line: 449, column: 13, scope: !6403)
!6447 = !DILocation(line: 449, column: 12, scope: !6403)
!6448 = !DILocation(line: 443, column: 11, scope: !6393)
!6449 = !DILocation(line: 443, column: 11, scope: !6395)
!6450 = !DILocation(line: 440, column: 9, scope: !6395)
!6451 = !DILocation(line: 452, column: 13, scope: !6403)
!6452 = !DILocation(line: 452, column: 12, scope: !6403)
!6453 = !DILocation(line: 450, column: 24, scope: !6403)
!6454 = !DILocation(line: 450, column: 20, scope: !6403)
!6455 = !DILocation(line: 1, column: 1, scope: !6456)
!6456 = !DILexicalBlockFile(scope: !6403, file: !4645, discriminator: 0)
!6457 = !DILocation(line: 456, column: 51, scope: !6403)
!6458 = !DILocation(line: 456, column: 21, scope: !6403)
!6459 = !DILocation(line: 457, column: 22, scope: !6403)
!6460 = !DILocation(line: 453, column: 24, scope: !6403)
!6461 = !DILocation(line: 453, column: 20, scope: !6403)
!6462 = !DILocation(line: 459, column: 9, scope: !6405)
!6463 = !DILocation(line: 460, column: 20, scope: !6405)
!6464 = !DILocation(line: 460, column: 12, scope: !6405)
!6465 = !DILocation(line: 460, column: 9, scope: !6405)
!6466 = !DILocation(line: 457, column: 91, scope: !6403)
!6467 = !DILocation(line: 457, column: 91, scope: !6407)
!6468 = !DILocation(line: 456, column: 21, scope: !6407)
!6469 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hef2edae10e61c460E", scope: !3382, file: !6096, line: 433, type: !6470, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6472)
!6470 = !DISubroutineType(types: !6471)
!6471 = !{!877, !3503, !791}
!6472 = !{!6473, !6474}
!6473 = !DILocalVariable(name: "err", arg: 2, scope: !6469, file: !6096, line: 433, type: !791)
!6474 = !DILocalVariable(arg: 1, scope: !6469, file: !6096, line: 433, type: !3503)
!6475 = !DILocation(line: 433, column: 34, scope: !6469)
!6476 = !DILocation(line: 433, column: 35, scope: !6469)
!6477 = !DILocation(line: 433, column: 46, scope: !6469)
!6478 = !DILocation(line: 433, column: 40, scope: !6469)
!6479 = !DILocation(line: 434, column: 44, scope: !6469)
!6480 = !DILocation(line: 435, column: 38, scope: !6469)
!6481 = !DILocation(line: 436, column: 10, scope: !6469)
!6482 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h78ca722f58441f64E", scope: !3382, file: !6096, line: 440, type: !6483, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6485)
!6483 = !DISubroutineType(types: !6484)
!6484 = !{!877, !3561, !791}
!6485 = !{!6486, !6487}
!6486 = !DILocalVariable(name: "err", arg: 2, scope: !6482, file: !6096, line: 440, type: !791)
!6487 = !DILocalVariable(arg: 1, scope: !6482, file: !6096, line: 440, type: !3561)
!6488 = !DILocation(line: 440, column: 34, scope: !6482)
!6489 = !DILocation(line: 440, column: 35, scope: !6482)
!6490 = !DILocation(line: 440, column: 46, scope: !6482)
!6491 = !DILocation(line: 440, column: 40, scope: !6482)
!6492 = !DILocation(line: 441, column: 44, scope: !6482)
!6493 = !DILocation(line: 442, column: 38, scope: !6482)
!6494 = !DILocation(line: 443, column: 10, scope: !6482)
!6495 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hde81e36cda8102feE", scope: !3382, file: !6096, line: 457, type: !6496, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6498)
!6496 = !DISubroutineType(types: !6497)
!6497 = !{!877, !3381, !3105}
!6498 = !{!6499, !6500}
!6499 = !DILocalVariable(name: "p2_entry", scope: !6495, file: !6096, line: 446, type: !3133, align: 8)
!6500 = !DILocalVariable(arg: 2, scope: !6495, file: !6096, line: 457, type: !3105)
!6501 = !DILocation(line: 446, column: 13, scope: !6495)
!6502 = !DILocation(line: 457, column: 23, scope: !6495)
!6503 = !DILocation(line: 457, column: 74, scope: !6495)
!6504 = !DILocation(line: 457, column: 42, scope: !6495)
!6505 = !DILocation(line: 457, column: 90, scope: !6495)
!6506 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h513d4a2e39223950E", scope: !3383, file: !6096, line: 463, type: !6507, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6524)
!6507 = !DISubroutineType(types: !6508)
!6508 = !{!6509, !6103, !1007, !362}
!6509 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6510, templateParams: !25, identifier: "27d6bbffe27a37b071d8af769efe970f")
!6510 = !{!6511}
!6511 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6509, file: !2, size: 128, align: 64, elements: !6512, templateParams: !25, identifier: "89e11c7bb539737e7e0a46df35e5d3c", discriminator: !6523)
!6512 = !{!6513, !6519}
!6513 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6511, file: !2, baseType: !6514, size: 128, align: 64, extraData: i64 0)
!6514 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6509, file: !2, size: 128, align: 64, elements: !6515, templateParams: !6517, identifier: "b2f8918d85d5589081ffe94ee4904199")
!6515 = !{!6516}
!6516 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6514, file: !2, baseType: !1004, size: 64, align: 64, offset: 64)
!6517 = !{!6518, !6220}
!6518 = !DITemplateTypeParameter(name: "T", type: !1004)
!6519 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6511, file: !2, baseType: !6520, size: 128, align: 64, extraData: i64 1)
!6520 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6509, file: !2, size: 128, align: 64, elements: !6521, templateParams: !6517, identifier: "e336adcc412372b73f82eb076d9b8366")
!6521 = !{!6522}
!6522 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6520, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6523 = !DIDerivedType(tag: DW_TAG_member, scope: !6509, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6524 = !{!6525, !6526, !6527, !6528, !6530, !6532}
!6525 = !DILocalVariable(name: "self", arg: 1, scope: !6506, file: !6096, line: 464, type: !6103)
!6526 = !DILocalVariable(name: "page", arg: 2, scope: !6506, file: !6096, line: 465, type: !1007)
!6527 = !DILocalVariable(name: "flags", arg: 3, scope: !6506, file: !6096, line: 466, type: !362)
!6528 = !DILocalVariable(name: "p4", scope: !6529, file: !6096, line: 469, type: !6118, align: 8)
!6529 = distinct !DILexicalBlock(scope: !6506, file: !6096, line: 469, column: 9)
!6530 = !DILocalVariable(name: "p3", scope: !6531, file: !6096, line: 475, type: !586, align: 8)
!6531 = distinct !DILexicalBlock(scope: !6529, file: !6096, line: 475, column: 9)
!6532 = !DILocalVariable(name: "p2", scope: !6533, file: !6096, line: 481, type: !586, align: 8)
!6533 = distinct !DILexicalBlock(scope: !6531, file: !6096, line: 481, column: 9)
!6534 = !DILocation(line: 464, column: 9, scope: !6506)
!6535 = !DILocation(line: 465, column: 9, scope: !6506)
!6536 = !DILocation(line: 466, column: 9, scope: !6506)
!6537 = !DILocation(line: 469, column: 18, scope: !6506)
!6538 = !DILocation(line: 469, column: 13, scope: !6529)
!6539 = !DILocation(line: 471, column: 12, scope: !6529)
!6540 = !DILocation(line: 471, column: 15, scope: !6529)
!6541 = !DILocation(line: 475, column: 47, scope: !6529)
!6542 = !DILocation(line: 475, column: 33, scope: !6529)
!6543 = !DILocation(line: 475, column: 27, scope: !6529)
!6544 = !DILocation(line: 475, column: 13, scope: !6531)
!6545 = !DILocation(line: 477, column: 15, scope: !6531)
!6546 = !DILocation(line: 477, column: 12, scope: !6531)
!6547 = !DILocation(line: 472, column: 24, scope: !6529)
!6548 = !DILocation(line: 472, column: 20, scope: !6529)
!6549 = !DILocation(line: 1, column: 1, scope: !6550)
!6550 = !DILexicalBlockFile(scope: !6529, file: !4645, discriminator: 0)
!6551 = !DILocation(line: 490, column: 6, scope: !6506)
!6552 = !DILocation(line: 481, column: 47, scope: !6531)
!6553 = !DILocation(line: 481, column: 33, scope: !6531)
!6554 = !DILocation(line: 481, column: 27, scope: !6531)
!6555 = !DILocation(line: 481, column: 13, scope: !6533)
!6556 = !DILocation(line: 483, column: 15, scope: !6533)
!6557 = !DILocation(line: 483, column: 12, scope: !6533)
!6558 = !DILocation(line: 478, column: 24, scope: !6531)
!6559 = !DILocation(line: 478, column: 20, scope: !6531)
!6560 = !DILocation(line: 1, column: 1, scope: !6561)
!6561 = !DILexicalBlockFile(scope: !6531, file: !4645, discriminator: 0)
!6562 = !DILocation(line: 487, column: 12, scope: !6533)
!6563 = !DILocation(line: 487, column: 9, scope: !6533)
!6564 = !DILocation(line: 487, column: 39, scope: !6533)
!6565 = !DILocation(line: 489, column: 12, scope: !6533)
!6566 = !DILocation(line: 489, column: 9, scope: !6533)
!6567 = !DILocation(line: 484, column: 24, scope: !6533)
!6568 = !DILocation(line: 484, column: 20, scope: !6533)
!6569 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h3309d33cea5b7322E", scope: !3383, file: !6096, line: 492, type: !6570, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6572)
!6570 = !DISubroutineType(types: !6571)
!6571 = !{!6262, !6103, !1007, !362}
!6572 = !{!6573, !6574, !6575, !6576, !6578}
!6573 = !DILocalVariable(name: "self", arg: 1, scope: !6569, file: !6096, line: 493, type: !6103)
!6574 = !DILocalVariable(name: "page", arg: 2, scope: !6569, file: !6096, line: 494, type: !1007)
!6575 = !DILocalVariable(name: "flags", arg: 3, scope: !6569, file: !6096, line: 495, type: !362)
!6576 = !DILocalVariable(name: "p4", scope: !6577, file: !6096, line: 497, type: !6118, align: 8)
!6577 = distinct !DILexicalBlock(scope: !6569, file: !6096, line: 497, column: 9)
!6578 = !DILocalVariable(name: "p4_entry", scope: !6579, file: !6096, line: 498, type: !3133, align: 8)
!6579 = distinct !DILexicalBlock(scope: !6577, file: !6096, line: 498, column: 9)
!6580 = !DILocation(line: 493, column: 9, scope: !6569)
!6581 = !DILocation(line: 494, column: 9, scope: !6569)
!6582 = !DILocation(line: 495, column: 9, scope: !6569)
!6583 = !DILocation(line: 497, column: 18, scope: !6569)
!6584 = !DILocation(line: 497, column: 13, scope: !6577)
!6585 = !DILocation(line: 498, column: 29, scope: !6577)
!6586 = !DILocation(line: 498, column: 32, scope: !6577)
!6587 = !DILocation(line: 498, column: 24, scope: !6577)
!6588 = !DILocation(line: 498, column: 13, scope: !6579)
!6589 = !DILocation(line: 500, column: 12, scope: !6579)
!6590 = !DILocation(line: 504, column: 9, scope: !6579)
!6591 = !DILocation(line: 506, column: 12, scope: !6579)
!6592 = !DILocation(line: 506, column: 9, scope: !6579)
!6593 = !DILocation(line: 507, column: 6, scope: !6569)
!6594 = !DILocation(line: 501, column: 24, scope: !6579)
!6595 = !DILocation(line: 501, column: 20, scope: !6579)
!6596 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h4d5d7e406aaead43E", scope: !3383, file: !6096, line: 509, type: !6570, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6597)
!6597 = !{!6598, !6599, !6600, !6601, !6603, !6605}
!6598 = !DILocalVariable(name: "self", arg: 1, scope: !6596, file: !6096, line: 510, type: !6103)
!6599 = !DILocalVariable(name: "page", arg: 2, scope: !6596, file: !6096, line: 511, type: !1007)
!6600 = !DILocalVariable(name: "flags", arg: 3, scope: !6596, file: !6096, line: 512, type: !362)
!6601 = !DILocalVariable(name: "p4", scope: !6602, file: !6096, line: 514, type: !6118, align: 8)
!6602 = distinct !DILexicalBlock(scope: !6596, file: !6096, line: 514, column: 9)
!6603 = !DILocalVariable(name: "p3", scope: !6604, file: !6096, line: 520, type: !586, align: 8)
!6604 = distinct !DILexicalBlock(scope: !6602, file: !6096, line: 520, column: 9)
!6605 = !DILocalVariable(name: "p3_entry", scope: !6606, file: !6096, line: 521, type: !3133, align: 8)
!6606 = distinct !DILexicalBlock(scope: !6604, file: !6096, line: 521, column: 9)
!6607 = !DILocation(line: 510, column: 9, scope: !6596)
!6608 = !DILocation(line: 511, column: 9, scope: !6596)
!6609 = !DILocation(line: 512, column: 9, scope: !6596)
!6610 = !DILocation(line: 514, column: 18, scope: !6596)
!6611 = !DILocation(line: 514, column: 13, scope: !6602)
!6612 = !DILocation(line: 516, column: 12, scope: !6602)
!6613 = !DILocation(line: 516, column: 15, scope: !6602)
!6614 = !DILocation(line: 520, column: 47, scope: !6602)
!6615 = !DILocation(line: 520, column: 33, scope: !6602)
!6616 = !DILocation(line: 520, column: 27, scope: !6602)
!6617 = !DILocation(line: 520, column: 13, scope: !6604)
!6618 = !DILocation(line: 521, column: 32, scope: !6604)
!6619 = !DILocation(line: 521, column: 29, scope: !6604)
!6620 = !DILocation(line: 521, column: 24, scope: !6604)
!6621 = !DILocation(line: 521, column: 13, scope: !6606)
!6622 = !DILocation(line: 523, column: 12, scope: !6606)
!6623 = !DILocation(line: 517, column: 24, scope: !6602)
!6624 = !DILocation(line: 517, column: 20, scope: !6602)
!6625 = !DILocation(line: 1, column: 1, scope: !6626)
!6626 = !DILexicalBlockFile(scope: !6602, file: !4645, discriminator: 0)
!6627 = !DILocation(line: 530, column: 6, scope: !6596)
!6628 = !DILocation(line: 527, column: 9, scope: !6606)
!6629 = !DILocation(line: 529, column: 12, scope: !6606)
!6630 = !DILocation(line: 529, column: 9, scope: !6606)
!6631 = !DILocation(line: 524, column: 24, scope: !6606)
!6632 = !DILocation(line: 524, column: 20, scope: !6606)
!6633 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h23ecc1f847f5aadaE", scope: !3383, file: !6096, line: 532, type: !6570, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6634)
!6634 = !{!6635, !6636, !6637}
!6635 = !DILocalVariable(name: "self", arg: 1, scope: !6633, file: !6096, line: 533, type: !6103)
!6636 = !DILocalVariable(name: "_page", arg: 2, scope: !6633, file: !6096, line: 534, type: !1007)
!6637 = !DILocalVariable(name: "_flags", arg: 3, scope: !6633, file: !6096, line: 535, type: !362)
!6638 = !DILocation(line: 533, column: 9, scope: !6633)
!6639 = !DILocation(line: 534, column: 9, scope: !6633)
!6640 = !DILocation(line: 535, column: 9, scope: !6633)
!6641 = !DILocation(line: 537, column: 13, scope: !6633)
!6642 = !DILocation(line: 537, column: 9, scope: !6633)
!6643 = !DILocation(line: 538, column: 6, scope: !6633)
!6644 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17he4f05ed71cf3fb17E", scope: !3383, file: !6096, line: 540, type: !6645, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6647)
!6645 = !DISubroutineType(types: !6646)
!6646 = !{!3413, !6329, !1007}
!6647 = !{!6648, !6649, !6650, !6652, !6654, !6656, !6658}
!6648 = !DILocalVariable(name: "self", arg: 1, scope: !6644, file: !6096, line: 540, type: !6329)
!6649 = !DILocalVariable(name: "page", arg: 2, scope: !6644, file: !6096, line: 540, type: !1007)
!6650 = !DILocalVariable(name: "p4", scope: !6651, file: !6096, line: 541, type: !585, align: 8)
!6651 = distinct !DILexicalBlock(scope: !6644, file: !6096, line: 541, column: 9)
!6652 = !DILocalVariable(name: "p3", scope: !6653, file: !6096, line: 547, type: !6337, align: 8)
!6653 = distinct !DILexicalBlock(scope: !6651, file: !6096, line: 547, column: 9)
!6654 = !DILocalVariable(name: "p3_entry", scope: !6655, file: !6096, line: 548, type: !82, align: 8)
!6655 = distinct !DILexicalBlock(scope: !6653, file: !6096, line: 548, column: 9)
!6656 = !DILocalVariable(name: "p2", scope: !6657, file: !6096, line: 554, type: !6337, align: 8)
!6657 = distinct !DILexicalBlock(scope: !6655, file: !6096, line: 554, column: 9)
!6658 = !DILocalVariable(name: "p2_entry", scope: !6659, file: !6096, line: 555, type: !82, align: 8)
!6659 = distinct !DILexicalBlock(scope: !6657, file: !6096, line: 555, column: 9)
!6660 = !DILocation(line: 540, column: 23, scope: !6644)
!6661 = !DILocation(line: 540, column: 30, scope: !6644)
!6662 = !DILocation(line: 555, column: 13, scope: !6659)
!6663 = !DILocation(line: 541, column: 18, scope: !6644)
!6664 = !DILocation(line: 541, column: 13, scope: !6651)
!6665 = !DILocation(line: 543, column: 12, scope: !6651)
!6666 = !DILocation(line: 543, column: 15, scope: !6651)
!6667 = !DILocation(line: 547, column: 43, scope: !6651)
!6668 = !DILocation(line: 547, column: 29, scope: !6651)
!6669 = !DILocation(line: 547, column: 27, scope: !6651)
!6670 = !DILocation(line: 547, column: 13, scope: !6653)
!6671 = !DILocation(line: 548, column: 28, scope: !6653)
!6672 = !DILocation(line: 548, column: 25, scope: !6653)
!6673 = !DILocation(line: 548, column: 24, scope: !6653)
!6674 = !DILocation(line: 548, column: 13, scope: !6655)
!6675 = !DILocation(line: 550, column: 12, scope: !6655)
!6676 = !DILocation(line: 544, column: 24, scope: !6651)
!6677 = !DILocation(line: 544, column: 20, scope: !6651)
!6678 = !DILocation(line: 1, column: 1, scope: !6679)
!6679 = !DILexicalBlockFile(scope: !6651, file: !4645, discriminator: 0)
!6680 = !DILocation(line: 563, column: 6, scope: !6644)
!6681 = !DILocation(line: 554, column: 43, scope: !6655)
!6682 = !DILocation(line: 554, column: 29, scope: !6655)
!6683 = !DILocation(line: 554, column: 27, scope: !6655)
!6684 = !DILocation(line: 554, column: 13, scope: !6657)
!6685 = !DILocation(line: 555, column: 28, scope: !6657)
!6686 = !DILocation(line: 555, column: 25, scope: !6657)
!6687 = !DILocation(line: 555, column: 24, scope: !6657)
!6688 = !DILocation(line: 557, column: 12, scope: !6659)
!6689 = !DILocation(line: 551, column: 24, scope: !6655)
!6690 = !DILocation(line: 551, column: 20, scope: !6655)
!6691 = !DILocation(line: 1, column: 1, scope: !6692)
!6692 = !DILexicalBlockFile(scope: !6655, file: !4645, discriminator: 0)
!6693 = !DILocation(line: 561, column: 39, scope: !6659)
!6694 = !DILocation(line: 561, column: 9, scope: !6659)
!6695 = !DILocation(line: 562, column: 22, scope: !6659)
!6696 = !DILocation(line: 558, column: 24, scope: !6659)
!6697 = !DILocation(line: 558, column: 20, scope: !6659)
!6698 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h7830f447270cc4ffE", scope: !3428, file: !6096, line: 562, type: !6699, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6701)
!6699 = !DISubroutineType(types: !6700)
!6700 = !{!3303, !3427, !3105}
!6701 = !{!6702, !6703}
!6702 = !DILocalVariable(name: "p2_entry", scope: !6698, file: !6096, line: 555, type: !82, align: 8)
!6703 = !DILocalVariable(arg: 2, scope: !6698, file: !6096, line: 562, type: !3105)
!6704 = !DILocation(line: 555, column: 13, scope: !6698)
!6705 = !DILocation(line: 562, column: 23, scope: !6698)
!6706 = !DILocation(line: 562, column: 78, scope: !6698)
!6707 = !DILocation(line: 562, column: 42, scope: !6698)
!6708 = !DILocation(line: 562, column: 94, scope: !6698)
!6709 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17ha3aeceab91aad791E", scope: !3192, file: !6096, line: 582, type: !6710, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6712)
!6710 = !DISubroutineType(types: !6711)
!6711 = !{!855, !6103, !870}
!6712 = !{!6713, !6714, !6715, !6717, !6719, !6721, !6723, !6725, !6727, !6729, !6731, !6733, !6735, !6737, !6739, !6741, !6743, !6745, !6747}
!6713 = !DILocalVariable(name: "self", arg: 1, scope: !6709, file: !6096, line: 583, type: !6103)
!6714 = !DILocalVariable(name: "page", arg: 2, scope: !6709, file: !6096, line: 584, type: !870)
!6715 = !DILocalVariable(name: "p4", scope: !6716, file: !6096, line: 586, type: !6118, align: 8)
!6716 = distinct !DILexicalBlock(scope: !6709, file: !6096, line: 586, column: 9)
!6717 = !DILocalVariable(name: "p4_entry", scope: !6718, file: !6096, line: 587, type: !82, align: 8)
!6718 = distinct !DILexicalBlock(scope: !6716, file: !6096, line: 587, column: 9)
!6719 = !DILocalVariable(name: "residual", scope: !6720, file: !6096, line: 591, type: !895, align: 8)
!6720 = distinct !DILexicalBlock(scope: !6718, file: !6096, line: 591, column: 11)
!6721 = !DILocalVariable(name: "val", scope: !6722, file: !6096, line: 588, type: !660, align: 8)
!6722 = distinct !DILexicalBlock(scope: !6718, file: !6096, line: 588, column: 9)
!6723 = !DILocalVariable(name: "p3", scope: !6724, file: !6096, line: 593, type: !586, align: 8)
!6724 = distinct !DILexicalBlock(scope: !6718, file: !6096, line: 593, column: 9)
!6725 = !DILocalVariable(name: "p3_entry", scope: !6726, file: !6096, line: 594, type: !82, align: 8)
!6726 = distinct !DILexicalBlock(scope: !6724, file: !6096, line: 594, column: 9)
!6727 = !DILocalVariable(name: "residual", scope: !6728, file: !6096, line: 598, type: !895, align: 8)
!6728 = distinct !DILexicalBlock(scope: !6726, file: !6096, line: 598, column: 11)
!6729 = !DILocalVariable(name: "val", scope: !6730, file: !6096, line: 595, type: !660, align: 8)
!6730 = distinct !DILexicalBlock(scope: !6726, file: !6096, line: 595, column: 9)
!6731 = !DILocalVariable(name: "p2", scope: !6732, file: !6096, line: 600, type: !586, align: 8)
!6732 = distinct !DILexicalBlock(scope: !6726, file: !6096, line: 600, column: 9)
!6733 = !DILocalVariable(name: "p2_entry", scope: !6734, file: !6096, line: 601, type: !82, align: 8)
!6734 = distinct !DILexicalBlock(scope: !6732, file: !6096, line: 601, column: 9)
!6735 = !DILocalVariable(name: "residual", scope: !6736, file: !6096, line: 605, type: !895, align: 8)
!6736 = distinct !DILexicalBlock(scope: !6734, file: !6096, line: 605, column: 11)
!6737 = !DILocalVariable(name: "val", scope: !6738, file: !6096, line: 602, type: !660, align: 8)
!6738 = distinct !DILexicalBlock(scope: !6734, file: !6096, line: 602, column: 9)
!6739 = !DILocalVariable(name: "p1", scope: !6740, file: !6096, line: 607, type: !586, align: 8)
!6740 = distinct !DILexicalBlock(scope: !6734, file: !6096, line: 607, column: 9)
!6741 = !DILocalVariable(name: "p1_entry", scope: !6742, file: !6096, line: 608, type: !3133, align: 8)
!6742 = distinct !DILexicalBlock(scope: !6740, file: !6096, line: 608, column: 9)
!6743 = !DILocalVariable(name: "frame", scope: !6744, file: !6096, line: 610, type: !660, align: 8)
!6744 = distinct !DILexicalBlock(scope: !6742, file: !6096, line: 610, column: 9)
!6745 = !DILocalVariable(name: "residual", scope: !6746, file: !6096, line: 613, type: !895, align: 8)
!6746 = distinct !DILexicalBlock(scope: !6742, file: !6096, line: 613, column: 11)
!6747 = !DILocalVariable(name: "val", scope: !6748, file: !6096, line: 610, type: !660, align: 8)
!6748 = distinct !DILexicalBlock(scope: !6742, file: !6096, line: 610, column: 21)
!6749 = !DILocation(line: 583, column: 9, scope: !6709)
!6750 = !DILocation(line: 584, column: 9, scope: !6709)
!6751 = !DILocation(line: 588, column: 9, scope: !6722)
!6752 = !DILocation(line: 595, column: 9, scope: !6730)
!6753 = !DILocation(line: 602, column: 9, scope: !6738)
!6754 = !DILocation(line: 610, column: 13, scope: !6744)
!6755 = !DILocation(line: 610, column: 21, scope: !6748)
!6756 = !DILocation(line: 586, column: 18, scope: !6709)
!6757 = !DILocation(line: 586, column: 13, scope: !6716)
!6758 = !DILocation(line: 587, column: 25, scope: !6716)
!6759 = !DILocation(line: 587, column: 28, scope: !6716)
!6760 = !DILocation(line: 587, column: 24, scope: !6716)
!6761 = !DILocation(line: 587, column: 13, scope: !6718)
!6762 = !DILocation(line: 588, column: 9, scope: !6718)
!6763 = !DILocation(line: 593, column: 47, scope: !6718)
!6764 = !DILocation(line: 593, column: 33, scope: !6718)
!6765 = !DILocation(line: 593, column: 27, scope: !6718)
!6766 = !DILocation(line: 593, column: 13, scope: !6724)
!6767 = !DILocation(line: 594, column: 28, scope: !6724)
!6768 = !DILocation(line: 594, column: 25, scope: !6724)
!6769 = !DILocation(line: 594, column: 24, scope: !6724)
!6770 = !DILocation(line: 594, column: 13, scope: !6726)
!6771 = !DILocation(line: 595, column: 9, scope: !6726)
!6772 = !DILocation(line: 591, column: 11, scope: !6718)
!6773 = !DILocation(line: 591, column: 11, scope: !6720)
!6774 = !DILocation(line: 588, column: 9, scope: !6720)
!6775 = !DILocation(line: 617, column: 6, scope: !6709)
!6776 = !DILocation(line: 600, column: 47, scope: !6726)
!6777 = !DILocation(line: 600, column: 33, scope: !6726)
!6778 = !DILocation(line: 600, column: 27, scope: !6726)
!6779 = !DILocation(line: 600, column: 13, scope: !6732)
!6780 = !DILocation(line: 601, column: 28, scope: !6732)
!6781 = !DILocation(line: 601, column: 25, scope: !6732)
!6782 = !DILocation(line: 601, column: 24, scope: !6732)
!6783 = !DILocation(line: 601, column: 13, scope: !6734)
!6784 = !DILocation(line: 602, column: 9, scope: !6734)
!6785 = !DILocation(line: 598, column: 11, scope: !6726)
!6786 = !DILocation(line: 598, column: 11, scope: !6728)
!6787 = !DILocation(line: 595, column: 9, scope: !6728)
!6788 = !DILocation(line: 607, column: 47, scope: !6734)
!6789 = !DILocation(line: 607, column: 33, scope: !6734)
!6790 = !DILocation(line: 607, column: 27, scope: !6734)
!6791 = !DILocation(line: 607, column: 13, scope: !6740)
!6792 = !DILocation(line: 608, column: 32, scope: !6740)
!6793 = !DILocation(line: 608, column: 29, scope: !6740)
!6794 = !DILocation(line: 608, column: 24, scope: !6740)
!6795 = !DILocation(line: 608, column: 13, scope: !6742)
!6796 = !DILocation(line: 610, column: 21, scope: !6742)
!6797 = !DILocation(line: 605, column: 11, scope: !6734)
!6798 = !DILocation(line: 605, column: 11, scope: !6736)
!6799 = !DILocation(line: 602, column: 9, scope: !6736)
!6800 = !DILocation(line: 615, column: 9, scope: !6744)
!6801 = !DILocation(line: 616, column: 20, scope: !6744)
!6802 = !DILocation(line: 616, column: 12, scope: !6744)
!6803 = !DILocation(line: 616, column: 9, scope: !6744)
!6804 = !DILocation(line: 613, column: 11, scope: !6742)
!6805 = !DILocation(line: 613, column: 11, scope: !6746)
!6806 = !DILocation(line: 610, column: 21, scope: !6746)
!6807 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h0565de35d7041750E", scope: !3191, file: !6096, line: 588, type: !6808, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6810)
!6808 = !DISubroutineType(types: !6809)
!6809 = !{!877, !3190, !791}
!6810 = !{!6811, !6812}
!6811 = !DILocalVariable(name: "err", arg: 2, scope: !6807, file: !6096, line: 588, type: !791)
!6812 = !DILocalVariable(arg: 1, scope: !6807, file: !6096, line: 588, type: !3190)
!6813 = !DILocation(line: 588, column: 34, scope: !6807)
!6814 = !DILocation(line: 588, column: 35, scope: !6807)
!6815 = !DILocation(line: 588, column: 46, scope: !6807)
!6816 = !DILocation(line: 588, column: 40, scope: !6807)
!6817 = !DILocation(line: 589, column: 44, scope: !6807)
!6818 = !DILocation(line: 590, column: 38, scope: !6807)
!6819 = !DILocation(line: 591, column: 10, scope: !6807)
!6820 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h1d082320e210f3c9E", scope: !3191, file: !6096, line: 595, type: !6821, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6823)
!6821 = !DISubroutineType(types: !6822)
!6822 = !{!877, !3590, !791}
!6823 = !{!6824, !6825}
!6824 = !DILocalVariable(name: "err", arg: 2, scope: !6820, file: !6096, line: 595, type: !791)
!6825 = !DILocalVariable(arg: 1, scope: !6820, file: !6096, line: 595, type: !3590)
!6826 = !DILocation(line: 595, column: 34, scope: !6820)
!6827 = !DILocation(line: 595, column: 35, scope: !6820)
!6828 = !DILocation(line: 595, column: 46, scope: !6820)
!6829 = !DILocation(line: 595, column: 40, scope: !6820)
!6830 = !DILocation(line: 596, column: 44, scope: !6820)
!6831 = !DILocation(line: 597, column: 38, scope: !6820)
!6832 = !DILocation(line: 598, column: 10, scope: !6820)
!6833 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h2ebf31ac54335f06E", scope: !3191, file: !6096, line: 602, type: !6834, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6836)
!6834 = !DISubroutineType(types: !6835)
!6835 = !{!877, !3532, !791}
!6836 = !{!6837, !6838}
!6837 = !DILocalVariable(name: "err", arg: 2, scope: !6833, file: !6096, line: 602, type: !791)
!6838 = !DILocalVariable(arg: 1, scope: !6833, file: !6096, line: 602, type: !3532)
!6839 = !DILocation(line: 602, column: 34, scope: !6833)
!6840 = !DILocation(line: 602, column: 35, scope: !6833)
!6841 = !DILocation(line: 602, column: 46, scope: !6833)
!6842 = !DILocation(line: 602, column: 40, scope: !6833)
!6843 = !DILocation(line: 603, column: 44, scope: !6833)
!6844 = !DILocation(line: 604, column: 38, scope: !6833)
!6845 = !DILocation(line: 605, column: 10, scope: !6833)
!6846 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h859ddb7f26175015E", scope: !3191, file: !6096, line: 610, type: !6847, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6849)
!6847 = !DISubroutineType(types: !6848)
!6848 = !{!877, !3221, !791}
!6849 = !{!6850, !6851}
!6850 = !DILocalVariable(name: "err", arg: 2, scope: !6846, file: !6096, line: 610, type: !791)
!6851 = !DILocalVariable(arg: 1, scope: !6846, file: !6096, line: 610, type: !3221)
!6852 = !DILocation(line: 610, column: 46, scope: !6846)
!6853 = !DILocation(line: 610, column: 47, scope: !6846)
!6854 = !DILocation(line: 610, column: 58, scope: !6846)
!6855 = !DILocation(line: 610, column: 52, scope: !6846)
!6856 = !DILocation(line: 611, column: 44, scope: !6846)
!6857 = !DILocation(line: 612, column: 38, scope: !6846)
!6858 = !DILocation(line: 613, column: 10, scope: !6846)
!6859 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17hfe4e81b718ed44d3E", scope: !3192, file: !6096, line: 619, type: !6860, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6877)
!6860 = !DISubroutineType(types: !6861)
!6861 = !{!6862, !6103, !870, !362}
!6862 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6863, templateParams: !25, identifier: "bca3be19af1219364565057da34cad8")
!6863 = !{!6864}
!6864 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6862, file: !2, size: 128, align: 64, elements: !6865, templateParams: !25, identifier: "ee4ed735241ff7e5a6ae0bccfb0f4a65", discriminator: !6876)
!6865 = !{!6866, !6872}
!6866 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6864, file: !2, baseType: !6867, size: 128, align: 64, extraData: i64 0)
!6867 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6862, file: !2, size: 128, align: 64, elements: !6868, templateParams: !6870, identifier: "51840c3a2b68175659f84814bd12f274")
!6868 = !{!6869}
!6869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6867, file: !2, baseType: !867, size: 64, align: 64, offset: 64)
!6870 = !{!6871, !6220}
!6871 = !DITemplateTypeParameter(name: "T", type: !867)
!6872 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6864, file: !2, baseType: !6873, size: 128, align: 64, extraData: i64 1)
!6873 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6862, file: !2, size: 128, align: 64, elements: !6874, templateParams: !6870, identifier: "8c3390908fc80446f616b34435be7d54")
!6874 = !{!6875}
!6875 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6873, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6876 = !DIDerivedType(tag: DW_TAG_member, scope: !6862, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6877 = !{!6878, !6879, !6880, !6881, !6883, !6885, !6887}
!6878 = !DILocalVariable(name: "self", arg: 1, scope: !6859, file: !6096, line: 620, type: !6103)
!6879 = !DILocalVariable(name: "page", arg: 2, scope: !6859, file: !6096, line: 621, type: !870)
!6880 = !DILocalVariable(name: "flags", arg: 3, scope: !6859, file: !6096, line: 622, type: !362)
!6881 = !DILocalVariable(name: "p4", scope: !6882, file: !6096, line: 624, type: !6118, align: 8)
!6882 = distinct !DILexicalBlock(scope: !6859, file: !6096, line: 624, column: 9)
!6883 = !DILocalVariable(name: "p3", scope: !6884, file: !6096, line: 630, type: !586, align: 8)
!6884 = distinct !DILexicalBlock(scope: !6882, file: !6096, line: 630, column: 9)
!6885 = !DILocalVariable(name: "p2", scope: !6886, file: !6096, line: 636, type: !586, align: 8)
!6886 = distinct !DILexicalBlock(scope: !6884, file: !6096, line: 636, column: 9)
!6887 = !DILocalVariable(name: "p1", scope: !6888, file: !6096, line: 642, type: !586, align: 8)
!6888 = distinct !DILexicalBlock(scope: !6886, file: !6096, line: 642, column: 9)
!6889 = !DILocation(line: 620, column: 9, scope: !6859)
!6890 = !DILocation(line: 621, column: 9, scope: !6859)
!6891 = !DILocation(line: 622, column: 9, scope: !6859)
!6892 = !DILocation(line: 624, column: 18, scope: !6859)
!6893 = !DILocation(line: 624, column: 13, scope: !6882)
!6894 = !DILocation(line: 626, column: 12, scope: !6882)
!6895 = !DILocation(line: 626, column: 15, scope: !6882)
!6896 = !DILocation(line: 630, column: 47, scope: !6882)
!6897 = !DILocation(line: 630, column: 33, scope: !6882)
!6898 = !DILocation(line: 630, column: 27, scope: !6882)
!6899 = !DILocation(line: 630, column: 13, scope: !6884)
!6900 = !DILocation(line: 632, column: 15, scope: !6884)
!6901 = !DILocation(line: 632, column: 12, scope: !6884)
!6902 = !DILocation(line: 627, column: 24, scope: !6882)
!6903 = !DILocation(line: 627, column: 20, scope: !6882)
!6904 = !DILocation(line: 1, column: 1, scope: !6905)
!6905 = !DILexicalBlockFile(scope: !6882, file: !4645, discriminator: 0)
!6906 = !DILocation(line: 651, column: 6, scope: !6859)
!6907 = !DILocation(line: 636, column: 47, scope: !6884)
!6908 = !DILocation(line: 636, column: 33, scope: !6884)
!6909 = !DILocation(line: 636, column: 27, scope: !6884)
!6910 = !DILocation(line: 636, column: 13, scope: !6886)
!6911 = !DILocation(line: 638, column: 15, scope: !6886)
!6912 = !DILocation(line: 638, column: 12, scope: !6886)
!6913 = !DILocation(line: 633, column: 24, scope: !6884)
!6914 = !DILocation(line: 633, column: 20, scope: !6884)
!6915 = !DILocation(line: 1, column: 1, scope: !6916)
!6916 = !DILexicalBlockFile(scope: !6884, file: !4645, discriminator: 0)
!6917 = !DILocation(line: 642, column: 47, scope: !6886)
!6918 = !DILocation(line: 642, column: 33, scope: !6886)
!6919 = !DILocation(line: 642, column: 27, scope: !6886)
!6920 = !DILocation(line: 642, column: 13, scope: !6888)
!6921 = !DILocation(line: 644, column: 15, scope: !6888)
!6922 = !DILocation(line: 644, column: 12, scope: !6888)
!6923 = !DILocation(line: 639, column: 24, scope: !6886)
!6924 = !DILocation(line: 639, column: 20, scope: !6886)
!6925 = !DILocation(line: 1, column: 1, scope: !6926)
!6926 = !DILexicalBlockFile(scope: !6886, file: !4645, discriminator: 0)
!6927 = !DILocation(line: 648, column: 12, scope: !6888)
!6928 = !DILocation(line: 648, column: 9, scope: !6888)
!6929 = !DILocation(line: 650, column: 12, scope: !6888)
!6930 = !DILocation(line: 650, column: 9, scope: !6888)
!6931 = !DILocation(line: 645, column: 24, scope: !6888)
!6932 = !DILocation(line: 645, column: 20, scope: !6888)
!6933 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h9cf2a3c8d0916e45E", scope: !3192, file: !6096, line: 653, type: !6934, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6936)
!6934 = !DISubroutineType(types: !6935)
!6935 = !{!6262, !6103, !870, !362}
!6936 = !{!6937, !6938, !6939, !6940, !6942}
!6937 = !DILocalVariable(name: "self", arg: 1, scope: !6933, file: !6096, line: 654, type: !6103)
!6938 = !DILocalVariable(name: "page", arg: 2, scope: !6933, file: !6096, line: 655, type: !870)
!6939 = !DILocalVariable(name: "flags", arg: 3, scope: !6933, file: !6096, line: 656, type: !362)
!6940 = !DILocalVariable(name: "p4", scope: !6941, file: !6096, line: 658, type: !6118, align: 8)
!6941 = distinct !DILexicalBlock(scope: !6933, file: !6096, line: 658, column: 9)
!6942 = !DILocalVariable(name: "p4_entry", scope: !6943, file: !6096, line: 659, type: !3133, align: 8)
!6943 = distinct !DILexicalBlock(scope: !6941, file: !6096, line: 659, column: 9)
!6944 = !DILocation(line: 654, column: 9, scope: !6933)
!6945 = !DILocation(line: 655, column: 9, scope: !6933)
!6946 = !DILocation(line: 656, column: 9, scope: !6933)
!6947 = !DILocation(line: 658, column: 18, scope: !6933)
!6948 = !DILocation(line: 658, column: 13, scope: !6941)
!6949 = !DILocation(line: 659, column: 29, scope: !6941)
!6950 = !DILocation(line: 659, column: 32, scope: !6941)
!6951 = !DILocation(line: 659, column: 24, scope: !6941)
!6952 = !DILocation(line: 659, column: 13, scope: !6943)
!6953 = !DILocation(line: 661, column: 12, scope: !6943)
!6954 = !DILocation(line: 665, column: 9, scope: !6943)
!6955 = !DILocation(line: 667, column: 12, scope: !6943)
!6956 = !DILocation(line: 667, column: 9, scope: !6943)
!6957 = !DILocation(line: 668, column: 6, scope: !6933)
!6958 = !DILocation(line: 662, column: 24, scope: !6943)
!6959 = !DILocation(line: 662, column: 20, scope: !6943)
!6960 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17haf0f68821cd7eb08E", scope: !3192, file: !6096, line: 670, type: !6934, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6961)
!6961 = !{!6962, !6963, !6964, !6965, !6967, !6969}
!6962 = !DILocalVariable(name: "self", arg: 1, scope: !6960, file: !6096, line: 671, type: !6103)
!6963 = !DILocalVariable(name: "page", arg: 2, scope: !6960, file: !6096, line: 672, type: !870)
!6964 = !DILocalVariable(name: "flags", arg: 3, scope: !6960, file: !6096, line: 673, type: !362)
!6965 = !DILocalVariable(name: "p4", scope: !6966, file: !6096, line: 675, type: !6118, align: 8)
!6966 = distinct !DILexicalBlock(scope: !6960, file: !6096, line: 675, column: 9)
!6967 = !DILocalVariable(name: "p3", scope: !6968, file: !6096, line: 681, type: !586, align: 8)
!6968 = distinct !DILexicalBlock(scope: !6966, file: !6096, line: 681, column: 9)
!6969 = !DILocalVariable(name: "p3_entry", scope: !6970, file: !6096, line: 682, type: !3133, align: 8)
!6970 = distinct !DILexicalBlock(scope: !6968, file: !6096, line: 682, column: 9)
!6971 = !DILocation(line: 671, column: 9, scope: !6960)
!6972 = !DILocation(line: 672, column: 9, scope: !6960)
!6973 = !DILocation(line: 673, column: 9, scope: !6960)
!6974 = !DILocation(line: 675, column: 18, scope: !6960)
!6975 = !DILocation(line: 675, column: 13, scope: !6966)
!6976 = !DILocation(line: 677, column: 12, scope: !6966)
!6977 = !DILocation(line: 677, column: 15, scope: !6966)
!6978 = !DILocation(line: 681, column: 47, scope: !6966)
!6979 = !DILocation(line: 681, column: 33, scope: !6966)
!6980 = !DILocation(line: 681, column: 27, scope: !6966)
!6981 = !DILocation(line: 681, column: 13, scope: !6968)
!6982 = !DILocation(line: 682, column: 32, scope: !6968)
!6983 = !DILocation(line: 682, column: 29, scope: !6968)
!6984 = !DILocation(line: 682, column: 24, scope: !6968)
!6985 = !DILocation(line: 682, column: 13, scope: !6970)
!6986 = !DILocation(line: 684, column: 12, scope: !6970)
!6987 = !DILocation(line: 678, column: 24, scope: !6966)
!6988 = !DILocation(line: 678, column: 20, scope: !6966)
!6989 = !DILocation(line: 1, column: 1, scope: !6990)
!6990 = !DILexicalBlockFile(scope: !6966, file: !4645, discriminator: 0)
!6991 = !DILocation(line: 691, column: 6, scope: !6960)
!6992 = !DILocation(line: 688, column: 9, scope: !6970)
!6993 = !DILocation(line: 690, column: 12, scope: !6970)
!6994 = !DILocation(line: 690, column: 9, scope: !6970)
!6995 = !DILocation(line: 685, column: 24, scope: !6970)
!6996 = !DILocation(line: 685, column: 20, scope: !6970)
!6997 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h2d65493136cd9528E", scope: !3192, file: !6096, line: 693, type: !6934, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6998)
!6998 = !{!6999, !7000, !7001, !7002, !7004, !7006, !7008}
!6999 = !DILocalVariable(name: "self", arg: 1, scope: !6997, file: !6096, line: 694, type: !6103)
!7000 = !DILocalVariable(name: "page", arg: 2, scope: !6997, file: !6096, line: 695, type: !870)
!7001 = !DILocalVariable(name: "flags", arg: 3, scope: !6997, file: !6096, line: 696, type: !362)
!7002 = !DILocalVariable(name: "p4", scope: !7003, file: !6096, line: 698, type: !6118, align: 8)
!7003 = distinct !DILexicalBlock(scope: !6997, file: !6096, line: 698, column: 9)
!7004 = !DILocalVariable(name: "p3", scope: !7005, file: !6096, line: 704, type: !586, align: 8)
!7005 = distinct !DILexicalBlock(scope: !7003, file: !6096, line: 704, column: 9)
!7006 = !DILocalVariable(name: "p2", scope: !7007, file: !6096, line: 710, type: !586, align: 8)
!7007 = distinct !DILexicalBlock(scope: !7005, file: !6096, line: 710, column: 9)
!7008 = !DILocalVariable(name: "p2_entry", scope: !7009, file: !6096, line: 711, type: !3133, align: 8)
!7009 = distinct !DILexicalBlock(scope: !7007, file: !6096, line: 711, column: 9)
!7010 = !DILocation(line: 694, column: 9, scope: !6997)
!7011 = !DILocation(line: 695, column: 9, scope: !6997)
!7012 = !DILocation(line: 696, column: 9, scope: !6997)
!7013 = !DILocation(line: 698, column: 18, scope: !6997)
!7014 = !DILocation(line: 698, column: 13, scope: !7003)
!7015 = !DILocation(line: 700, column: 12, scope: !7003)
!7016 = !DILocation(line: 700, column: 15, scope: !7003)
!7017 = !DILocation(line: 704, column: 47, scope: !7003)
!7018 = !DILocation(line: 704, column: 33, scope: !7003)
!7019 = !DILocation(line: 704, column: 27, scope: !7003)
!7020 = !DILocation(line: 704, column: 13, scope: !7005)
!7021 = !DILocation(line: 706, column: 15, scope: !7005)
!7022 = !DILocation(line: 706, column: 12, scope: !7005)
!7023 = !DILocation(line: 701, column: 24, scope: !7003)
!7024 = !DILocation(line: 701, column: 20, scope: !7003)
!7025 = !DILocation(line: 1, column: 1, scope: !7026)
!7026 = !DILexicalBlockFile(scope: !7003, file: !4645, discriminator: 0)
!7027 = !DILocation(line: 720, column: 6, scope: !6997)
!7028 = !DILocation(line: 710, column: 47, scope: !7005)
!7029 = !DILocation(line: 710, column: 33, scope: !7005)
!7030 = !DILocation(line: 710, column: 27, scope: !7005)
!7031 = !DILocation(line: 710, column: 13, scope: !7007)
!7032 = !DILocation(line: 711, column: 32, scope: !7007)
!7033 = !DILocation(line: 711, column: 29, scope: !7007)
!7034 = !DILocation(line: 711, column: 24, scope: !7007)
!7035 = !DILocation(line: 711, column: 13, scope: !7009)
!7036 = !DILocation(line: 713, column: 12, scope: !7009)
!7037 = !DILocation(line: 707, column: 24, scope: !7005)
!7038 = !DILocation(line: 707, column: 20, scope: !7005)
!7039 = !DILocation(line: 1, column: 1, scope: !7040)
!7040 = !DILexicalBlockFile(scope: !7005, file: !4645, discriminator: 0)
!7041 = !DILocation(line: 717, column: 9, scope: !7009)
!7042 = !DILocation(line: 719, column: 12, scope: !7009)
!7043 = !DILocation(line: 719, column: 9, scope: !7009)
!7044 = !DILocation(line: 714, column: 24, scope: !7009)
!7045 = !DILocation(line: 714, column: 20, scope: !7009)
!7046 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h6e6c4a2465bcc95fE", scope: !3192, file: !6096, line: 722, type: !7047, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7049)
!7047 = !DISubroutineType(types: !7048)
!7048 = !{!3293, !6329, !870}
!7049 = !{!7050, !7051, !7052, !7054, !7056, !7058, !7060, !7062, !7064}
!7050 = !DILocalVariable(name: "self", arg: 1, scope: !7046, file: !6096, line: 722, type: !6329)
!7051 = !DILocalVariable(name: "page", arg: 2, scope: !7046, file: !6096, line: 722, type: !870)
!7052 = !DILocalVariable(name: "p4", scope: !7053, file: !6096, line: 723, type: !585, align: 8)
!7053 = distinct !DILexicalBlock(scope: !7046, file: !6096, line: 723, column: 9)
!7054 = !DILocalVariable(name: "p3", scope: !7055, file: !6096, line: 729, type: !6337, align: 8)
!7055 = distinct !DILexicalBlock(scope: !7053, file: !6096, line: 729, column: 9)
!7056 = !DILocalVariable(name: "p3_entry", scope: !7057, file: !6096, line: 730, type: !82, align: 8)
!7057 = distinct !DILexicalBlock(scope: !7055, file: !6096, line: 730, column: 9)
!7058 = !DILocalVariable(name: "p2", scope: !7059, file: !6096, line: 736, type: !6337, align: 8)
!7059 = distinct !DILexicalBlock(scope: !7057, file: !6096, line: 736, column: 9)
!7060 = !DILocalVariable(name: "p2_entry", scope: !7061, file: !6096, line: 737, type: !82, align: 8)
!7061 = distinct !DILexicalBlock(scope: !7059, file: !6096, line: 737, column: 9)
!7062 = !DILocalVariable(name: "p1", scope: !7063, file: !6096, line: 743, type: !6337, align: 8)
!7063 = distinct !DILexicalBlock(scope: !7061, file: !6096, line: 743, column: 9)
!7064 = !DILocalVariable(name: "p1_entry", scope: !7065, file: !6096, line: 744, type: !82, align: 8)
!7065 = distinct !DILexicalBlock(scope: !7063, file: !6096, line: 744, column: 9)
!7066 = !DILocation(line: 722, column: 23, scope: !7046)
!7067 = !DILocation(line: 722, column: 30, scope: !7046)
!7068 = !DILocation(line: 744, column: 13, scope: !7065)
!7069 = !DILocation(line: 723, column: 18, scope: !7046)
!7070 = !DILocation(line: 723, column: 13, scope: !7053)
!7071 = !DILocation(line: 725, column: 12, scope: !7053)
!7072 = !DILocation(line: 725, column: 15, scope: !7053)
!7073 = !DILocation(line: 729, column: 43, scope: !7053)
!7074 = !DILocation(line: 729, column: 29, scope: !7053)
!7075 = !DILocation(line: 729, column: 27, scope: !7053)
!7076 = !DILocation(line: 729, column: 13, scope: !7055)
!7077 = !DILocation(line: 730, column: 28, scope: !7055)
!7078 = !DILocation(line: 730, column: 25, scope: !7055)
!7079 = !DILocation(line: 730, column: 24, scope: !7055)
!7080 = !DILocation(line: 730, column: 13, scope: !7057)
!7081 = !DILocation(line: 732, column: 12, scope: !7057)
!7082 = !DILocation(line: 726, column: 24, scope: !7053)
!7083 = !DILocation(line: 726, column: 20, scope: !7053)
!7084 = !DILocation(line: 1, column: 1, scope: !7085)
!7085 = !DILexicalBlockFile(scope: !7053, file: !4645, discriminator: 0)
!7086 = !DILocation(line: 752, column: 6, scope: !7046)
!7087 = !DILocation(line: 736, column: 43, scope: !7057)
!7088 = !DILocation(line: 736, column: 29, scope: !7057)
!7089 = !DILocation(line: 736, column: 27, scope: !7057)
!7090 = !DILocation(line: 736, column: 13, scope: !7059)
!7091 = !DILocation(line: 737, column: 28, scope: !7059)
!7092 = !DILocation(line: 737, column: 25, scope: !7059)
!7093 = !DILocation(line: 737, column: 24, scope: !7059)
!7094 = !DILocation(line: 737, column: 13, scope: !7061)
!7095 = !DILocation(line: 739, column: 12, scope: !7061)
!7096 = !DILocation(line: 733, column: 24, scope: !7057)
!7097 = !DILocation(line: 733, column: 20, scope: !7057)
!7098 = !DILocation(line: 1, column: 1, scope: !7099)
!7099 = !DILexicalBlockFile(scope: !7057, file: !4645, discriminator: 0)
!7100 = !DILocation(line: 743, column: 43, scope: !7061)
!7101 = !DILocation(line: 743, column: 29, scope: !7061)
!7102 = !DILocation(line: 743, column: 27, scope: !7061)
!7103 = !DILocation(line: 743, column: 13, scope: !7063)
!7104 = !DILocation(line: 744, column: 28, scope: !7063)
!7105 = !DILocation(line: 744, column: 25, scope: !7063)
!7106 = !DILocation(line: 744, column: 24, scope: !7063)
!7107 = !DILocation(line: 746, column: 12, scope: !7065)
!7108 = !DILocation(line: 740, column: 24, scope: !7061)
!7109 = !DILocation(line: 740, column: 20, scope: !7061)
!7110 = !DILocation(line: 1, column: 1, scope: !7111)
!7111 = !DILexicalBlockFile(scope: !7061, file: !4645, discriminator: 0)
!7112 = !DILocation(line: 750, column: 39, scope: !7065)
!7113 = !DILocation(line: 750, column: 9, scope: !7065)
!7114 = !DILocation(line: 751, column: 22, scope: !7065)
!7115 = !DILocation(line: 747, column: 24, scope: !7065)
!7116 = !DILocation(line: 747, column: 20, scope: !7065)
!7117 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h88148b9dec7a274fE", scope: !3322, file: !6096, line: 751, type: !7118, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7120)
!7118 = !DISubroutineType(types: !7119)
!7119 = !{!3303, !3321, !3105}
!7120 = !{!7121, !7122}
!7121 = !DILocalVariable(name: "p1_entry", scope: !7117, file: !6096, line: 744, type: !82, align: 8)
!7122 = !DILocalVariable(arg: 2, scope: !7117, file: !6096, line: 751, type: !3105)
!7123 = !DILocation(line: 744, column: 13, scope: !7117)
!7124 = !DILocation(line: 751, column: 23, scope: !7117)
!7125 = !DILocation(line: 751, column: 78, scope: !7117)
!7126 = !DILocation(line: 751, column: 42, scope: !7117)
!7127 = !DILocation(line: 751, column: 94, scope: !7117)
!7128 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h0ac13a879f1a0391E", scope: !7129, file: !6096, line: 757, type: !7130, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7149)
!7129 = !DINamespace(name: "{impl#4}", scope: !806)
!7130 = !DISubroutineType(types: !7131)
!7131 = !{!7132, !6329, !45}
!7132 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !322, file: !2, size: 256, align: 64, elements: !7133, templateParams: !25, identifier: "d4e51359ef546bd9b9325ceef2469cb9")
!7133 = !{!7134}
!7134 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7132, file: !2, size: 256, align: 64, elements: !7135, templateParams: !25, identifier: "dab0b49729cdb6645ad86d9fa3b44b8c", discriminator: !7148)
!7135 = !{!7136, !7142, !7144}
!7136 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7134, file: !2, baseType: !7137, size: 256, align: 64)
!7137 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7132, file: !2, size: 256, align: 64, elements: !7138, templateParams: !25, identifier: "3a881a980122e5d28bd2b42b88ab828b")
!7138 = !{!7139, !7140, !7141}
!7139 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7137, file: !2, baseType: !652, size: 128, align: 64)
!7140 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7137, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!7141 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7137, file: !2, baseType: !362, size: 64, align: 64, offset: 192)
!7142 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7134, file: !2, baseType: !7143, size: 256, align: 64, extraData: i64 3)
!7143 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7132, file: !2, size: 256, align: 64, elements: !25, identifier: "f868267ac8e0f616559c055ad283fa8")
!7144 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7134, file: !2, baseType: !7145, size: 256, align: 64, extraData: i64 4)
!7145 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7132, file: !2, size: 256, align: 64, elements: !7146, templateParams: !25, identifier: "a86fe4026bc62dcab372affbad091c52")
!7146 = !{!7147}
!7147 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7145, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!7148 = !DIDerivedType(tag: DW_TAG_member, scope: !7132, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!7149 = !{!7150, !7151, !7152, !7154, !7156, !7158, !7160, !7162, !7164, !7166, !7168, !7170, !7172, !7174, !7176, !7178, !7180, !7182, !7184, !7186, !7188, !7190, !7192}
!7150 = !DILocalVariable(name: "self", arg: 1, scope: !7128, file: !6096, line: 757, type: !6329)
!7151 = !DILocalVariable(name: "addr", arg: 2, scope: !7128, file: !6096, line: 757, type: !45)
!7152 = !DILocalVariable(name: "page", scope: !7153, file: !6096, line: 758, type: !870, align: 8)
!7153 = distinct !DILexicalBlock(scope: !7128, file: !6096, line: 758, column: 9)
!7154 = !DILocalVariable(name: "p4", scope: !7155, file: !6096, line: 760, type: !585, align: 8)
!7155 = distinct !DILexicalBlock(scope: !7153, file: !6096, line: 760, column: 9)
!7156 = !DILocalVariable(name: "p4_entry", scope: !7157, file: !6096, line: 761, type: !82, align: 8)
!7157 = distinct !DILexicalBlock(scope: !7155, file: !6096, line: 761, column: 9)
!7158 = !DILocalVariable(name: "p3", scope: !7159, file: !6096, line: 769, type: !6337, align: 8)
!7159 = distinct !DILexicalBlock(scope: !7157, file: !6096, line: 769, column: 9)
!7160 = !DILocalVariable(name: "p3_entry", scope: !7161, file: !6096, line: 770, type: !82, align: 8)
!7161 = distinct !DILexicalBlock(scope: !7159, file: !6096, line: 770, column: 9)
!7162 = !DILocalVariable(name: "entry", scope: !7163, file: !6096, line: 775, type: !82, align: 8)
!7163 = distinct !DILexicalBlock(scope: !7161, file: !6096, line: 775, column: 13)
!7164 = !DILocalVariable(name: "frame", scope: !7165, file: !6096, line: 776, type: !694, align: 8)
!7165 = distinct !DILexicalBlock(scope: !7163, file: !6096, line: 776, column: 13)
!7166 = !DILocalVariable(name: "offset", scope: !7167, file: !6096, line: 777, type: !49, align: 8)
!7167 = distinct !DILexicalBlock(scope: !7165, file: !6096, line: 777, column: 13)
!7168 = !DILocalVariable(name: "flags", scope: !7169, file: !6096, line: 778, type: !362, align: 8)
!7169 = distinct !DILexicalBlock(scope: !7167, file: !6096, line: 778, column: 13)
!7170 = !DILocalVariable(name: "p2", scope: !7171, file: !6096, line: 786, type: !6337, align: 8)
!7171 = distinct !DILexicalBlock(scope: !7161, file: !6096, line: 786, column: 9)
!7172 = !DILocalVariable(name: "p2_entry", scope: !7173, file: !6096, line: 787, type: !82, align: 8)
!7173 = distinct !DILexicalBlock(scope: !7171, file: !6096, line: 787, column: 9)
!7174 = !DILocalVariable(name: "entry", scope: !7175, file: !6096, line: 792, type: !82, align: 8)
!7175 = distinct !DILexicalBlock(scope: !7173, file: !6096, line: 792, column: 13)
!7176 = !DILocalVariable(name: "frame", scope: !7177, file: !6096, line: 793, type: !678, align: 8)
!7177 = distinct !DILexicalBlock(scope: !7175, file: !6096, line: 793, column: 13)
!7178 = !DILocalVariable(name: "offset", scope: !7179, file: !6096, line: 794, type: !49, align: 8)
!7179 = distinct !DILexicalBlock(scope: !7177, file: !6096, line: 794, column: 13)
!7180 = !DILocalVariable(name: "flags", scope: !7181, file: !6096, line: 795, type: !362, align: 8)
!7181 = distinct !DILexicalBlock(scope: !7179, file: !6096, line: 795, column: 13)
!7182 = !DILocalVariable(name: "p1", scope: !7183, file: !6096, line: 803, type: !6337, align: 8)
!7183 = distinct !DILexicalBlock(scope: !7173, file: !6096, line: 803, column: 9)
!7184 = !DILocalVariable(name: "p1_entry", scope: !7185, file: !6096, line: 804, type: !82, align: 8)
!7185 = distinct !DILexicalBlock(scope: !7183, file: !6096, line: 804, column: 9)
!7186 = !DILocalVariable(name: "frame", scope: !7187, file: !6096, line: 812, type: !660, align: 8)
!7187 = distinct !DILexicalBlock(scope: !7185, file: !6096, line: 812, column: 9)
!7188 = !DILocalVariable(name: "frame", scope: !7189, file: !6096, line: 813, type: !660, align: 8)
!7189 = distinct !DILexicalBlock(scope: !7185, file: !6096, line: 813, column: 13)
!7190 = !DILocalVariable(name: "offset", scope: !7191, file: !6096, line: 816, type: !49, align: 8)
!7191 = distinct !DILexicalBlock(scope: !7187, file: !6096, line: 816, column: 9)
!7192 = !DILocalVariable(name: "flags", scope: !7193, file: !6096, line: 817, type: !362, align: 8)
!7193 = distinct !DILexicalBlock(scope: !7191, file: !6096, line: 817, column: 9)
!7194 = !DILocation(line: 757, column: 18, scope: !7128)
!7195 = !DILocation(line: 757, column: 25, scope: !7128)
!7196 = !DILocation(line: 758, column: 13, scope: !7153)
!7197 = !DILocation(line: 776, column: 17, scope: !7165)
!7198 = !DILocation(line: 793, column: 17, scope: !7177)
!7199 = !DILocation(line: 812, column: 13, scope: !7187)
!7200 = !DILocation(line: 813, column: 16, scope: !7189)
!7201 = !DILocation(line: 758, column: 20, scope: !7128)
!7202 = !DILocation(line: 760, column: 18, scope: !7153)
!7203 = !DILocation(line: 760, column: 13, scope: !7155)
!7204 = !DILocation(line: 761, column: 25, scope: !7155)
!7205 = !DILocation(line: 761, column: 28, scope: !7155)
!7206 = !DILocation(line: 761, column: 24, scope: !7155)
!7207 = !DILocation(line: 761, column: 13, scope: !7157)
!7208 = !DILocation(line: 762, column: 12, scope: !7157)
!7209 = !DILocation(line: 765, column: 12, scope: !7157)
!7210 = !DILocation(line: 763, column: 20, scope: !7157)
!7211 = !DILocation(line: 1, column: 1, scope: !7212)
!7212 = !DILexicalBlockFile(scope: !7157, file: !4645, discriminator: 0)
!7213 = !DILocation(line: 823, column: 6, scope: !7128)
!7214 = !DILocation(line: 769, column: 37, scope: !7157)
!7215 = !DILocation(line: 769, column: 43, scope: !7157)
!7216 = !DILocation(line: 769, column: 29, scope: !7157)
!7217 = !DILocation(line: 769, column: 27, scope: !7157)
!7218 = !DILocation(line: 769, column: 13, scope: !7159)
!7219 = !DILocation(line: 770, column: 28, scope: !7159)
!7220 = !DILocation(line: 770, column: 25, scope: !7159)
!7221 = !DILocation(line: 770, column: 24, scope: !7159)
!7222 = !DILocation(line: 770, column: 13, scope: !7161)
!7223 = !DILocation(line: 771, column: 12, scope: !7161)
!7224 = !DILocation(line: 766, column: 13, scope: !7157)
!7225 = !DILocation(line: 774, column: 12, scope: !7161)
!7226 = !DILocation(line: 772, column: 20, scope: !7161)
!7227 = !DILocation(line: 1, column: 1, scope: !7228)
!7228 = !DILexicalBlockFile(scope: !7161, file: !4645, discriminator: 0)
!7229 = !DILocation(line: 786, column: 37, scope: !7161)
!7230 = !DILocation(line: 786, column: 43, scope: !7161)
!7231 = !DILocation(line: 786, column: 29, scope: !7161)
!7232 = !DILocation(line: 786, column: 27, scope: !7161)
!7233 = !DILocation(line: 786, column: 13, scope: !7171)
!7234 = !DILocation(line: 787, column: 28, scope: !7171)
!7235 = !DILocation(line: 787, column: 25, scope: !7171)
!7236 = !DILocation(line: 787, column: 24, scope: !7171)
!7237 = !DILocation(line: 787, column: 13, scope: !7173)
!7238 = !DILocation(line: 788, column: 12, scope: !7173)
!7239 = !DILocation(line: 775, column: 29, scope: !7161)
!7240 = !DILocation(line: 775, column: 26, scope: !7161)
!7241 = !DILocation(line: 775, column: 25, scope: !7161)
!7242 = !DILocation(line: 775, column: 17, scope: !7163)
!7243 = !DILocation(line: 776, column: 55, scope: !7163)
!7244 = !DILocation(line: 776, column: 25, scope: !7163)
!7245 = !DILocation(line: 777, column: 26, scope: !7165)
!7246 = !DILocation(line: 777, column: 17, scope: !7167)
!7247 = !DILocation(line: 778, column: 25, scope: !7167)
!7248 = !DILocation(line: 778, column: 17, scope: !7169)
!7249 = !DILocation(line: 780, column: 46, scope: !7169)
!7250 = !DILocation(line: 780, column: 24, scope: !7169)
!7251 = !DILocation(line: 779, column: 20, scope: !7169)
!7252 = !DILocation(line: 791, column: 12, scope: !7173)
!7253 = !DILocation(line: 789, column: 20, scope: !7173)
!7254 = !DILocation(line: 1, column: 1, scope: !7255)
!7255 = !DILexicalBlockFile(scope: !7173, file: !4645, discriminator: 0)
!7256 = !DILocation(line: 803, column: 37, scope: !7173)
!7257 = !DILocation(line: 803, column: 43, scope: !7173)
!7258 = !DILocation(line: 803, column: 29, scope: !7173)
!7259 = !DILocation(line: 803, column: 27, scope: !7173)
!7260 = !DILocation(line: 803, column: 13, scope: !7183)
!7261 = !DILocation(line: 804, column: 28, scope: !7183)
!7262 = !DILocation(line: 804, column: 25, scope: !7183)
!7263 = !DILocation(line: 804, column: 24, scope: !7183)
!7264 = !DILocation(line: 804, column: 13, scope: !7185)
!7265 = !DILocation(line: 805, column: 12, scope: !7185)
!7266 = !DILocation(line: 792, column: 29, scope: !7173)
!7267 = !DILocation(line: 792, column: 26, scope: !7173)
!7268 = !DILocation(line: 792, column: 25, scope: !7173)
!7269 = !DILocation(line: 792, column: 17, scope: !7175)
!7270 = !DILocation(line: 793, column: 55, scope: !7175)
!7271 = !DILocation(line: 793, column: 25, scope: !7175)
!7272 = !DILocation(line: 794, column: 26, scope: !7177)
!7273 = !DILocation(line: 794, column: 17, scope: !7179)
!7274 = !DILocation(line: 795, column: 25, scope: !7179)
!7275 = !DILocation(line: 795, column: 17, scope: !7181)
!7276 = !DILocation(line: 797, column: 46, scope: !7181)
!7277 = !DILocation(line: 797, column: 24, scope: !7181)
!7278 = !DILocation(line: 796, column: 20, scope: !7181)
!7279 = !DILocation(line: 808, column: 12, scope: !7185)
!7280 = !DILocation(line: 806, column: 20, scope: !7185)
!7281 = !DILocation(line: 1, column: 1, scope: !7282)
!7282 = !DILexicalBlockFile(scope: !7185, file: !4645, discriminator: 0)
!7283 = !DILocation(line: 812, column: 57, scope: !7185)
!7284 = !DILocation(line: 812, column: 27, scope: !7185)
!7285 = !DILocation(line: 812, column: 21, scope: !7185)
!7286 = !DILocation(line: 809, column: 13, scope: !7185)
!7287 = !DILocation(line: 813, column: 16, scope: !7185)
!7288 = !DILocation(line: 816, column: 32, scope: !7187)
!7289 = !DILocation(line: 816, column: 22, scope: !7187)
!7290 = !DILocation(line: 816, column: 13, scope: !7191)
!7291 = !DILocation(line: 817, column: 21, scope: !7191)
!7292 = !DILocation(line: 817, column: 13, scope: !7193)
!7293 = !DILocation(line: 819, column: 20, scope: !7193)
!7294 = !DILocation(line: 818, column: 9, scope: !7193)
!7295 = !DILocation(line: 814, column: 83, scope: !7185)
!7296 = !DILocation(line: 814, column: 46, scope: !7185)
!7297 = !DILocation(line: 762, column: 33, scope: !7157)
!7298 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h1692e9b4a656c3ecE", scope: !7299, file: !6096, line: 936, type: !7300, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7303)
!7299 = !DINamespace(name: "{impl#6}", scope: !806)
!7300 = !DISubroutineType(types: !7301)
!7301 = !{!188, !7302, !206}
!7302 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!7303 = !{!7304, !7305}
!7304 = !DILocalVariable(name: "self", arg: 1, scope: !7298, file: !6096, line: 936, type: !7302)
!7305 = !DILocalVariable(name: "f", arg: 2, scope: !7298, file: !6096, line: 936, type: !206)
!7306 = !DILocation(line: 936, column: 12, scope: !7298)
!7307 = !DILocation(line: 936, column: 19, scope: !7298)
!7308 = !DILocation(line: 937, column: 15, scope: !7298)
!7309 = !DILocation(line: 937, column: 9, scope: !7298)
!7310 = !DILocation(line: 939, column: 17, scope: !7298)
!7311 = !DILocation(line: 941, column: 44, scope: !7298)
!7312 = !DILocation(line: 943, column: 6, scope: !7298)
!7313 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h433d2c60ad634851E", scope: !806, file: !6096, line: 947, type: !7314, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7316)
!7314 = !DISubroutineType(types: !7315)
!7315 = !{!4464, !1007, !632}
!7316 = !{!7317, !7318}
!7317 = !DILocalVariable(name: "page", arg: 1, scope: !7313, file: !6096, line: 947, type: !1007)
!7318 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7313, file: !6096, line: 947, type: !632)
!7319 = !DILocation(line: 947, column: 24, scope: !7313)
!7320 = !DILocation(line: 947, column: 39, scope: !7313)
!7321 = !DILocation(line: 948, column: 5, scope: !7313)
!7322 = !DILocation(line: 949, column: 2, scope: !7313)
!7323 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5c6678576e5655cE", scope: !806, file: !6096, line: 947, type: !7324, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7326)
!7324 = !DISubroutineType(types: !7325)
!7325 = !{!4464, !870, !632}
!7326 = !{!7327, !7328}
!7327 = !DILocalVariable(name: "page", arg: 1, scope: !7323, file: !6096, line: 947, type: !870)
!7328 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7323, file: !6096, line: 947, type: !632)
!7329 = !DILocation(line: 947, column: 24, scope: !7323)
!7330 = !DILocation(line: 947, column: 39, scope: !7323)
!7331 = !DILocation(line: 948, column: 5, scope: !7323)
!7332 = !DILocation(line: 949, column: 2, scope: !7323)
!7333 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdd448688505c20e2E", scope: !806, file: !6096, line: 947, type: !7334, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7336)
!7334 = !DISubroutineType(types: !7335)
!7335 = !{!4464, !964, !632}
!7336 = !{!7337, !7338}
!7337 = !DILocalVariable(name: "page", arg: 1, scope: !7333, file: !6096, line: 947, type: !964)
!7338 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7333, file: !6096, line: 947, type: !632)
!7339 = !DILocation(line: 947, column: 24, scope: !7333)
!7340 = !DILocation(line: 947, column: 39, scope: !7333)
!7341 = !DILocation(line: 948, column: 5, scope: !7333)
!7342 = !DILocation(line: 949, column: 2, scope: !7333)
!7343 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h25b038d4b89ca6eaE", scope: !806, file: !6096, line: 952, type: !7344, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7346)
!7344 = !DISubroutineType(types: !7345)
!7345 = !{!870, !870, !632}
!7346 = !{!7347, !7348}
!7347 = !DILocalVariable(name: "page", arg: 1, scope: !7343, file: !6096, line: 952, type: !870)
!7348 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7343, file: !6096, line: 952, type: !632)
!7349 = !DILocation(line: 952, column: 25, scope: !7343)
!7350 = !DILocation(line: 952, column: 40, scope: !7343)
!7351 = !DILocation(line: 957, column: 9, scope: !7343)
!7352 = !DILocation(line: 953, column: 5, scope: !7343)
!7353 = !DILocation(line: 959, column: 2, scope: !7343)
!7354 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h3d86b32c18934792E", scope: !806, file: !6096, line: 952, type: !7355, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7357)
!7355 = !DISubroutineType(types: !7356)
!7356 = !{!870, !1007, !632}
!7357 = !{!7358, !7359}
!7358 = !DILocalVariable(name: "page", arg: 1, scope: !7354, file: !6096, line: 952, type: !1007)
!7359 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7354, file: !6096, line: 952, type: !632)
!7360 = !DILocation(line: 952, column: 25, scope: !7354)
!7361 = !DILocation(line: 952, column: 40, scope: !7354)
!7362 = !DILocation(line: 957, column: 9, scope: !7354)
!7363 = !DILocation(line: 953, column: 5, scope: !7354)
!7364 = !DILocation(line: 959, column: 2, scope: !7354)
!7365 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17he5cc973ab751ee53E", scope: !806, file: !6096, line: 952, type: !7366, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7368)
!7366 = !DISubroutineType(types: !7367)
!7367 = !{!870, !964, !632}
!7368 = !{!7369, !7370}
!7369 = !DILocalVariable(name: "page", arg: 1, scope: !7365, file: !6096, line: 952, type: !964)
!7370 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7365, file: !6096, line: 952, type: !632)
!7371 = !DILocation(line: 952, column: 25, scope: !7365)
!7372 = !DILocation(line: 952, column: 40, scope: !7365)
!7373 = !DILocation(line: 957, column: 9, scope: !7365)
!7374 = !DILocation(line: 953, column: 5, scope: !7365)
!7375 = !DILocation(line: 959, column: 2, scope: !7365)
!7376 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h2be8ed9099d4c97eE", scope: !806, file: !6096, line: 962, type: !7324, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7377)
!7377 = !{!7378, !7379}
!7378 = !DILocalVariable(name: "page", arg: 1, scope: !7376, file: !6096, line: 962, type: !870)
!7379 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7376, file: !6096, line: 962, type: !632)
!7380 = !DILocation(line: 962, column: 32, scope: !7376)
!7381 = !DILocation(line: 962, column: 47, scope: !7376)
!7382 = !DILocation(line: 963, column: 5, scope: !7376)
!7383 = !DILocation(line: 964, column: 2, scope: !7376)
!7384 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h6addf113bc1d7e1cE", scope: !806, file: !6096, line: 962, type: !7314, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7385)
!7385 = !{!7386, !7387}
!7386 = !DILocalVariable(name: "page", arg: 1, scope: !7384, file: !6096, line: 962, type: !1007)
!7387 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7384, file: !6096, line: 962, type: !632)
!7388 = !DILocation(line: 962, column: 32, scope: !7384)
!7389 = !DILocation(line: 962, column: 47, scope: !7384)
!7390 = !DILocation(line: 963, column: 5, scope: !7384)
!7391 = !DILocation(line: 964, column: 2, scope: !7384)
!7392 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h600aa94c708c30cbE", scope: !806, file: !6096, line: 967, type: !7355, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7393)
!7393 = !{!7394, !7395}
!7394 = !DILocalVariable(name: "page", arg: 1, scope: !7392, file: !6096, line: 967, type: !1007)
!7395 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7392, file: !6096, line: 967, type: !632)
!7396 = !DILocation(line: 967, column: 33, scope: !7392)
!7397 = !DILocation(line: 967, column: 48, scope: !7392)
!7398 = !DILocation(line: 971, column: 9, scope: !7392)
!7399 = !DILocation(line: 972, column: 9, scope: !7392)
!7400 = !DILocation(line: 968, column: 5, scope: !7392)
!7401 = !DILocation(line: 974, column: 2, scope: !7392)
!7402 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hb24174c5807431e7E", scope: !806, file: !6096, line: 967, type: !7344, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7403)
!7403 = !{!7404, !7405}
!7404 = !DILocalVariable(name: "page", arg: 1, scope: !7402, file: !6096, line: 967, type: !870)
!7405 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7402, file: !6096, line: 967, type: !632)
!7406 = !DILocation(line: 967, column: 33, scope: !7402)
!7407 = !DILocation(line: 967, column: 48, scope: !7402)
!7408 = !DILocation(line: 971, column: 9, scope: !7402)
!7409 = !DILocation(line: 972, column: 9, scope: !7402)
!7410 = !DILocation(line: 968, column: 5, scope: !7402)
!7411 = !DILocation(line: 974, column: 2, scope: !7402)
!7412 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9545e6f5fb2c4cc4E", scope: !806, file: !6096, line: 977, type: !7324, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7413)
!7413 = !{!7414, !7415}
!7414 = !DILocalVariable(name: "page", arg: 1, scope: !7412, file: !6096, line: 977, type: !870)
!7415 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7412, file: !6096, line: 977, type: !632)
!7416 = !DILocation(line: 977, column: 11, scope: !7412)
!7417 = !DILocation(line: 977, column: 33, scope: !7412)
!7418 = !DILocation(line: 978, column: 5, scope: !7412)
!7419 = !DILocation(line: 979, column: 2, scope: !7412)
!7420 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h78b36149603a5ceeE", scope: !806, file: !6096, line: 982, type: !7344, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7421)
!7421 = !{!7422, !7423}
!7422 = !DILocalVariable(name: "page", arg: 1, scope: !7420, file: !6096, line: 982, type: !870)
!7423 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7420, file: !6096, line: 982, type: !632)
!7424 = !DILocation(line: 982, column: 12, scope: !7420)
!7425 = !DILocation(line: 982, column: 34, scope: !7420)
!7426 = !DILocation(line: 985, column: 9, scope: !7420)
!7427 = !DILocation(line: 986, column: 9, scope: !7420)
!7428 = !DILocation(line: 987, column: 9, scope: !7420)
!7429 = !DILocation(line: 983, column: 5, scope: !7420)
!7430 = !DILocation(line: 989, column: 2, scope: !7420)
!7431 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h90474ad072b09a36E", scope: !652, file: !323, line: 91, type: !7432, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7435, retainedNodes: !7436)
!7432 = !DISubroutineType(types: !7433)
!7433 = !{!351, !7434}
!7434 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !652, size: 64, align: 64, dwarfAddressSpace: 0)
!7435 = !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h90474ad072b09a36E", scope: !652, file: !323, line: 91, type: !7432, scopeLine: 91, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!7436 = !{!7437, !7438, !7440, !7442}
!7437 = !DILocalVariable(name: "self", arg: 1, scope: !7431, file: !323, line: 91, type: !7434)
!7438 = !DILocalVariable(name: "frame", scope: !7439, file: !323, line: 93, type: !742, align: 8)
!7439 = distinct !DILexicalBlock(scope: !7431, file: !323, line: 93, column: 13)
!7440 = !DILocalVariable(name: "frame", scope: !7441, file: !323, line: 94, type: !733, align: 8)
!7441 = distinct !DILexicalBlock(scope: !7431, file: !323, line: 94, column: 13)
!7442 = !DILocalVariable(name: "frame", scope: !7443, file: !323, line: 95, type: !724, align: 8)
!7443 = distinct !DILexicalBlock(scope: !7431, file: !323, line: 95, column: 13)
!7444 = !DILocation(line: 91, column: 32, scope: !7431)
!7445 = !DILocation(line: 92, column: 15, scope: !7431)
!7446 = !DILocation(line: 92, column: 9, scope: !7431)
!7447 = !DILocation(line: 93, column: 35, scope: !7431)
!7448 = !DILocation(line: 93, column: 35, scope: !7439)
!7449 = !DILocation(line: 93, column: 45, scope: !7439)
!7450 = !DILocation(line: 93, column: 63, scope: !7431)
!7451 = !DILocation(line: 94, column: 35, scope: !7431)
!7452 = !DILocation(line: 94, column: 35, scope: !7441)
!7453 = !DILocation(line: 94, column: 45, scope: !7441)
!7454 = !DILocation(line: 94, column: 63, scope: !7431)
!7455 = !DILocation(line: 95, column: 35, scope: !7431)
!7456 = !DILocation(line: 95, column: 35, scope: !7443)
!7457 = !DILocation(line: 95, column: 45, scope: !7443)
!7458 = !DILocation(line: 95, column: 63, scope: !7431)
!7459 = !DILocation(line: 97, column: 6, scope: !7431)
!7460 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hec113468df913ae4E", scope: !652, file: !323, line: 100, type: !7461, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7463, retainedNodes: !7464)
!7461 = !DISubroutineType(types: !7462)
!7462 = !{!49, !7434}
!7463 = !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hec113468df913ae4E", scope: !652, file: !323, line: 100, type: !7461, scopeLine: 100, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!7464 = !{!7465}
!7465 = !DILocalVariable(name: "self", arg: 1, scope: !7460, file: !323, line: 100, type: !7434)
!7466 = !DILocation(line: 100, column: 23, scope: !7460)
!7467 = !DILocation(line: 101, column: 15, scope: !7460)
!7468 = !DILocation(line: 101, column: 9, scope: !7460)
!7469 = !DILocation(line: 102, column: 41, scope: !7460)
!7470 = !DILocation(line: 103, column: 41, scope: !7460)
!7471 = !DILocation(line: 104, column: 41, scope: !7460)
!7472 = !DILocation(line: 106, column: 6, scope: !7460)
!7473 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b390340c03752c6E", scope: !1004, file: !323, line: 392, type: !7474, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !7476, retainedNodes: !7477)
!7474 = !DISubroutineType(types: !7475)
!7475 = !{!1004, !1007}
!7476 = !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b390340c03752c6E", scope: !1004, file: !323, line: 392, type: !7474, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!7477 = !{!7478}
!7478 = !DILocalVariable(name: "page", arg: 1, scope: !7473, file: !323, line: 392, type: !1007)
!7479 = !DILocation(line: 392, column: 16, scope: !7473)
!7480 = !DILocation(line: 393, column: 9, scope: !7473)
!7481 = !DILocation(line: 394, column: 6, scope: !7473)
!7482 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hd1fee4b901b31575E", scope: !867, file: !323, line: 392, type: !7483, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !7485, retainedNodes: !7486)
!7483 = !DISubroutineType(types: !7484)
!7484 = !{!867, !870}
!7485 = !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hd1fee4b901b31575E", scope: !867, file: !323, line: 392, type: !7483, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!7486 = !{!7487}
!7487 = !DILocalVariable(name: "page", arg: 1, scope: !7482, file: !323, line: 392, type: !870)
!7488 = !DILocation(line: 392, column: 16, scope: !7482)
!7489 = !DILocation(line: 393, column: 9, scope: !7482)
!7490 = !DILocation(line: 394, column: 6, scope: !7482)
!7491 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hf3a8e0a89d4e7291E", scope: !961, file: !323, line: 392, type: !7492, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !7494, retainedNodes: !7495)
!7492 = !DISubroutineType(types: !7493)
!7493 = !{!961, !964}
!7494 = !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hf3a8e0a89d4e7291E", scope: !961, file: !323, line: 392, type: !7492, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!7495 = !{!7496}
!7496 = !DILocalVariable(name: "page", arg: 1, scope: !7491, file: !323, line: 392, type: !964)
!7497 = !DILocation(line: 392, column: 16, scope: !7491)
!7498 = !DILocation(line: 393, column: 9, scope: !7491)
!7499 = !DILocation(line: 394, column: 6, scope: !7491)
!7500 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E", scope: !6270, file: !323, line: 423, type: !4906, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7501, retainedNodes: !25)
!7501 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hf8743542463fa073E", scope: !6270, file: !323, line: 423, type: !4906, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7502 = !DILocation(line: 425, column: 6, scope: !7500)
!7503 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h40968717881e6478E", scope: !870, file: !7504, line: 96, type: !7505, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !7507, retainedNodes: !7508)
!7504 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7505 = !DISubroutineType(types: !7506)
!7506 = !{!870, !45}
!7507 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h40968717881e6478E", scope: !870, file: !7504, line: 96, type: !7505, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!7508 = !{!7509}
!7509 = !DILocalVariable(name: "address", arg: 1, scope: !7503, file: !7504, line: 96, type: !45)
!7510 = !DILocation(line: 96, column: 31, scope: !7503)
!7511 = !DILocation(line: 98, column: 28, scope: !7503)
!7512 = !DILocation(line: 97, column: 9, scope: !7503)
!7513 = !DILocation(line: 101, column: 6, scope: !7503)
!7514 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E", scope: !870, file: !7504, line: 199, type: !7515, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7517, retainedNodes: !7518)
!7515 = !DISubroutineType(types: !7516)
!7516 = !{!870, !632, !632, !632, !632}
!7517 = !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hf8c2314323ae9950E", scope: !870, file: !7504, line: 199, type: !7515, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7518 = !{!7519, !7520, !7521, !7522, !7523}
!7519 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7514, file: !7504, line: 200, type: !632)
!7520 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7514, file: !7504, line: 201, type: !632)
!7521 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7514, file: !7504, line: 202, type: !632)
!7522 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7514, file: !7504, line: 203, type: !632)
!7523 = !DILocalVariable(name: "addr", scope: !7524, file: !7504, line: 207, type: !49, align: 8)
!7524 = distinct !DILexicalBlock(scope: !7514, file: !7504, line: 207, column: 9)
!7525 = !DILocation(line: 200, column: 9, scope: !7514)
!7526 = !DILocation(line: 201, column: 9, scope: !7514)
!7527 = !DILocation(line: 202, column: 9, scope: !7514)
!7528 = !DILocation(line: 203, column: 9, scope: !7514)
!7529 = !DILocation(line: 207, column: 13, scope: !7524)
!7530 = !DILocation(line: 207, column: 24, scope: !7514)
!7531 = !DILocation(line: 208, column: 23, scope: !7524)
!7532 = !DILocation(line: 208, column: 31, scope: !7524)
!7533 = !DILocation(line: 208, column: 9, scope: !7524)
!7534 = !DILocation(line: 209, column: 23, scope: !7524)
!7535 = !DILocation(line: 209, column: 31, scope: !7524)
!7536 = !DILocation(line: 209, column: 9, scope: !7524)
!7537 = !DILocation(line: 210, column: 23, scope: !7524)
!7538 = !DILocation(line: 210, column: 31, scope: !7524)
!7539 = !DILocation(line: 210, column: 9, scope: !7524)
!7540 = !DILocation(line: 211, column: 23, scope: !7524)
!7541 = !DILocation(line: 211, column: 31, scope: !7524)
!7542 = !DILocation(line: 211, column: 9, scope: !7524)
!7543 = !DILocation(line: 212, column: 48, scope: !7524)
!7544 = !DILocation(line: 212, column: 34, scope: !7524)
!7545 = !DILocation(line: 212, column: 9, scope: !7524)
!7546 = !DILocation(line: 213, column: 6, scope: !7514)
!7547 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE", scope: !870, file: !7504, line: 217, type: !7548, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7550, retainedNodes: !7551)
!7548 = !DISubroutineType(types: !7549)
!7549 = !{!632, !870}
!7550 = !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h3eabf16fc07960dfE", scope: !870, file: !7504, line: 217, type: !7548, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7551 = !{!7552}
!7552 = !DILocalVariable(name: "self", arg: 1, scope: !7547, file: !7504, line: 217, type: !870)
!7553 = !DILocation(line: 217, column: 27, scope: !7547)
!7554 = !DILocation(line: 218, column: 9, scope: !7547)
!7555 = !DILocation(line: 219, column: 6, scope: !7547)
!7556 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h638465fdc937a6e5E", scope: !7557, file: !7504, line: 405, type: !7558, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7561)
!7557 = !DINamespace(name: "{impl#24}", scope: !669)
!7558 = !DISubroutineType(types: !7559)
!7559 = !{!188, !7560, !206}
!7560 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3105, size: 64, align: 64, dwarfAddressSpace: 0)
!7561 = !{!7562, !7563}
!7562 = !DILocalVariable(name: "self", arg: 1, scope: !7556, file: !7504, line: 405, type: !7560)
!7563 = !DILocalVariable(name: "f", arg: 2, scope: !7556, file: !7504, line: 405, type: !206)
!7564 = !DILocation(line: 405, column: 12, scope: !7556)
!7565 = !DILocation(line: 405, column: 19, scope: !7556)
!7566 = !DILocation(line: 406, column: 9, scope: !7556)
!7567 = !DILocation(line: 407, column: 6, scope: !7556)
!7568 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E", scope: !83, file: !7569, line: 37, type: !7570, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7572, retainedNodes: !7573)
!7569 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7570 = !DISubroutineType(types: !7571)
!7571 = !{!306, !82}
!7572 = !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h65d6c97cb2b63b44E", scope: !83, file: !7569, line: 37, type: !7570, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7573 = !{!7574}
!7574 = !DILocalVariable(name: "self", arg: 1, scope: !7568, file: !7569, line: 37, type: !82)
!7575 = !DILocation(line: 37, column: 28, scope: !7568)
!7576 = !DILocation(line: 38, column: 9, scope: !7568)
!7577 = !DILocation(line: 39, column: 6, scope: !7568)
!7578 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h2578009f8653997dE", scope: !83, file: !7569, line: 43, type: !7579, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7581, retainedNodes: !7582)
!7579 = !DISubroutineType(types: !7580)
!7580 = !{null, !3133}
!7581 = !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h2578009f8653997dE", scope: !83, file: !7569, line: 43, type: !7579, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7582 = !{!7583}
!7583 = !DILocalVariable(name: "self", arg: 1, scope: !7578, file: !7569, line: 43, type: !3133)
!7584 = !DILocation(line: 43, column: 23, scope: !7578)
!7585 = !DILocation(line: 44, column: 9, scope: !7578)
!7586 = !DILocation(line: 45, column: 6, scope: !7578)
!7587 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E", scope: !83, file: !7569, line: 49, type: !7588, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7590, retainedNodes: !7591)
!7588 = !DISubroutineType(types: !7589)
!7589 = !{!362, !82}
!7590 = !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h5747d62c64fa67e0E", scope: !83, file: !7569, line: 49, type: !7588, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7591 = !{!7592}
!7592 = !DILocalVariable(name: "self", arg: 1, scope: !7587, file: !7569, line: 49, type: !82)
!7593 = !DILocation(line: 49, column: 24, scope: !7587)
!7594 = !DILocation(line: 50, column: 44, scope: !7587)
!7595 = !DILocation(line: 50, column: 9, scope: !7587)
!7596 = !DILocation(line: 51, column: 6, scope: !7587)
!7597 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E", scope: !83, file: !7569, line: 55, type: !7598, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7600, retainedNodes: !7601)
!7598 = !DISubroutineType(types: !7599)
!7599 = !{!351, !82}
!7600 = !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h62871e821f8c4c87E", scope: !83, file: !7569, line: 55, type: !7598, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7601 = !{!7602}
!7602 = !DILocalVariable(name: "self", arg: 1, scope: !7597, file: !7569, line: 55, type: !82)
!7603 = !DILocation(line: 55, column: 17, scope: !7597)
!7604 = !DILocation(line: 56, column: 23, scope: !7597)
!7605 = !DILocation(line: 56, column: 9, scope: !7597)
!7606 = !DILocation(line: 57, column: 6, scope: !7597)
!7607 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE", scope: !83, file: !7569, line: 67, type: !7608, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7610, retainedNodes: !7611)
!7608 = !DISubroutineType(types: !7609)
!7609 = !{!3159, !82}
!7610 = !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h724fff76f9b3d76eE", scope: !83, file: !7569, line: 67, type: !7608, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7611 = !{!7612}
!7612 = !DILocalVariable(name: "self", arg: 1, scope: !7607, file: !7569, line: 67, type: !82)
!7613 = !DILocation(line: 67, column: 18, scope: !7607)
!7614 = !DILocation(line: 68, column: 13, scope: !7607)
!7615 = !DILocation(line: 68, column: 12, scope: !7607)
!7616 = !DILocation(line: 70, column: 19, scope: !7607)
!7617 = !DILocation(line: 69, column: 17, scope: !7607)
!7618 = !DILocation(line: 69, column: 13, scope: !7607)
!7619 = !DILocation(line: 68, column: 9, scope: !7607)
!7620 = !DILocation(line: 75, column: 6, scope: !7607)
!7621 = !DILocation(line: 73, column: 46, scope: !7607)
!7622 = !DILocation(line: 73, column: 16, scope: !7607)
!7623 = !DILocation(line: 73, column: 13, scope: !7607)
!7624 = !DILocation(line: 70, column: 16, scope: !7607)
!7625 = !DILocation(line: 71, column: 17, scope: !7607)
!7626 = !DILocation(line: 71, column: 13, scope: !7607)
!7627 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E", scope: !83, file: !7569, line: 93, type: !7628, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7630, retainedNodes: !7631)
!7628 = !DISubroutineType(types: !7629)
!7629 = !{null, !3133, !362}
!7630 = !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h121fbbe30d0e0fb5E", scope: !83, file: !7569, line: 93, type: !7628, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7631 = !{!7632, !7633}
!7632 = !DILocalVariable(name: "self", arg: 1, scope: !7627, file: !7569, line: 93, type: !3133)
!7633 = !DILocalVariable(name: "flags", arg: 2, scope: !7627, file: !7569, line: 93, type: !362)
!7634 = !DILocation(line: 93, column: 22, scope: !7627)
!7635 = !DILocation(line: 93, column: 33, scope: !7627)
!7636 = !DILocation(line: 94, column: 22, scope: !7627)
!7637 = !DILocation(line: 94, column: 45, scope: !7627)
!7638 = !DILocation(line: 94, column: 9, scope: !7627)
!7639 = !DILocation(line: 95, column: 6, scope: !7627)
!7640 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h4f8a6e74a098cadeE", scope: !7641, file: !7569, line: 99, type: !7642, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7644)
!7641 = !DINamespace(name: "{impl#1}", scope: !84)
!7642 = !DISubroutineType(types: !7643)
!7643 = !{!188, !82, !206}
!7644 = !{!7645, !7646, !7647}
!7645 = !DILocalVariable(name: "self", arg: 1, scope: !7640, file: !7569, line: 99, type: !82)
!7646 = !DILocalVariable(name: "f", arg: 2, scope: !7640, file: !7569, line: 99, type: !206)
!7647 = !DILocalVariable(name: "f", scope: !7648, file: !7569, line: 100, type: !5276, align: 8)
!7648 = distinct !DILexicalBlock(scope: !7640, file: !7569, line: 100, column: 9)
!7649 = !DILocation(line: 99, column: 12, scope: !7640)
!7650 = !DILocation(line: 99, column: 19, scope: !7640)
!7651 = !DILocation(line: 100, column: 13, scope: !7648)
!7652 = !DILocation(line: 100, column: 21, scope: !7640)
!7653 = !DILocation(line: 101, column: 26, scope: !7648)
!7654 = !DILocation(line: 101, column: 9, scope: !7648)
!7655 = !DILocation(line: 102, column: 27, scope: !7648)
!7656 = !DILocation(line: 102, column: 9, scope: !7648)
!7657 = !DILocation(line: 103, column: 9, scope: !7648)
!7658 = !DILocation(line: 104, column: 6, scope: !7640)
!7659 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h3d1aadb501203e0aE", scope: !587, file: !7569, line: 193, type: !7660, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7662, retainedNodes: !25)
!7660 = !DISubroutineType(types: !7661)
!7661 = !{!587}
!7662 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h3d1aadb501203e0aE", scope: !587, file: !7569, line: 193, type: !7660, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7663 = !DILocation(line: 196, column: 22, scope: !7659)
!7664 = !DILocation(line: 195, column: 9, scope: !7659)
!7665 = !DILocation(line: 198, column: 6, scope: !7659)
!7666 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h689a48bc4992f006E", scope: !7667, file: !7569, line: 241, type: !7668, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7670)
!7667 = !DINamespace(name: "{impl#5}", scope: !84)
!7668 = !DISubroutineType(types: !7669)
!7669 = !{!82, !6337, !632, !913}
!7670 = !{!7671, !7672}
!7671 = !DILocalVariable(name: "self", arg: 1, scope: !7666, file: !7569, line: 241, type: !6337)
!7672 = !DILocalVariable(name: "index", arg: 2, scope: !7666, file: !7569, line: 241, type: !632)
!7673 = !DILocation(line: 241, column: 14, scope: !7666)
!7674 = !DILocation(line: 241, column: 21, scope: !7666)
!7675 = !DILocation(line: 242, column: 23, scope: !7666)
!7676 = !DILocation(line: 242, column: 10, scope: !7666)
!7677 = !DILocation(line: 242, column: 9, scope: !7666)
!7678 = !DILocation(line: 243, column: 6, scope: !7666)
!7679 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h8cb7e9150f7812f4E", scope: !7680, file: !7569, line: 248, type: !7681, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7683)
!7680 = !DINamespace(name: "{impl#6}", scope: !84)
!7681 = !DISubroutineType(types: !7682)
!7682 = !{!3133, !586, !632, !913}
!7683 = !{!7684, !7685}
!7684 = !DILocalVariable(name: "self", arg: 1, scope: !7679, file: !7569, line: 248, type: !586)
!7685 = !DILocalVariable(name: "index", arg: 2, scope: !7679, file: !7569, line: 248, type: !632)
!7686 = !DILocation(line: 248, column: 18, scope: !7679)
!7687 = !DILocation(line: 248, column: 29, scope: !7679)
!7688 = !DILocation(line: 249, column: 27, scope: !7679)
!7689 = !DILocation(line: 249, column: 14, scope: !7679)
!7690 = !DILocation(line: 249, column: 9, scope: !7679)
!7691 = !DILocation(line: 250, column: 6, scope: !7679)
!7692 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hb5fcc9a4ab89c12eE", scope: !7693, file: !7569, line: 254, type: !7660, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!7693 = !DINamespace(name: "{impl#7}", scope: !84)
!7694 = !DILocation(line: 255, column: 9, scope: !7692)
!7695 = !DILocation(line: 256, column: 6, scope: !7692)
!7696 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h538243fc4fc91727E", scope: !7697, file: !7569, line: 261, type: !7698, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7700)
!7697 = !DINamespace(name: "{impl#8}", scope: !84)
!7698 = !DISubroutineType(types: !7699)
!7699 = !{!188, !6337, !206}
!7700 = !{!7701, !7702}
!7701 = !DILocalVariable(name: "self", arg: 1, scope: !7696, file: !7569, line: 261, type: !6337)
!7702 = !DILocalVariable(name: "f", arg: 2, scope: !7696, file: !7569, line: 261, type: !206)
!7703 = !DILocation(line: 261, column: 12, scope: !7696)
!7704 = !DILocation(line: 261, column: 19, scope: !7696)
!7705 = !DILocation(line: 262, column: 9, scope: !7696)
!7706 = !DILocation(line: 263, column: 6, scope: !7696)
!7707 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E", scope: !632, file: !7569, line: 284, type: !7708, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7710, retainedNodes: !7711)
!7708 = !DISubroutineType(types: !7709)
!7709 = !{!632, !19}
!7710 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hfe69c46f667a5260E", scope: !632, file: !7569, line: 284, type: !7708, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7711 = !{!7712}
!7712 = !DILocalVariable(name: "index", arg: 1, scope: !7707, file: !7569, line: 284, type: !19)
!7713 = !DILocation(line: 284, column: 31, scope: !7707)
!7714 = !DILocation(line: 285, column: 14, scope: !7707)
!7715 = !DILocation(line: 285, column: 9, scope: !7707)
!7716 = !DILocation(line: 286, column: 6, scope: !7707)
!7717 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hea09d32e8bb1f00bE", scope: !7718, file: !7569, line: 305, type: !7719, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7721)
!7718 = !DINamespace(name: "{impl#12}", scope: !84)
!7719 = !DISubroutineType(types: !7720)
!7720 = !{!49, !632}
!7721 = !{!7722}
!7722 = !DILocalVariable(name: "index", arg: 1, scope: !7717, file: !7569, line: 305, type: !632)
!7723 = !DILocation(line: 305, column: 13, scope: !7717)
!7724 = !DILocation(line: 52, column: 21, scope: !4893, inlinedAt: !7725)
!7725 = distinct !DILocation(line: 306, column: 9, scope: !7717)
!7726 = !DILocation(line: 53, column: 17, scope: !4893, inlinedAt: !7725)
!7727 = !DILocation(line: 307, column: 6, scope: !7717)
!7728 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8b386cc486eaaaa5E", scope: !7729, file: !7569, line: 312, type: !7730, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7732)
!7729 = !DINamespace(name: "{impl#13}", scope: !84)
!7730 = !DISubroutineType(types: !7731)
!7731 = !{!9, !632}
!7732 = !{!7733}
!7733 = !DILocalVariable(name: "index", arg: 1, scope: !7728, file: !7569, line: 312, type: !632)
!7734 = !DILocation(line: 312, column: 13, scope: !7728)
!7735 = !DILocalVariable(name: "small", arg: 1, scope: !7736, file: !3617, line: 52, type: !19)
!7736 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17h504762779ef521f8E", scope: !7737, file: !3617, line: 52, type: !7738, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7740)
!7737 = !DINamespace(name: "{impl#72}", scope: !3620)
!7738 = !DISubroutineType(types: !7739)
!7739 = !{!9, !19}
!7740 = !{!7735}
!7741 = !DILocation(line: 52, column: 21, scope: !7736, inlinedAt: !7742)
!7742 = distinct !DILocation(line: 313, column: 9, scope: !7728)
!7743 = !DILocation(line: 53, column: 17, scope: !7736, inlinedAt: !7742)
!7744 = !DILocation(line: 314, column: 6, scope: !7728)
!7745 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h6c023d7956c99e39E", scope: !4488, file: !7569, line: 335, type: !7746, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7748, retainedNodes: !7749)
!7746 = !DISubroutineType(types: !7747)
!7747 = !{!4488, !19}
!7748 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h6c023d7956c99e39E", scope: !4488, file: !7569, line: 335, type: !7746, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7749 = !{!7750}
!7750 = !DILocalVariable(name: "offset", arg: 1, scope: !7745, file: !7569, line: 335, type: !19)
!7751 = !DILocation(line: 335, column: 31, scope: !7745)
!7752 = !DILocation(line: 336, column: 14, scope: !7745)
!7753 = !DILocation(line: 336, column: 9, scope: !7745)
!7754 = !DILocation(line: 337, column: 6, scope: !7745)
!7755 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hc7ad36767829b949E", scope: !7756, file: !7569, line: 356, type: !7757, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7759)
!7756 = !DINamespace(name: "{impl#17}", scope: !84)
!7757 = !DISubroutineType(types: !7758)
!7758 = !{!49, !4488}
!7759 = !{!7760}
!7760 = !DILocalVariable(name: "offset", arg: 1, scope: !7755, file: !7569, line: 356, type: !4488)
!7761 = !DILocation(line: 356, column: 13, scope: !7755)
!7762 = !DILocation(line: 52, column: 21, scope: !4893, inlinedAt: !7763)
!7763 = distinct !DILocation(line: 357, column: 9, scope: !7755)
!7764 = !DILocation(line: 53, column: 17, scope: !4893, inlinedAt: !7763)
!7765 = !DILocation(line: 358, column: 6, scope: !7755)
!7766 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h579bf5ef3ebcf420E", scope: !810, file: !7569, line: 383, type: !7767, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7782, retainedNodes: !7783)
!7767 = !DISubroutineType(types: !7768)
!7768 = !{!7769, !810}
!7769 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7770, templateParams: !25, identifier: "95b3dff63583416ea62c1e39715ad5b5")
!7770 = !{!7771}
!7771 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7769, file: !2, size: 8, align: 8, elements: !7772, templateParams: !25, identifier: "171fc1f8c6625325bf3dc401ebf83481", discriminator: !7781)
!7772 = !{!7773, !7777}
!7773 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7771, file: !2, baseType: !7774, size: 8, align: 8, extraData: i64 0)
!7774 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7769, file: !2, size: 8, align: 8, elements: !25, templateParams: !7775, identifier: "2dee34014e513913e3834b60fbf62ac5")
!7775 = !{!7776}
!7776 = !DITemplateTypeParameter(name: "T", type: !810)
!7777 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7771, file: !2, baseType: !7778, size: 8, align: 8)
!7778 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7769, file: !2, size: 8, align: 8, elements: !7779, templateParams: !7775, identifier: "659f10bebe2b0ef6d069a5e6501ec483")
!7779 = !{!7780}
!7780 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7778, file: !2, baseType: !810, size: 8, align: 8)
!7781 = !DIDerivedType(tag: DW_TAG_member, scope: !7769, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7782 = !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h579bf5ef3ebcf420E", scope: !810, file: !7569, line: 383, type: !7767, scopeLine: 383, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!7783 = !{!7784}
!7784 = !DILocalVariable(name: "self", arg: 1, scope: !7766, file: !7569, line: 383, type: !810)
!7785 = !DILocation(line: 383, column: 35, scope: !7766)
!7786 = !DILocation(line: 384, column: 15, scope: !7766)
!7787 = !{i8 1, i8 5}
!7788 = !DILocation(line: 384, column: 9, scope: !7766)
!7789 = !DILocation(line: 388, column: 36, scope: !7766)
!7790 = !DILocation(line: 387, column: 41, scope: !7766)
!7791 = !DILocation(line: 387, column: 36, scope: !7766)
!7792 = !DILocation(line: 387, column: 60, scope: !7766)
!7793 = !DILocation(line: 386, column: 43, scope: !7766)
!7794 = !DILocation(line: 386, column: 38, scope: !7766)
!7795 = !DILocation(line: 386, column: 62, scope: !7766)
!7796 = !DILocation(line: 385, column: 42, scope: !7766)
!7797 = !DILocation(line: 385, column: 37, scope: !7766)
!7798 = !DILocation(line: 385, column: 63, scope: !7766)
!7799 = !DILocation(line: 390, column: 6, scope: !7766)
!7800 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hb1b4a35a52ed71dbE", scope: !810, file: !7569, line: 393, type: !7801, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7803, retainedNodes: !7804)
!7801 = !DISubroutineType(types: !7802)
!7802 = !{!49, !810}
!7803 = !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hb1b4a35a52ed71dbE", scope: !810, file: !7569, line: 393, type: !7801, scopeLine: 393, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!7804 = !{!7805}
!7805 = !DILocalVariable(name: "self", arg: 1, scope: !7800, file: !7569, line: 393, type: !810)
!7806 = !DILocation(line: 393, column: 48, scope: !7800)
!7807 = !DILocation(line: 394, column: 18, scope: !7800)
!7808 = !DILocation(line: 394, column: 17, scope: !7800)
!7809 = !DILocation(line: 394, column: 9, scope: !7800)
!7810 = !DILocation(line: 395, column: 6, scope: !7800)
!7811 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h2adf4bfcc09593bbE", scope: !810, file: !7569, line: 398, type: !7801, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7812, retainedNodes: !7813)
!7812 = !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h2adf4bfcc09593bbE", scope: !810, file: !7569, line: 398, type: !7801, scopeLine: 398, flags: DIFlagPrototyped, spFlags: 0, templateParams: !25)
!7813 = !{!7814}
!7814 = !DILocalVariable(name: "self", arg: 1, scope: !7811, file: !7569, line: 398, type: !810)
!7815 = !DILocation(line: 398, column: 48, scope: !7811)
!7816 = !DILocation(line: 399, column: 20, scope: !7811)
!7817 = !DILocation(line: 399, column: 19, scope: !7811)
!7818 = !DILocation(line: 399, column: 18, scope: !7811)
!7819 = !DILocation(line: 399, column: 17, scope: !7811)
!7820 = !DILocation(line: 399, column: 9, scope: !7811)
!7821 = !DILocation(line: 400, column: 6, scope: !7811)
!7822 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617hdc040d8e904a5148E", scope: !255, file: !4645, line: 55, type: !7823, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !7825, retainedNodes: !7826)
!7823 = !DISubroutineType(types: !7824)
!7824 = !{!255, !19}
!7825 = !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617hdc040d8e904a5148E", scope: !255, file: !4645, line: 55, type: !7823, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!7826 = !{!7827, !7828}
!7827 = !DILocalVariable(name: "value", arg: 1, scope: !7822, file: !4645, line: 55, type: !19)
!7828 = !DILocalVariable(name: "i", scope: !7829, file: !4645, line: 61, type: !19, align: 2)
!7829 = distinct !DILexicalBlock(scope: !7822, file: !4645, line: 61, column: 13)
!7830 = !DILocation(line: 55, column: 21, scope: !7822)
!7831 = !DILocation(line: 61, column: 13, scope: !7829)
!7832 = !DILocation(line: 56, column: 9, scope: !7822)
!7833 = !DILocation(line: 61, column: 13, scope: !7822)
!7834 = !DILocalVariable(name: "x", arg: 1, scope: !7835, file: !1539, line: 96, type: !396)
!7835 = distinct !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h75a7082e50191154E", scope: !178, file: !1539, line: 96, type: !5626, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2017, declaration: !7836, retainedNodes: !7837)
!7836 = !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h75a7082e50191154E", scope: !178, file: !1539, line: 96, type: !5626, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2017)
!7837 = !{!7834}
!7838 = !DILocation(line: 96, column: 40, scope: !7835, inlinedAt: !7839)
!7839 = distinct !DILocation(line: 61, column: 18, scope: !7829)
!7840 = !DILocation(line: 83, column: 19, scope: !5633, inlinedAt: !7841)
!7841 = distinct !DILocation(line: 97, column: 9, scope: !7835, inlinedAt: !7839)
!7842 = !DILocation(line: 83, column: 29, scope: !5633, inlinedAt: !7841)
!7843 = !DILocation(line: 92, column: 18, scope: !5633, inlinedAt: !7841)
!7844 = !DILocation(line: 93, column: 6, scope: !5633, inlinedAt: !7841)
!7845 = !DILocation(line: 97, column: 9, scope: !7835, inlinedAt: !7839)
!7846 = !DILocation(line: 61, column: 18, scope: !7829)
!7847 = !DILocation(line: 57, column: 18, scope: !7822)
!7848 = !DILocation(line: 58, column: 18, scope: !7822)
!7849 = !DILocation(line: 59, column: 18, scope: !7822)
!7850 = !DILocation(line: 60, column: 18, scope: !7822)
!7851 = !DILocation(line: 63, column: 6, scope: !7822)
!7852 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9cb5285a7f56c358E", scope: !7853, file: !4340, line: 40, type: !7854, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7856)
!7853 = !DINamespace(name: "{impl#47}", scope: !46)
!7854 = !DISubroutineType(types: !7855)
!7855 = !{!306, !643, !643}
!7856 = !{!7857, !7858}
!7857 = !DILocalVariable(name: "self", arg: 1, scope: !7852, file: !4340, line: 40, type: !643)
!7858 = !DILocalVariable(name: "other", arg: 2, scope: !7852, file: !4340, line: 40, type: !643)
!7859 = !DILocation(line: 40, column: 23, scope: !7852)
!7860 = !DILocation(line: 42, column: 21, scope: !7852)
!7861 = !DILocation(line: 40, column: 32, scope: !7852)
!7862 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h61852a943c2859e1E", scope: !7864, file: !7863, line: 82, type: !7866, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7872)
!7863 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7864 = !DINamespace(name: "{impl#20}", scope: !7865)
!7865 = !DINamespace(name: "port", scope: !385)
!7866 = !DISubroutineType(types: !7867)
!7867 = !{!188, !7868, !206}
!7868 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7869, size: 64, align: 64, dwarfAddressSpace: 0)
!7869 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7865, file: !2, align: 8, elements: !7870, templateParams: !25, identifier: "53977217dbe45591edb2f960e07a319")
!7870 = !{!7871}
!7871 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7869, file: !2, baseType: !7, align: 8)
!7872 = !{!7873, !7874}
!7873 = !DILocalVariable(name: "self", arg: 1, scope: !7862, file: !7863, line: 82, type: !7868)
!7874 = !DILocalVariable(name: "f", arg: 2, scope: !7862, file: !7863, line: 82, type: !206)
!7875 = !DILocation(line: 82, column: 10, scope: !7862)
!7876 = !DILocation(line: 83, column: 27, scope: !7862)
!7877 = !DILocation(line: 82, column: 15, scope: !7862)
!7878 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h8638b38cc34015fcE", scope: !7879, file: !7863, line: 91, type: !7880, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7886)
!7879 = !DINamespace(name: "{impl#21}", scope: !7865)
!7880 = !DISubroutineType(types: !7881)
!7881 = !{!188, !7882, !206}
!7882 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7883, size: 64, align: 64, dwarfAddressSpace: 0)
!7883 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7865, file: !2, align: 8, elements: !7884, templateParams: !25, identifier: "3c99ef80983e57c9f33e69b440e390ed")
!7884 = !{!7885}
!7885 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7883, file: !2, baseType: !7, align: 8)
!7886 = !{!7887, !7888}
!7887 = !DILocalVariable(name: "self", arg: 1, scope: !7878, file: !7863, line: 91, type: !7882)
!7888 = !DILocalVariable(name: "f", arg: 2, scope: !7878, file: !7863, line: 91, type: !206)
!7889 = !DILocation(line: 91, column: 10, scope: !7878)
!7890 = !DILocation(line: 92, column: 28, scope: !7878)
!7891 = !DILocation(line: 91, column: 15, scope: !7878)
!7892 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a5f54c578d0a84bE", scope: !7893, file: !7863, line: 100, type: !7894, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7900)
!7893 = !DINamespace(name: "{impl#22}", scope: !7865)
!7894 = !DISubroutineType(types: !7895)
!7895 = !{!188, !7896, !206}
!7896 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7897, size: 64, align: 64, dwarfAddressSpace: 0)
!7897 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7865, file: !2, align: 8, elements: !7898, templateParams: !25, identifier: "27689c12ac5a4b3d11e0c7c085c94514")
!7898 = !{!7899}
!7899 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7897, file: !2, baseType: !7, align: 8)
!7900 = !{!7901, !7902}
!7901 = !DILocalVariable(name: "self", arg: 1, scope: !7892, file: !7863, line: 100, type: !7896)
!7902 = !DILocalVariable(name: "f", arg: 2, scope: !7892, file: !7863, line: 100, type: !206)
!7903 = !DILocation(line: 100, column: 10, scope: !7892)
!7904 = !DILocation(line: 101, column: 28, scope: !7892)
!7905 = !DILocation(line: 100, column: 15, scope: !7892)
!7906 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h36678cd6d5a18900E", scope: !7908, file: !7907, line: 3, type: !7910, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7916)
!7907 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7908 = !DINamespace(name: "{impl#3}", scope: !7909)
!7909 = !DINamespace(name: "random", scope: !385)
!7910 = !DISubroutineType(types: !7911)
!7911 = !{!188, !7912, !206}
!7912 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7913, size: 64, align: 64, dwarfAddressSpace: 0)
!7913 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7909, file: !2, align: 8, elements: !7914, templateParams: !25, identifier: "c0a4b034b33176f4b69d9aba5aacb327")
!7914 = !{!7915}
!7915 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7913, file: !2, baseType: !7, align: 8)
!7916 = !{!7917, !7918}
!7917 = !DILocalVariable(name: "self", arg: 1, scope: !7906, file: !7907, line: 3, type: !7912)
!7918 = !DILocalVariable(name: "f", arg: 2, scope: !7906, file: !7907, line: 3, type: !206)
!7919 = !DILocation(line: 3, column: 23, scope: !7906)
!7920 = !DILocation(line: 5, column: 19, scope: !7906)
!7921 = !DILocation(line: 3, column: 28, scope: !7906)
!7922 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17ha1ea004051b6c5f7E", scope: !4881, file: !4880, line: 13, type: !7923, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7925)
!7923 = !DISubroutineType(types: !7924)
!7924 = !{!4885}
!7925 = !{!7926}
!7926 = !DILocalVariable(name: "segment", scope: !7927, file: !4880, line: 14, type: !19, align: 2)
!7927 = distinct !DILexicalBlock(scope: !7922, file: !4880, line: 14, column: 13)
!7928 = !DILocation(line: 14, column: 17, scope: !7927)
!7929 = !DILocation(line: 16, column: 17, scope: !7927)
!7930 = !{i32 40502}
!7931 = !DILocation(line: 18, column: 29, scope: !7927)
!7932 = !DILocation(line: 18, column: 13, scope: !7927)
!7933 = !DILocation(line: 19, column: 10, scope: !7922)
!7934 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h27f1ba13e9937e3bE", scope: !7935, file: !4880, line: 28, type: !4883, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7936)
!7935 = !DINamespace(name: "{impl#2}", scope: !4882)
!7936 = !{!7937}
!7937 = !DILocalVariable(name: "sel", arg: 1, scope: !7934, file: !4880, line: 28, type: !4885)
!7938 = !DILocation(line: 28, column: 31, scope: !7934)
!7939 = !DILocation(line: 30, column: 21, scope: !7934)
!7940 = !{i32 40900}
!7941 = !DILocation(line: 32, column: 14, scope: !7934)
!7942 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h017c8175097f6f48E", scope: !7935, file: !4880, line: 13, type: !7923, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7943)
!7943 = !{!7944}
!7944 = !DILocalVariable(name: "segment", scope: !7945, file: !4880, line: 14, type: !19, align: 2)
!7945 = distinct !DILexicalBlock(scope: !7942, file: !4880, line: 14, column: 13)
!7946 = !DILocation(line: 14, column: 17, scope: !7945)
!7947 = !DILocation(line: 16, column: 17, scope: !7945)
!7948 = !DILocation(line: 18, column: 29, scope: !7945)
!7949 = !DILocation(line: 18, column: 13, scope: !7945)
!7950 = !DILocation(line: 19, column: 10, scope: !7942)
!7951 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17hd003f39b39628755E", scope: !7952, file: !4880, line: 28, type: !4883, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7953)
!7952 = !DINamespace(name: "{impl#3}", scope: !4882)
!7953 = !{!7954}
!7954 = !DILocalVariable(name: "sel", arg: 1, scope: !7951, file: !4880, line: 28, type: !4885)
!7955 = !DILocation(line: 28, column: 31, scope: !7951)
!7956 = !DILocation(line: 30, column: 21, scope: !7951)
!7957 = !DILocation(line: 32, column: 14, scope: !7951)
!7958 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h6f6fb86e977f01a9E", scope: !7952, file: !4880, line: 13, type: !7923, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7959)
!7959 = !{!7960}
!7960 = !DILocalVariable(name: "segment", scope: !7961, file: !4880, line: 14, type: !19, align: 2)
!7961 = distinct !DILexicalBlock(scope: !7958, file: !4880, line: 14, column: 13)
!7962 = !DILocation(line: 14, column: 17, scope: !7961)
!7963 = !DILocation(line: 16, column: 17, scope: !7961)
!7964 = !DILocation(line: 18, column: 29, scope: !7961)
!7965 = !DILocation(line: 18, column: 13, scope: !7961)
!7966 = !DILocation(line: 19, column: 10, scope: !7958)
!7967 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h8ceba3af9671232eE", scope: !7968, file: !4880, line: 28, type: !4883, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7969)
!7968 = !DINamespace(name: "{impl#4}", scope: !4882)
!7969 = !{!7970}
!7970 = !DILocalVariable(name: "sel", arg: 1, scope: !7967, file: !4880, line: 28, type: !4885)
!7971 = !DILocation(line: 28, column: 31, scope: !7967)
!7972 = !DILocation(line: 30, column: 21, scope: !7967)
!7973 = !DILocation(line: 32, column: 14, scope: !7967)
!7974 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hbd65e2fa480042e9E", scope: !7968, file: !4880, line: 13, type: !7923, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7975)
!7975 = !{!7976}
!7976 = !DILocalVariable(name: "segment", scope: !7977, file: !4880, line: 14, type: !19, align: 2)
!7977 = distinct !DILexicalBlock(scope: !7974, file: !4880, line: 14, column: 13)
!7978 = !DILocation(line: 14, column: 17, scope: !7977)
!7979 = !DILocation(line: 16, column: 17, scope: !7977)
!7980 = !DILocation(line: 18, column: 29, scope: !7977)
!7981 = !DILocation(line: 18, column: 13, scope: !7977)
!7982 = !DILocation(line: 19, column: 10, scope: !7974)
!7983 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hb95e2f699e0500f1E", scope: !7984, file: !4880, line: 28, type: !4883, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7985)
!7984 = !DINamespace(name: "{impl#5}", scope: !4882)
!7985 = !{!7986}
!7986 = !DILocalVariable(name: "sel", arg: 1, scope: !7983, file: !4880, line: 28, type: !4885)
!7987 = !DILocation(line: 28, column: 31, scope: !7983)
!7988 = !DILocation(line: 30, column: 21, scope: !7983)
!7989 = !DILocation(line: 32, column: 14, scope: !7983)
!7990 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17he698e0eeb73c8e4dE", scope: !7984, file: !4880, line: 13, type: !7923, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7991)
!7991 = !{!7992}
!7992 = !DILocalVariable(name: "segment", scope: !7993, file: !4880, line: 14, type: !19, align: 2)
!7993 = distinct !DILexicalBlock(scope: !7990, file: !4880, line: 14, column: 13)
!7994 = !DILocation(line: 14, column: 17, scope: !7993)
!7995 = !DILocation(line: 16, column: 17, scope: !7993)
!7996 = !DILocation(line: 18, column: 29, scope: !7993)
!7997 = !DILocation(line: 18, column: 13, scope: !7993)
!7998 = !DILocation(line: 19, column: 10, scope: !7990)
!7999 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hc9adc4ec34083fd7E", scope: !8000, file: !4880, line: 41, type: !8001, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8003)
!8000 = !DINamespace(name: "{impl#6}", scope: !4882)
!8001 = !DISubroutineType(types: !8002)
!8002 = !{!45}
!8003 = !{!8004}
!8004 = !DILocalVariable(name: "val", scope: !8005, file: !4880, line: 43, type: !49, align: 8)
!8005 = distinct !DILexicalBlock(scope: !7999, file: !4880, line: 43, column: 21)
!8006 = !DILocation(line: 43, column: 25, scope: !8005)
!8007 = !DILocation(line: 44, column: 21, scope: !8005)
!8008 = !{i32 41317}
!8009 = !DILocation(line: 45, column: 42, scope: !8005)
!8010 = !DILocation(line: 45, column: 21, scope: !8005)
!8011 = !DILocation(line: 47, column: 14, scope: !7999)
!8012 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h77d39d62f19cc0a0E", scope: !8000, file: !4880, line: 49, type: !8013, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8015)
!8013 = !DISubroutineType(types: !8014)
!8014 = !{null, !45}
!8015 = !{!8016}
!8016 = !DILocalVariable(name: "base", arg: 1, scope: !8012, file: !4880, line: 49, type: !45)
!8017 = !DILocation(line: 49, column: 34, scope: !8012)
!8018 = !DILocation(line: 51, column: 67, scope: !8012)
!8019 = !DILocation(line: 51, column: 21, scope: !8012)
!8020 = !{i32 41586}
!8021 = !DILocation(line: 53, column: 14, scope: !8012)
!8022 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h5ec9ccefccc302f9E", scope: !8023, file: !4880, line: 28, type: !4883, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8024)
!8023 = !DINamespace(name: "{impl#7}", scope: !4882)
!8024 = !{!8025}
!8025 = !DILocalVariable(name: "sel", arg: 1, scope: !8022, file: !4880, line: 28, type: !4885)
!8026 = !DILocation(line: 28, column: 31, scope: !8022)
!8027 = !DILocation(line: 30, column: 21, scope: !8022)
!8028 = !DILocation(line: 32, column: 14, scope: !8022)
!8029 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17hea11ed5a41a5e515E", scope: !8023, file: !4880, line: 13, type: !7923, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8030)
!8030 = !{!8031}
!8031 = !DILocalVariable(name: "segment", scope: !8032, file: !4880, line: 14, type: !19, align: 2)
!8032 = distinct !DILexicalBlock(scope: !8029, file: !4880, line: 14, column: 13)
!8033 = !DILocation(line: 14, column: 17, scope: !8032)
!8034 = !DILocation(line: 16, column: 17, scope: !8032)
!8035 = !DILocation(line: 18, column: 29, scope: !8032)
!8036 = !DILocation(line: 18, column: 13, scope: !8032)
!8037 = !DILocation(line: 19, column: 10, scope: !8029)
!8038 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h408db43ae49b7a3cE", scope: !8039, file: !4880, line: 41, type: !8001, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8040)
!8039 = !DINamespace(name: "{impl#8}", scope: !4882)
!8040 = !{!8041}
!8041 = !DILocalVariable(name: "val", scope: !8042, file: !4880, line: 43, type: !49, align: 8)
!8042 = distinct !DILexicalBlock(scope: !8038, file: !4880, line: 43, column: 21)
!8043 = !DILocation(line: 43, column: 25, scope: !8042)
!8044 = !DILocation(line: 44, column: 21, scope: !8042)
!8045 = !DILocation(line: 45, column: 42, scope: !8042)
!8046 = !DILocation(line: 45, column: 21, scope: !8042)
!8047 = !DILocation(line: 47, column: 14, scope: !8038)
!8048 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h5cb1f621423656cbE", scope: !8039, file: !4880, line: 49, type: !8013, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8049)
!8049 = !{!8050}
!8050 = !DILocalVariable(name: "base", arg: 1, scope: !8048, file: !4880, line: 49, type: !45)
!8051 = !DILocation(line: 49, column: 34, scope: !8048)
!8052 = !DILocation(line: 51, column: 67, scope: !8048)
!8053 = !DILocation(line: 51, column: 21, scope: !8048)
!8054 = !DILocation(line: 53, column: 14, scope: !8048)
!8055 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17hb1f50cac8590758fE", scope: !8056, file: !4913, line: 23, type: !8057, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8078)
!8056 = !DINamespace(name: "{impl#1}", scope: !384)
!8057 = !DISubroutineType(types: !8058)
!8058 = !{!188, !8059, !206}
!8059 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !8060, size: 64, align: 64, dwarfAddressSpace: 0)
!8060 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !384, file: !2, size: 128, align: 64, elements: !8061, templateParams: !25, identifier: "e5bdcf62266442011c7cd1b53825d8bf")
!8061 = !{!8062}
!8062 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8060, file: !2, size: 128, align: 64, elements: !8063, templateParams: !25, identifier: "3db5bb8596007ef2451a8fcc143de4f7", discriminator: !8077)
!8063 = !{!8064, !8069, !8073, !8075}
!8064 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !8062, file: !2, baseType: !8065, size: 128, align: 64, extraData: i64 0)
!8065 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !8060, file: !2, size: 128, align: 64, elements: !8066, templateParams: !25, identifier: "3084aff660bce0bb4bca31f210dfbe60")
!8066 = !{!8067, !8068}
!8067 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8065, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!8068 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !8065, file: !2, baseType: !383, size: 16, align: 16, offset: 16)
!8069 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !8062, file: !2, baseType: !8070, size: 128, align: 64, extraData: i64 1)
!8070 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !8060, file: !2, size: 128, align: 64, elements: !8071, templateParams: !25, identifier: "7046b204bdcbbbd996f747b0c06b2ecf")
!8071 = !{!8072}
!8072 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8070, file: !2, baseType: !383, size: 16, align: 16, offset: 16)
!8073 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !8062, file: !2, baseType: !8074, size: 128, align: 64, extraData: i64 2)
!8074 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !8060, file: !2, size: 128, align: 64, elements: !25, identifier: "60320788983b1a2fe245aa316e2cb855")
!8075 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !8062, file: !2, baseType: !8076, size: 128, align: 64, extraData: i64 3)
!8076 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !8060, file: !2, size: 128, align: 64, elements: !25, identifier: "62e820901d4c46e67b8f069a02dce81b")
!8077 = !DIDerivedType(tag: DW_TAG_member, scope: !8060, file: !2, baseType: !19, size: 16, align: 16, flags: DIFlagArtificial)
!8078 = !{!8079, !8080, !8081, !8083, !8084}
!8079 = !DILocalVariable(name: "self", arg: 1, scope: !8055, file: !4913, line: 23, type: !8059)
!8080 = !DILocalVariable(name: "f", arg: 2, scope: !8055, file: !4913, line: 23, type: !206)
!8081 = !DILocalVariable(name: "__self_0", scope: !8082, file: !4913, line: 26, type: !73, align: 8)
!8082 = distinct !DILexicalBlock(scope: !8055, file: !4913, line: 23, column: 10)
!8083 = !DILocalVariable(name: "__self_1", scope: !8082, file: !4913, line: 26, type: !382, align: 8)
!8084 = !DILocalVariable(name: "__self_0", scope: !8085, file: !4913, line: 29, type: !382, align: 8)
!8085 = distinct !DILexicalBlock(scope: !8055, file: !4913, line: 23, column: 10)
!8086 = !DILocation(line: 23, column: 10, scope: !8055)
!8087 = !DILocation(line: 26, column: 23, scope: !8082)
!8088 = !DILocation(line: 29, column: 12, scope: !8085)
!8089 = !{i16 0, i16 4}
!8090 = !DILocation(line: 26, column: 13, scope: !8055)
!8091 = !DILocation(line: 26, column: 13, scope: !8082)
!8092 = !DILocation(line: 26, column: 23, scope: !8055)
!8093 = !DILocation(line: 23, column: 10, scope: !8082)
!8094 = !DILocation(line: 29, column: 12, scope: !8055)
!8095 = !DILocation(line: 23, column: 10, scope: !8085)
!8096 = !DILocation(line: 23, column: 15, scope: !8055)
!8097 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3453fc2218a1768E", scope: !8098, file: !4913, line: 41, type: !8099, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8106)
!8098 = !DINamespace(name: "{impl#2}", scope: !384)
!8099 = !DISubroutineType(types: !8100)
!8100 = !{!188, !8101, !206}
!8101 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8102, size: 64, align: 64, dwarfAddressSpace: 0)
!8102 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !384, file: !2, size: 128, align: 64, elements: !8103, templateParams: !25, identifier: "b529a84137ba4543345704a43ce84508")
!8103 = !{!8104, !8105}
!8104 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8102, file: !2, baseType: !49, size: 64, align: 64)
!8105 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8102, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!8106 = !{!8107, !8108}
!8107 = !DILocalVariable(name: "self", arg: 1, scope: !8097, file: !4913, line: 41, type: !8101)
!8108 = !DILocalVariable(name: "f", arg: 2, scope: !8097, file: !4913, line: 41, type: !206)
!8109 = !DILocation(line: 41, column: 10, scope: !8097)
!8110 = !DILocation(line: 44, column: 5, scope: !8097)
!8111 = !DILocation(line: 41, column: 15, scope: !8097)
!8112 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17he410caa3f21b25ccE", scope: !8113, file: !4913, line: 49, type: !8114, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8116)
!8113 = !DINamespace(name: "{impl#3}", scope: !384)
!8114 = !DISubroutineType(types: !8115)
!8115 = !{!188, !382, !206}
!8116 = !{!8117, !8118}
!8117 = !DILocalVariable(name: "self", arg: 1, scope: !8112, file: !4913, line: 49, type: !382)
!8118 = !DILocalVariable(name: "f", arg: 2, scope: !8112, file: !4913, line: 49, type: !206)
!8119 = !DILocation(line: 49, column: 10, scope: !8112)
!8120 = !DILocation(line: 50, column: 17, scope: !8112)
!8121 = !DILocation(line: 49, column: 15, scope: !8112)
!8122 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h150ebf296ec7e436E", scope: !8124, file: !8123, line: 7, type: !8126, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8130)
!8123 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8124 = !DINamespace(name: "{impl#0}", scope: !8125)
!8125 = !DINamespace(name: "control", scope: !779)
!8126 = !DISubroutineType(types: !8127)
!8127 = !{!188, !8128, !206}
!8128 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8129, size: 64, align: 64, dwarfAddressSpace: 0)
!8129 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8125, file: !2, align: 8, elements: !25, identifier: "edf0d2134b504469611768977cc1b6bb")
!8130 = !{!8131, !8132}
!8131 = !DILocalVariable(name: "self", arg: 1, scope: !8122, file: !8123, line: 7, type: !8128)
!8132 = !DILocalVariable(name: "f", arg: 2, scope: !8122, file: !8123, line: 7, type: !206)
!8133 = !DILocation(line: 7, column: 10, scope: !8122)
!8134 = !DILocation(line: 7, column: 15, scope: !8122)
!8135 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h0094fb42a280e770E", scope: !8137, file: !8136, line: 434, type: !8138, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8144)
!8136 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8137 = !DINamespace(name: "{impl#10}", scope: !8125)
!8138 = !DISubroutineType(types: !8139)
!8139 = !{!188, !8140, !206}
!8140 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8141, size: 64, align: 64, dwarfAddressSpace: 0)
!8141 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8125, file: !2, size: 64, align: 64, elements: !8142, templateParams: !25, identifier: "2ffd56a4774bdc12c9b8c96f9a7ee70a")
!8142 = !{!8143}
!8143 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8141, file: !2, baseType: !49, size: 64, align: 64)
!8144 = !{!8145, !8146, !8147, !8149, !8164, !8166, !8168, !8170, !8172, !8174, !8176, !8178, !8180, !8182, !8184, !8186, !8188, !8190, !8192, !8194, !8196, !8198, !8200, !8202, !8204, !8206, !8208, !8210, !8212, !8214, !8216, !8218, !8220, !8222, !8224, !8226, !8228, !8230, !8232, !8234, !8236, !8238, !8240, !8242, !8244, !8246, !8248, !8250, !8252, !8254, !8256, !8258, !8260, !8262, !8264, !8266}
!8145 = !DILocalVariable(name: "self", arg: 1, scope: !8135, file: !8136, line: 434, type: !8140)
!8146 = !DILocalVariable(name: "f", arg: 2, scope: !8135, file: !8136, line: 434, type: !206)
!8147 = !DILocalVariable(name: "first", scope: !8148, file: !8136, line: 471, type: !306, align: 1)
!8148 = distinct !DILexicalBlock(scope: !8135, file: !8136, line: 471, column: 17)
!8149 = !DILocalVariable(name: "residual", scope: !8150, file: !8136, line: 475, type: !8151, align: 1)
!8150 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8151 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !189, file: !2, align: 8, elements: !8152, templateParams: !25, identifier: "67720e6ec65b1d9ff09690a69232dcd")
!8152 = !{!8153}
!8153 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8151, file: !2, align: 8, elements: !8154, templateParams: !25, identifier: "98c0203b10db1c3ebb9e0817c1666be")
!8154 = !{!8155, !8160}
!8155 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8153, file: !2, baseType: !8156, align: 8)
!8156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8151, file: !2, align: 8, elements: !8157, templateParams: !8159, identifier: "548f334f97ec6b9299f46fe2d62bed2a")
!8157 = !{!8158}
!8158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8156, file: !2, baseType: !903, align: 8)
!8159 = !{!908, !199}
!8160 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8153, file: !2, baseType: !8161, align: 8)
!8161 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8151, file: !2, align: 8, elements: !8162, templateParams: !8159, identifier: "deaf35ca9114a105b278a93fa58d95cf")
!8162 = !{!8163}
!8163 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8161, file: !2, baseType: !200, align: 8)
!8164 = !DILocalVariable(name: "val", scope: !8165, file: !8136, line: 475, type: !7, align: 1)
!8165 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8166 = !DILocalVariable(name: "residual", scope: !8167, file: !8136, line: 478, type: !8151, align: 1)
!8167 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8168 = !DILocalVariable(name: "val", scope: !8169, file: !8136, line: 478, type: !7, align: 1)
!8169 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8170 = !DILocalVariable(name: "residual", scope: !8171, file: !8136, line: 475, type: !8151, align: 1)
!8171 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8172 = !DILocalVariable(name: "val", scope: !8173, file: !8136, line: 475, type: !7, align: 1)
!8173 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8174 = !DILocalVariable(name: "residual", scope: !8175, file: !8136, line: 478, type: !8151, align: 1)
!8175 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8176 = !DILocalVariable(name: "val", scope: !8177, file: !8136, line: 478, type: !7, align: 1)
!8177 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8178 = !DILocalVariable(name: "residual", scope: !8179, file: !8136, line: 475, type: !8151, align: 1)
!8179 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8180 = !DILocalVariable(name: "val", scope: !8181, file: !8136, line: 475, type: !7, align: 1)
!8181 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8182 = !DILocalVariable(name: "residual", scope: !8183, file: !8136, line: 478, type: !8151, align: 1)
!8183 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8184 = !DILocalVariable(name: "val", scope: !8185, file: !8136, line: 478, type: !7, align: 1)
!8185 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8186 = !DILocalVariable(name: "residual", scope: !8187, file: !8136, line: 475, type: !8151, align: 1)
!8187 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8188 = !DILocalVariable(name: "val", scope: !8189, file: !8136, line: 475, type: !7, align: 1)
!8189 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8190 = !DILocalVariable(name: "residual", scope: !8191, file: !8136, line: 478, type: !8151, align: 1)
!8191 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8192 = !DILocalVariable(name: "val", scope: !8193, file: !8136, line: 478, type: !7, align: 1)
!8193 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8194 = !DILocalVariable(name: "residual", scope: !8195, file: !8136, line: 475, type: !8151, align: 1)
!8195 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8196 = !DILocalVariable(name: "val", scope: !8197, file: !8136, line: 475, type: !7, align: 1)
!8197 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8198 = !DILocalVariable(name: "residual", scope: !8199, file: !8136, line: 478, type: !8151, align: 1)
!8199 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8200 = !DILocalVariable(name: "val", scope: !8201, file: !8136, line: 478, type: !7, align: 1)
!8201 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8202 = !DILocalVariable(name: "residual", scope: !8203, file: !8136, line: 475, type: !8151, align: 1)
!8203 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8204 = !DILocalVariable(name: "val", scope: !8205, file: !8136, line: 475, type: !7, align: 1)
!8205 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8206 = !DILocalVariable(name: "residual", scope: !8207, file: !8136, line: 478, type: !8151, align: 1)
!8207 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8208 = !DILocalVariable(name: "val", scope: !8209, file: !8136, line: 478, type: !7, align: 1)
!8209 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8210 = !DILocalVariable(name: "residual", scope: !8211, file: !8136, line: 475, type: !8151, align: 1)
!8211 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8212 = !DILocalVariable(name: "val", scope: !8213, file: !8136, line: 475, type: !7, align: 1)
!8213 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8214 = !DILocalVariable(name: "residual", scope: !8215, file: !8136, line: 478, type: !8151, align: 1)
!8215 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8216 = !DILocalVariable(name: "val", scope: !8217, file: !8136, line: 478, type: !7, align: 1)
!8217 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8218 = !DILocalVariable(name: "residual", scope: !8219, file: !8136, line: 475, type: !8151, align: 1)
!8219 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8220 = !DILocalVariable(name: "val", scope: !8221, file: !8136, line: 475, type: !7, align: 1)
!8221 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8222 = !DILocalVariable(name: "residual", scope: !8223, file: !8136, line: 478, type: !8151, align: 1)
!8223 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8224 = !DILocalVariable(name: "val", scope: !8225, file: !8136, line: 478, type: !7, align: 1)
!8225 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8226 = !DILocalVariable(name: "residual", scope: !8227, file: !8136, line: 475, type: !8151, align: 1)
!8227 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8228 = !DILocalVariable(name: "val", scope: !8229, file: !8136, line: 475, type: !7, align: 1)
!8229 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8230 = !DILocalVariable(name: "residual", scope: !8231, file: !8136, line: 478, type: !8151, align: 1)
!8231 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8232 = !DILocalVariable(name: "val", scope: !8233, file: !8136, line: 478, type: !7, align: 1)
!8233 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8234 = !DILocalVariable(name: "residual", scope: !8235, file: !8136, line: 475, type: !8151, align: 1)
!8235 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8236 = !DILocalVariable(name: "val", scope: !8237, file: !8136, line: 475, type: !7, align: 1)
!8237 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8238 = !DILocalVariable(name: "residual", scope: !8239, file: !8136, line: 478, type: !8151, align: 1)
!8239 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8240 = !DILocalVariable(name: "val", scope: !8241, file: !8136, line: 478, type: !7, align: 1)
!8241 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8242 = !DILocalVariable(name: "residual", scope: !8243, file: !8136, line: 475, type: !8151, align: 1)
!8243 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 47)
!8244 = !DILocalVariable(name: "val", scope: !8245, file: !8136, line: 475, type: !7, align: 1)
!8245 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 475, column: 29)
!8246 = !DILocalVariable(name: "residual", scope: !8247, file: !8136, line: 478, type: !8151, align: 1)
!8247 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 70)
!8248 = !DILocalVariable(name: "val", scope: !8249, file: !8136, line: 478, type: !7, align: 1)
!8249 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 478, column: 25)
!8250 = !DILocalVariable(name: "extra_bits", scope: !8251, file: !8136, line: 481, type: !49, align: 8)
!8251 = distinct !DILexicalBlock(scope: !8148, file: !8136, line: 481, column: 17)
!8252 = !DILocalVariable(name: "residual", scope: !8253, file: !8136, line: 484, type: !8151, align: 1)
!8253 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 484, column: 43)
!8254 = !DILocalVariable(name: "val", scope: !8255, file: !8136, line: 484, type: !7, align: 1)
!8255 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 484, column: 25)
!8256 = !DILocalVariable(name: "residual", scope: !8257, file: !8136, line: 487, type: !8151, align: 1)
!8257 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 487, column: 38)
!8258 = !DILocalVariable(name: "val", scope: !8259, file: !8136, line: 487, type: !7, align: 1)
!8259 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 487, column: 21)
!8260 = !DILocalVariable(name: "residual", scope: !8261, file: !8136, line: 488, type: !8151, align: 1)
!8261 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 488, column: 70)
!8262 = !DILocalVariable(name: "val", scope: !8263, file: !8136, line: 488, type: !7, align: 1)
!8263 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 488, column: 21)
!8264 = !DILocalVariable(name: "residual", scope: !8265, file: !8136, line: 491, type: !8151, align: 1)
!8265 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 491, column: 43)
!8266 = !DILocalVariable(name: "val", scope: !8267, file: !8136, line: 491, type: !7, align: 1)
!8267 = distinct !DILexicalBlock(scope: !8251, file: !8136, line: 491, column: 21)
!8268 = !DILocation(line: 475, column: 47, scope: !8150)
!8269 = !DILocation(line: 475, column: 29, scope: !8165)
!8270 = !DILocation(line: 478, column: 70, scope: !8167)
!8271 = !DILocation(line: 478, column: 25, scope: !8169)
!8272 = !DILocation(line: 475, column: 47, scope: !8171)
!8273 = !DILocation(line: 475, column: 29, scope: !8173)
!8274 = !DILocation(line: 478, column: 70, scope: !8175)
!8275 = !DILocation(line: 478, column: 25, scope: !8177)
!8276 = !DILocation(line: 475, column: 47, scope: !8179)
!8277 = !DILocation(line: 475, column: 29, scope: !8181)
!8278 = !DILocation(line: 478, column: 70, scope: !8183)
!8279 = !DILocation(line: 478, column: 25, scope: !8185)
!8280 = !DILocation(line: 475, column: 47, scope: !8187)
!8281 = !DILocation(line: 475, column: 29, scope: !8189)
!8282 = !DILocation(line: 478, column: 70, scope: !8191)
!8283 = !DILocation(line: 478, column: 25, scope: !8193)
!8284 = !DILocation(line: 475, column: 47, scope: !8195)
!8285 = !DILocation(line: 475, column: 29, scope: !8197)
!8286 = !DILocation(line: 478, column: 70, scope: !8199)
!8287 = !DILocation(line: 478, column: 25, scope: !8201)
!8288 = !DILocation(line: 475, column: 47, scope: !8203)
!8289 = !DILocation(line: 475, column: 29, scope: !8205)
!8290 = !DILocation(line: 478, column: 70, scope: !8207)
!8291 = !DILocation(line: 478, column: 25, scope: !8209)
!8292 = !DILocation(line: 475, column: 47, scope: !8211)
!8293 = !DILocation(line: 475, column: 29, scope: !8213)
!8294 = !DILocation(line: 478, column: 70, scope: !8215)
!8295 = !DILocation(line: 478, column: 25, scope: !8217)
!8296 = !DILocation(line: 475, column: 47, scope: !8219)
!8297 = !DILocation(line: 475, column: 29, scope: !8221)
!8298 = !DILocation(line: 478, column: 70, scope: !8223)
!8299 = !DILocation(line: 478, column: 25, scope: !8225)
!8300 = !DILocation(line: 475, column: 47, scope: !8227)
!8301 = !DILocation(line: 475, column: 29, scope: !8229)
!8302 = !DILocation(line: 478, column: 70, scope: !8231)
!8303 = !DILocation(line: 478, column: 25, scope: !8233)
!8304 = !DILocation(line: 475, column: 47, scope: !8235)
!8305 = !DILocation(line: 475, column: 29, scope: !8237)
!8306 = !DILocation(line: 478, column: 70, scope: !8239)
!8307 = !DILocation(line: 478, column: 25, scope: !8241)
!8308 = !DILocation(line: 475, column: 47, scope: !8243)
!8309 = !DILocation(line: 475, column: 29, scope: !8245)
!8310 = !DILocation(line: 478, column: 70, scope: !8247)
!8311 = !DILocation(line: 478, column: 25, scope: !8249)
!8312 = !DILocation(line: 484, column: 43, scope: !8253)
!8313 = !DILocation(line: 484, column: 25, scope: !8255)
!8314 = !DILocation(line: 487, column: 38, scope: !8257)
!8315 = !DILocation(line: 487, column: 21, scope: !8259)
!8316 = !DILocation(line: 488, column: 70, scope: !8261)
!8317 = !DILocation(line: 488, column: 21, scope: !8263)
!8318 = !DILocation(line: 491, column: 43, scope: !8265)
!8319 = !DILocation(line: 491, column: 21, scope: !8267)
!8320 = !DILocation(line: 434, column: 20, scope: !8135)
!8321 = !DILocation(line: 434, column: 27, scope: !8135)
!8322 = !DILocation(line: 471, column: 21, scope: !8148)
!8323 = !DILocation(line: 481, column: 21, scope: !8251)
!8324 = !DILocation(line: 471, column: 33, scope: !8135)
!8325 = !DILocation(line: 473, column: 46, scope: !8148)
!8326 = !DILocation(line: 474, column: 29, scope: !8148)
!8327 = !DILocation(line: 474, column: 28, scope: !8148)
!8328 = !DILocation(line: 477, column: 25, scope: !8148)
!8329 = !DILocation(line: 478, column: 25, scope: !8148)
!8330 = !DILocation(line: 475, column: 29, scope: !8148)
!8331 = !DILocation(line: 475, column: 29, scope: !8150)
!8332 = !DILocation(line: 494, column: 14, scope: !8135)
!8333 = !DILocation(line: 478, column: 25, scope: !8167)
!8334 = !DILocation(line: 475, column: 29, scope: !8171)
!8335 = !DILocation(line: 478, column: 25, scope: !8175)
!8336 = !DILocation(line: 475, column: 29, scope: !8179)
!8337 = !DILocation(line: 478, column: 25, scope: !8183)
!8338 = !DILocation(line: 475, column: 29, scope: !8187)
!8339 = !DILocation(line: 478, column: 25, scope: !8191)
!8340 = !DILocation(line: 475, column: 29, scope: !8195)
!8341 = !DILocation(line: 478, column: 25, scope: !8199)
!8342 = !DILocation(line: 475, column: 29, scope: !8203)
!8343 = !DILocation(line: 478, column: 25, scope: !8207)
!8344 = !DILocation(line: 475, column: 29, scope: !8211)
!8345 = !DILocation(line: 478, column: 25, scope: !8215)
!8346 = !DILocation(line: 475, column: 29, scope: !8219)
!8347 = !DILocation(line: 478, column: 25, scope: !8223)
!8348 = !DILocation(line: 475, column: 29, scope: !8227)
!8349 = !DILocation(line: 478, column: 25, scope: !8231)
!8350 = !DILocation(line: 475, column: 29, scope: !8235)
!8351 = !DILocation(line: 478, column: 25, scope: !8239)
!8352 = !DILocation(line: 481, column: 34, scope: !8148)
!8353 = !DILocation(line: 481, column: 47, scope: !8148)
!8354 = !DILocation(line: 481, column: 46, scope: !8148)
!8355 = !DILocation(line: 482, column: 20, scope: !8251)
!8356 = !DILocation(line: 475, column: 29, scope: !8243)
!8357 = !DILocation(line: 478, column: 25, scope: !8247)
!8358 = !DILocation(line: 490, column: 20, scope: !8251)
!8359 = !DILocation(line: 483, column: 25, scope: !8251)
!8360 = !DILocation(line: 483, column: 24, scope: !8251)
!8361 = !DILocation(line: 486, column: 21, scope: !8251)
!8362 = !DILocation(line: 487, column: 21, scope: !8251)
!8363 = !DILocation(line: 484, column: 25, scope: !8251)
!8364 = !DILocation(line: 484, column: 25, scope: !8253)
!8365 = !DILocation(line: 488, column: 21, scope: !8251)
!8366 = !DILocation(line: 487, column: 21, scope: !8257)
!8367 = !DILocation(line: 488, column: 21, scope: !8261)
!8368 = !DILocation(line: 493, column: 17, scope: !8251)
!8369 = !DILocation(line: 491, column: 21, scope: !8251)
!8370 = !DILocation(line: 491, column: 21, scope: !8265)
!8371 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h54aecde3a316e90cE", scope: !8372, file: !8136, line: 497, type: !8138, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8373)
!8372 = !DINamespace(name: "{impl#11}", scope: !8125)
!8373 = !{!8374, !8375}
!8374 = !DILocalVariable(name: "self", arg: 1, scope: !8371, file: !8136, line: 497, type: !8140)
!8375 = !DILocalVariable(name: "f", arg: 2, scope: !8371, file: !8136, line: 497, type: !206)
!8376 = !DILocation(line: 497, column: 20, scope: !8371)
!8377 = !DILocation(line: 497, column: 27, scope: !8371)
!8378 = !DILocation(line: 498, column: 17, scope: !8371)
!8379 = !DILocation(line: 499, column: 14, scope: !8371)
!8380 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3c4d8d9e3ae856acE", scope: !8381, file: !8136, line: 502, type: !8138, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8382)
!8381 = !DINamespace(name: "{impl#12}", scope: !8125)
!8382 = !{!8383, !8384}
!8383 = !DILocalVariable(name: "self", arg: 1, scope: !8380, file: !8136, line: 502, type: !8140)
!8384 = !DILocalVariable(name: "f", arg: 2, scope: !8380, file: !8136, line: 502, type: !206)
!8385 = !DILocation(line: 502, column: 20, scope: !8380)
!8386 = !DILocation(line: 502, column: 27, scope: !8380)
!8387 = !DILocation(line: 503, column: 17, scope: !8380)
!8388 = !DILocation(line: 504, column: 14, scope: !8380)
!8389 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9bc5c894769d983fE", scope: !8390, file: !8136, line: 507, type: !8138, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8391)
!8390 = !DINamespace(name: "{impl#13}", scope: !8125)
!8391 = !{!8392, !8393}
!8392 = !DILocalVariable(name: "self", arg: 1, scope: !8389, file: !8136, line: 507, type: !8140)
!8393 = !DILocalVariable(name: "f", arg: 2, scope: !8389, file: !8136, line: 507, type: !206)
!8394 = !DILocation(line: 507, column: 20, scope: !8389)
!8395 = !DILocation(line: 507, column: 27, scope: !8389)
!8396 = !DILocation(line: 508, column: 17, scope: !8389)
!8397 = !DILocation(line: 509, column: 14, scope: !8389)
!8398 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h238d67d1aaba05d4E", scope: !8399, file: !8136, line: 512, type: !8138, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8400)
!8399 = !DINamespace(name: "{impl#14}", scope: !8125)
!8400 = !{!8401, !8402}
!8401 = !DILocalVariable(name: "self", arg: 1, scope: !8398, file: !8136, line: 512, type: !8140)
!8402 = !DILocalVariable(name: "f", arg: 2, scope: !8398, file: !8136, line: 512, type: !206)
!8403 = !DILocation(line: 512, column: 20, scope: !8398)
!8404 = !DILocation(line: 512, column: 27, scope: !8398)
!8405 = !DILocation(line: 513, column: 17, scope: !8398)
!8406 = !DILocation(line: 514, column: 14, scope: !8398)
!8407 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h66537518f6eac6ddE", scope: !8141, file: !8136, line: 532, type: !8408, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !8410, retainedNodes: !25)
!8408 = !DISubroutineType(types: !8409)
!8409 = !{!8141}
!8410 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h66537518f6eac6ddE", scope: !8141, file: !8136, line: 532, type: !8408, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!8411 = !DILocation(line: 533, column: 17, scope: !8407)
!8412 = !DILocation(line: 541, column: 14, scope: !8407)
!8413 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17hd2f4b3bbc5cc2a8cE", scope: !8141, file: !8136, line: 545, type: !8414, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !8416, retainedNodes: !8417)
!8414 = !DISubroutineType(types: !8415)
!8415 = !{!49, !8140}
!8416 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17hd2f4b3bbc5cc2a8cE", scope: !8141, file: !8136, line: 545, type: !8414, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!8417 = !{!8418}
!8418 = !DILocalVariable(name: "self", arg: 1, scope: !8413, file: !8136, line: 545, type: !8140)
!8419 = !DILocation(line: 545, column: 31, scope: !8413)
!8420 = !DILocation(line: 546, column: 17, scope: !8413)
!8421 = !DILocation(line: 547, column: 14, scope: !8413)
!8422 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h745357bb3b115938E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8427)
!8423 = !DINamespace(name: "{impl#0}", scope: !8424)
!8424 = !DINamespace(name: "fmt", scope: !8137)
!8425 = !DISubroutineType(types: !8426)
!8426 = !{!306, !8140}
!8427 = !{!8428}
!8428 = !DILocalVariable(name: "self", arg: 1, scope: !8429, file: !8123, line: 10, type: !8140)
!8429 = !DILexicalBlockFile(scope: !8422, file: !8123, discriminator: 0)
!8430 = !DILocation(line: 10, column: 1, scope: !8429)
!8431 = !DILocation(line: 875, column: 11, scope: !8422)
!8432 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h9492687ed3879c7bE", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8433)
!8433 = !{!8434}
!8434 = !DILocalVariable(name: "self", arg: 1, scope: !8435, file: !8123, line: 10, type: !8140)
!8435 = !DILexicalBlockFile(scope: !8432, file: !8123, discriminator: 0)
!8436 = !DILocation(line: 10, column: 1, scope: !8435)
!8437 = !DILocation(line: 875, column: 11, scope: !8432)
!8438 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h3471ef4e8b053e07E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8439)
!8439 = !{!8440}
!8440 = !DILocalVariable(name: "self", arg: 1, scope: !8441, file: !8123, line: 10, type: !8140)
!8441 = !DILexicalBlockFile(scope: !8438, file: !8123, discriminator: 0)
!8442 = !DILocation(line: 10, column: 1, scope: !8441)
!8443 = !DILocation(line: 875, column: 11, scope: !8438)
!8444 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hdbd17ecd054aaed8E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8445)
!8445 = !{!8446}
!8446 = !DILocalVariable(name: "self", arg: 1, scope: !8447, file: !8123, line: 10, type: !8140)
!8447 = !DILexicalBlockFile(scope: !8444, file: !8123, discriminator: 0)
!8448 = !DILocation(line: 10, column: 1, scope: !8447)
!8449 = !DILocation(line: 875, column: 11, scope: !8444)
!8450 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h7defbb8008550e08E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8451)
!8451 = !{!8452}
!8452 = !DILocalVariable(name: "self", arg: 1, scope: !8453, file: !8123, line: 10, type: !8140)
!8453 = !DILexicalBlockFile(scope: !8450, file: !8123, discriminator: 0)
!8454 = !DILocation(line: 10, column: 1, scope: !8453)
!8455 = !DILocation(line: 875, column: 11, scope: !8450)
!8456 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h15d9cc1c03acc5caE", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8457)
!8457 = !{!8458}
!8458 = !DILocalVariable(name: "self", arg: 1, scope: !8459, file: !8123, line: 10, type: !8140)
!8459 = !DILexicalBlockFile(scope: !8456, file: !8123, discriminator: 0)
!8460 = !DILocation(line: 10, column: 1, scope: !8459)
!8461 = !DILocation(line: 875, column: 11, scope: !8456)
!8462 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h21e53de3bcef2eedE", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8463)
!8463 = !{!8464}
!8464 = !DILocalVariable(name: "self", arg: 1, scope: !8465, file: !8123, line: 10, type: !8140)
!8465 = !DILexicalBlockFile(scope: !8462, file: !8123, discriminator: 0)
!8466 = !DILocation(line: 10, column: 1, scope: !8465)
!8467 = !DILocation(line: 875, column: 11, scope: !8462)
!8468 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h5b960758a8b56e82E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8469)
!8469 = !{!8470}
!8470 = !DILocalVariable(name: "self", arg: 1, scope: !8471, file: !8123, line: 10, type: !8140)
!8471 = !DILexicalBlockFile(scope: !8468, file: !8123, discriminator: 0)
!8472 = !DILocation(line: 10, column: 1, scope: !8471)
!8473 = !DILocation(line: 875, column: 11, scope: !8468)
!8474 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h4d006eb48ea06e8cE", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8475)
!8475 = !{!8476}
!8476 = !DILocalVariable(name: "self", arg: 1, scope: !8477, file: !8123, line: 10, type: !8140)
!8477 = !DILexicalBlockFile(scope: !8474, file: !8123, discriminator: 0)
!8478 = !DILocation(line: 10, column: 1, scope: !8477)
!8479 = !DILocation(line: 875, column: 11, scope: !8474)
!8480 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17hee37c4f297fd5d81E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8481)
!8481 = !{!8482}
!8482 = !DILocalVariable(name: "self", arg: 1, scope: !8483, file: !8123, line: 10, type: !8140)
!8483 = !DILexicalBlockFile(scope: !8480, file: !8123, discriminator: 0)
!8484 = !DILocation(line: 10, column: 1, scope: !8483)
!8485 = !DILocation(line: 875, column: 11, scope: !8480)
!8486 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h5b41b645bc3e5dd0E", scope: !8423, file: !8136, line: 460, type: !8425, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8487)
!8487 = !{!8488}
!8488 = !DILocalVariable(name: "self", arg: 1, scope: !8489, file: !8123, line: 10, type: !8140)
!8489 = !DILexicalBlockFile(scope: !8486, file: !8123, discriminator: 0)
!8490 = !DILocation(line: 10, column: 1, scope: !8489)
!8491 = !DILocation(line: 875, column: 11, scope: !8486)
!8492 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hb7b383f60bc91ea0E", scope: !8493, file: !8123, line: 55, type: !8494, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8498)
!8493 = !DINamespace(name: "{impl#27}", scope: !8125)
!8494 = !DISubroutineType(types: !8495)
!8495 = !{!188, !8496, !206}
!8496 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8497, size: 64, align: 64, dwarfAddressSpace: 0)
!8497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8125, file: !2, align: 8, elements: !25, identifier: "df69b5bd441754a333068cb155cd060")
!8498 = !{!8499, !8500}
!8499 = !DILocalVariable(name: "self", arg: 1, scope: !8492, file: !8123, line: 55, type: !8496)
!8500 = !DILocalVariable(name: "f", arg: 2, scope: !8492, file: !8123, line: 55, type: !206)
!8501 = !DILocation(line: 55, column: 10, scope: !8492)
!8502 = !DILocation(line: 55, column: 15, scope: !8492)
!8503 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hef91acc9c3c9271fE", scope: !8504, file: !8123, line: 59, type: !8505, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8509)
!8504 = !DINamespace(name: "{impl#28}", scope: !8125)
!8505 = !DISubroutineType(types: !8506)
!8506 = !{!188, !8507, !206}
!8507 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8508, size: 64, align: 64, dwarfAddressSpace: 0)
!8508 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8125, file: !2, align: 8, elements: !25, identifier: "c44f4b2665171042605c38645f0e78c5")
!8509 = !{!8510, !8511}
!8510 = !DILocalVariable(name: "self", arg: 1, scope: !8503, file: !8123, line: 59, type: !8507)
!8511 = !DILocalVariable(name: "f", arg: 2, scope: !8503, file: !8123, line: 59, type: !206)
!8512 = !DILocation(line: 59, column: 10, scope: !8503)
!8513 = !DILocation(line: 59, column: 15, scope: !8503)
!8514 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe3230a3daef03f2E", scope: !8515, file: !8136, line: 434, type: !8516, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8522)
!8515 = !DINamespace(name: "{impl#38}", scope: !8125)
!8516 = !DISubroutineType(types: !8517)
!8517 = !{!188, !8518, !206}
!8518 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8519, size: 64, align: 64, dwarfAddressSpace: 0)
!8519 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8125, file: !2, size: 64, align: 64, elements: !8520, templateParams: !25, identifier: "44e4d7069051c066eb8180c411117ab7")
!8520 = !{!8521}
!8521 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8519, file: !2, baseType: !49, size: 64, align: 64)
!8522 = !{!8523, !8524, !8525, !8527, !8529, !8531, !8533, !8535, !8537, !8539, !8541, !8543, !8545, !8547, !8549, !8551, !8553, !8555, !8557, !8559}
!8523 = !DILocalVariable(name: "self", arg: 1, scope: !8514, file: !8136, line: 434, type: !8518)
!8524 = !DILocalVariable(name: "f", arg: 2, scope: !8514, file: !8136, line: 434, type: !206)
!8525 = !DILocalVariable(name: "first", scope: !8526, file: !8136, line: 471, type: !306, align: 1)
!8526 = distinct !DILexicalBlock(scope: !8514, file: !8136, line: 471, column: 17)
!8527 = !DILocalVariable(name: "residual", scope: !8528, file: !8136, line: 475, type: !8151, align: 1)
!8528 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 475, column: 47)
!8529 = !DILocalVariable(name: "val", scope: !8530, file: !8136, line: 475, type: !7, align: 1)
!8530 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 475, column: 29)
!8531 = !DILocalVariable(name: "residual", scope: !8532, file: !8136, line: 478, type: !8151, align: 1)
!8532 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 478, column: 70)
!8533 = !DILocalVariable(name: "val", scope: !8534, file: !8136, line: 478, type: !7, align: 1)
!8534 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 478, column: 25)
!8535 = !DILocalVariable(name: "residual", scope: !8536, file: !8136, line: 475, type: !8151, align: 1)
!8536 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 475, column: 47)
!8537 = !DILocalVariable(name: "val", scope: !8538, file: !8136, line: 475, type: !7, align: 1)
!8538 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 475, column: 29)
!8539 = !DILocalVariable(name: "residual", scope: !8540, file: !8136, line: 478, type: !8151, align: 1)
!8540 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 478, column: 70)
!8541 = !DILocalVariable(name: "val", scope: !8542, file: !8136, line: 478, type: !7, align: 1)
!8542 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 478, column: 25)
!8543 = !DILocalVariable(name: "extra_bits", scope: !8544, file: !8136, line: 481, type: !49, align: 8)
!8544 = distinct !DILexicalBlock(scope: !8526, file: !8136, line: 481, column: 17)
!8545 = !DILocalVariable(name: "residual", scope: !8546, file: !8136, line: 484, type: !8151, align: 1)
!8546 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 484, column: 43)
!8547 = !DILocalVariable(name: "val", scope: !8548, file: !8136, line: 484, type: !7, align: 1)
!8548 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 484, column: 25)
!8549 = !DILocalVariable(name: "residual", scope: !8550, file: !8136, line: 487, type: !8151, align: 1)
!8550 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 487, column: 38)
!8551 = !DILocalVariable(name: "val", scope: !8552, file: !8136, line: 487, type: !7, align: 1)
!8552 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 487, column: 21)
!8553 = !DILocalVariable(name: "residual", scope: !8554, file: !8136, line: 488, type: !8151, align: 1)
!8554 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 488, column: 70)
!8555 = !DILocalVariable(name: "val", scope: !8556, file: !8136, line: 488, type: !7, align: 1)
!8556 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 488, column: 21)
!8557 = !DILocalVariable(name: "residual", scope: !8558, file: !8136, line: 491, type: !8151, align: 1)
!8558 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 491, column: 43)
!8559 = !DILocalVariable(name: "val", scope: !8560, file: !8136, line: 491, type: !7, align: 1)
!8560 = distinct !DILexicalBlock(scope: !8544, file: !8136, line: 491, column: 21)
!8561 = !DILocation(line: 475, column: 47, scope: !8528)
!8562 = !DILocation(line: 475, column: 29, scope: !8530)
!8563 = !DILocation(line: 478, column: 70, scope: !8532)
!8564 = !DILocation(line: 478, column: 25, scope: !8534)
!8565 = !DILocation(line: 475, column: 47, scope: !8536)
!8566 = !DILocation(line: 475, column: 29, scope: !8538)
!8567 = !DILocation(line: 478, column: 70, scope: !8540)
!8568 = !DILocation(line: 478, column: 25, scope: !8542)
!8569 = !DILocation(line: 484, column: 43, scope: !8546)
!8570 = !DILocation(line: 484, column: 25, scope: !8548)
!8571 = !DILocation(line: 487, column: 38, scope: !8550)
!8572 = !DILocation(line: 487, column: 21, scope: !8552)
!8573 = !DILocation(line: 488, column: 70, scope: !8554)
!8574 = !DILocation(line: 488, column: 21, scope: !8556)
!8575 = !DILocation(line: 491, column: 43, scope: !8558)
!8576 = !DILocation(line: 491, column: 21, scope: !8560)
!8577 = !DILocation(line: 434, column: 20, scope: !8514)
!8578 = !DILocation(line: 434, column: 27, scope: !8514)
!8579 = !DILocation(line: 471, column: 21, scope: !8526)
!8580 = !DILocation(line: 481, column: 21, scope: !8544)
!8581 = !DILocation(line: 471, column: 33, scope: !8514)
!8582 = !DILocation(line: 473, column: 46, scope: !8526)
!8583 = !DILocation(line: 474, column: 29, scope: !8526)
!8584 = !DILocation(line: 474, column: 28, scope: !8526)
!8585 = !DILocation(line: 477, column: 25, scope: !8526)
!8586 = !DILocation(line: 478, column: 25, scope: !8526)
!8587 = !DILocation(line: 475, column: 29, scope: !8526)
!8588 = !DILocation(line: 475, column: 29, scope: !8528)
!8589 = !DILocation(line: 494, column: 14, scope: !8514)
!8590 = !DILocation(line: 478, column: 25, scope: !8532)
!8591 = !DILocation(line: 481, column: 34, scope: !8526)
!8592 = !DILocation(line: 481, column: 47, scope: !8526)
!8593 = !DILocation(line: 481, column: 46, scope: !8526)
!8594 = !DILocation(line: 482, column: 20, scope: !8544)
!8595 = !DILocation(line: 475, column: 29, scope: !8536)
!8596 = !DILocation(line: 478, column: 25, scope: !8540)
!8597 = !DILocation(line: 490, column: 20, scope: !8544)
!8598 = !DILocation(line: 483, column: 25, scope: !8544)
!8599 = !DILocation(line: 483, column: 24, scope: !8544)
!8600 = !DILocation(line: 486, column: 21, scope: !8544)
!8601 = !DILocation(line: 487, column: 21, scope: !8544)
!8602 = !DILocation(line: 484, column: 25, scope: !8544)
!8603 = !DILocation(line: 484, column: 25, scope: !8546)
!8604 = !DILocation(line: 488, column: 21, scope: !8544)
!8605 = !DILocation(line: 487, column: 21, scope: !8550)
!8606 = !DILocation(line: 488, column: 21, scope: !8554)
!8607 = !DILocation(line: 493, column: 17, scope: !8544)
!8608 = !DILocation(line: 491, column: 21, scope: !8544)
!8609 = !DILocation(line: 491, column: 21, scope: !8558)
!8610 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h5882906831f45c86E", scope: !8611, file: !8136, line: 497, type: !8516, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8612)
!8611 = !DINamespace(name: "{impl#39}", scope: !8125)
!8612 = !{!8613, !8614}
!8613 = !DILocalVariable(name: "self", arg: 1, scope: !8610, file: !8136, line: 497, type: !8518)
!8614 = !DILocalVariable(name: "f", arg: 2, scope: !8610, file: !8136, line: 497, type: !206)
!8615 = !DILocation(line: 497, column: 20, scope: !8610)
!8616 = !DILocation(line: 497, column: 27, scope: !8610)
!8617 = !DILocation(line: 498, column: 17, scope: !8610)
!8618 = !DILocation(line: 499, column: 14, scope: !8610)
!8619 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h1b8d2275d77c7231E", scope: !8620, file: !8136, line: 502, type: !8516, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8621)
!8620 = !DINamespace(name: "{impl#40}", scope: !8125)
!8621 = !{!8622, !8623}
!8622 = !DILocalVariable(name: "self", arg: 1, scope: !8619, file: !8136, line: 502, type: !8518)
!8623 = !DILocalVariable(name: "f", arg: 2, scope: !8619, file: !8136, line: 502, type: !206)
!8624 = !DILocation(line: 502, column: 20, scope: !8619)
!8625 = !DILocation(line: 502, column: 27, scope: !8619)
!8626 = !DILocation(line: 503, column: 17, scope: !8619)
!8627 = !DILocation(line: 504, column: 14, scope: !8619)
!8628 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb48637e960c35d07E", scope: !8629, file: !8136, line: 507, type: !8516, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8630)
!8629 = !DINamespace(name: "{impl#41}", scope: !8125)
!8630 = !{!8631, !8632}
!8631 = !DILocalVariable(name: "self", arg: 1, scope: !8628, file: !8136, line: 507, type: !8518)
!8632 = !DILocalVariable(name: "f", arg: 2, scope: !8628, file: !8136, line: 507, type: !206)
!8633 = !DILocation(line: 507, column: 20, scope: !8628)
!8634 = !DILocation(line: 507, column: 27, scope: !8628)
!8635 = !DILocation(line: 508, column: 17, scope: !8628)
!8636 = !DILocation(line: 509, column: 14, scope: !8628)
!8637 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h18a1a1e1e75105bfE", scope: !8638, file: !8136, line: 512, type: !8516, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8639)
!8638 = !DINamespace(name: "{impl#42}", scope: !8125)
!8639 = !{!8640, !8641}
!8640 = !DILocalVariable(name: "self", arg: 1, scope: !8637, file: !8136, line: 512, type: !8518)
!8641 = !DILocalVariable(name: "f", arg: 2, scope: !8637, file: !8136, line: 512, type: !206)
!8642 = !DILocation(line: 512, column: 20, scope: !8637)
!8643 = !DILocation(line: 512, column: 27, scope: !8637)
!8644 = !DILocation(line: 513, column: 17, scope: !8637)
!8645 = !DILocation(line: 514, column: 14, scope: !8637)
!8646 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h0fcdaa1d30530086E", scope: !8519, file: !8136, line: 532, type: !8647, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !8649, retainedNodes: !25)
!8647 = !DISubroutineType(types: !8648)
!8648 = !{!8519}
!8649 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h0fcdaa1d30530086E", scope: !8519, file: !8136, line: 532, type: !8647, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!8650 = !DILocation(line: 533, column: 17, scope: !8646)
!8651 = !DILocation(line: 541, column: 14, scope: !8646)
!8652 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17he5c089606a2118d3E", scope: !8519, file: !8136, line: 545, type: !8653, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !8655, retainedNodes: !8656)
!8653 = !DISubroutineType(types: !8654)
!8654 = !{!49, !8518}
!8655 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17he5c089606a2118d3E", scope: !8519, file: !8136, line: 545, type: !8653, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!8656 = !{!8657}
!8657 = !DILocalVariable(name: "self", arg: 1, scope: !8652, file: !8136, line: 545, type: !8518)
!8658 = !DILocation(line: 545, column: 31, scope: !8652)
!8659 = !DILocation(line: 546, column: 17, scope: !8652)
!8660 = !DILocation(line: 547, column: 14, scope: !8652)
!8661 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h90e039ba42ad0b68E", scope: !8662, file: !8136, line: 460, type: !8664, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8666)
!8662 = !DINamespace(name: "{impl#0}", scope: !8663)
!8663 = !DINamespace(name: "fmt", scope: !8515)
!8664 = !DISubroutineType(types: !8665)
!8665 = !{!306, !8518}
!8666 = !{!8667}
!8667 = !DILocalVariable(name: "self", arg: 1, scope: !8668, file: !8123, line: 62, type: !8518)
!8668 = !DILexicalBlockFile(scope: !8661, file: !8123, discriminator: 0)
!8669 = !DILocation(line: 62, column: 1, scope: !8668)
!8670 = !DILocation(line: 875, column: 11, scope: !8661)
!8671 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17had6eabefda79dadaE", scope: !8662, file: !8136, line: 460, type: !8664, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8672)
!8672 = !{!8673}
!8673 = !DILocalVariable(name: "self", arg: 1, scope: !8674, file: !8123, line: 62, type: !8518)
!8674 = !DILexicalBlockFile(scope: !8671, file: !8123, discriminator: 0)
!8675 = !DILocation(line: 62, column: 1, scope: !8674)
!8676 = !DILocation(line: 875, column: 11, scope: !8671)
!8677 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h61608d6dbaefb07cE", scope: !8678, file: !8123, line: 76, type: !8679, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8683)
!8678 = !DINamespace(name: "{impl#55}", scope: !8125)
!8679 = !DISubroutineType(types: !8680)
!8680 = !{!188, !8681, !206}
!8681 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8682, size: 64, align: 64, dwarfAddressSpace: 0)
!8682 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8125, file: !2, align: 8, elements: !25, identifier: "b2e9d95e95034b6f52659ed95c93c7d7")
!8683 = !{!8684, !8685}
!8684 = !DILocalVariable(name: "self", arg: 1, scope: !8677, file: !8123, line: 76, type: !8681)
!8685 = !DILocalVariable(name: "f", arg: 2, scope: !8677, file: !8123, line: 76, type: !206)
!8686 = !DILocation(line: 76, column: 10, scope: !8677)
!8687 = !DILocation(line: 76, column: 15, scope: !8677)
!8688 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h7adbf1562395c7f3E", scope: !8689, file: !8136, line: 434, type: !8690, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8696)
!8689 = !DINamespace(name: "{impl#65}", scope: !8125)
!8690 = !DISubroutineType(types: !8691)
!8691 = !{!188, !8692, !206}
!8692 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8693, size: 64, align: 64, dwarfAddressSpace: 0)
!8693 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8125, file: !2, size: 64, align: 64, elements: !8694, templateParams: !25, identifier: "16447ceeb76d7226ba8000c615c1692c")
!8694 = !{!8695}
!8695 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8693, file: !2, baseType: !49, size: 64, align: 64)
!8696 = !{!8697, !8698, !8699, !8701, !8703, !8705, !8707, !8709, !8711, !8713, !8715, !8717, !8719, !8721, !8723, !8725, !8727, !8729, !8731, !8733, !8735, !8737, !8739, !8741, !8743, !8745, !8747, !8749, !8751, !8753, !8755, !8757, !8759, !8761, !8763, !8765, !8767, !8769, !8771, !8773, !8775, !8777, !8779, !8781, !8783, !8785, !8787, !8789, !8791, !8793, !8795, !8797, !8799, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825, !8827, !8829, !8831, !8833, !8835, !8837, !8839, !8841, !8843, !8845, !8847, !8849, !8851, !8853, !8855, !8857, !8859, !8861, !8863, !8865, !8867, !8869, !8871, !8873, !8875, !8877, !8879, !8881, !8883, !8885, !8887, !8889, !8891, !8893, !8895, !8897, !8899, !8901, !8903, !8905, !8907, !8909, !8911, !8913, !8915, !8917}
!8697 = !DILocalVariable(name: "self", arg: 1, scope: !8688, file: !8136, line: 434, type: !8692)
!8698 = !DILocalVariable(name: "f", arg: 2, scope: !8688, file: !8136, line: 434, type: !206)
!8699 = !DILocalVariable(name: "first", scope: !8700, file: !8136, line: 471, type: !306, align: 1)
!8700 = distinct !DILexicalBlock(scope: !8688, file: !8136, line: 471, column: 17)
!8701 = !DILocalVariable(name: "residual", scope: !8702, file: !8136, line: 475, type: !8151, align: 1)
!8702 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8703 = !DILocalVariable(name: "val", scope: !8704, file: !8136, line: 475, type: !7, align: 1)
!8704 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8705 = !DILocalVariable(name: "residual", scope: !8706, file: !8136, line: 478, type: !8151, align: 1)
!8706 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8707 = !DILocalVariable(name: "val", scope: !8708, file: !8136, line: 478, type: !7, align: 1)
!8708 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8709 = !DILocalVariable(name: "residual", scope: !8710, file: !8136, line: 475, type: !8151, align: 1)
!8710 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8711 = !DILocalVariable(name: "val", scope: !8712, file: !8136, line: 475, type: !7, align: 1)
!8712 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8713 = !DILocalVariable(name: "residual", scope: !8714, file: !8136, line: 478, type: !8151, align: 1)
!8714 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8715 = !DILocalVariable(name: "val", scope: !8716, file: !8136, line: 478, type: !7, align: 1)
!8716 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8717 = !DILocalVariable(name: "residual", scope: !8718, file: !8136, line: 475, type: !8151, align: 1)
!8718 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8719 = !DILocalVariable(name: "val", scope: !8720, file: !8136, line: 475, type: !7, align: 1)
!8720 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8721 = !DILocalVariable(name: "residual", scope: !8722, file: !8136, line: 478, type: !8151, align: 1)
!8722 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8723 = !DILocalVariable(name: "val", scope: !8724, file: !8136, line: 478, type: !7, align: 1)
!8724 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8725 = !DILocalVariable(name: "residual", scope: !8726, file: !8136, line: 475, type: !8151, align: 1)
!8726 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8727 = !DILocalVariable(name: "val", scope: !8728, file: !8136, line: 475, type: !7, align: 1)
!8728 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8729 = !DILocalVariable(name: "residual", scope: !8730, file: !8136, line: 478, type: !8151, align: 1)
!8730 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8731 = !DILocalVariable(name: "val", scope: !8732, file: !8136, line: 478, type: !7, align: 1)
!8732 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8733 = !DILocalVariable(name: "residual", scope: !8734, file: !8136, line: 475, type: !8151, align: 1)
!8734 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8735 = !DILocalVariable(name: "val", scope: !8736, file: !8136, line: 475, type: !7, align: 1)
!8736 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8737 = !DILocalVariable(name: "residual", scope: !8738, file: !8136, line: 478, type: !8151, align: 1)
!8738 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8739 = !DILocalVariable(name: "val", scope: !8740, file: !8136, line: 478, type: !7, align: 1)
!8740 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8741 = !DILocalVariable(name: "residual", scope: !8742, file: !8136, line: 475, type: !8151, align: 1)
!8742 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8743 = !DILocalVariable(name: "val", scope: !8744, file: !8136, line: 475, type: !7, align: 1)
!8744 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8745 = !DILocalVariable(name: "residual", scope: !8746, file: !8136, line: 478, type: !8151, align: 1)
!8746 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8747 = !DILocalVariable(name: "val", scope: !8748, file: !8136, line: 478, type: !7, align: 1)
!8748 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8749 = !DILocalVariable(name: "residual", scope: !8750, file: !8136, line: 475, type: !8151, align: 1)
!8750 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8751 = !DILocalVariable(name: "val", scope: !8752, file: !8136, line: 475, type: !7, align: 1)
!8752 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8753 = !DILocalVariable(name: "residual", scope: !8754, file: !8136, line: 478, type: !8151, align: 1)
!8754 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8755 = !DILocalVariable(name: "val", scope: !8756, file: !8136, line: 478, type: !7, align: 1)
!8756 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8757 = !DILocalVariable(name: "residual", scope: !8758, file: !8136, line: 475, type: !8151, align: 1)
!8758 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8759 = !DILocalVariable(name: "val", scope: !8760, file: !8136, line: 475, type: !7, align: 1)
!8760 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8761 = !DILocalVariable(name: "residual", scope: !8762, file: !8136, line: 478, type: !8151, align: 1)
!8762 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8763 = !DILocalVariable(name: "val", scope: !8764, file: !8136, line: 478, type: !7, align: 1)
!8764 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8765 = !DILocalVariable(name: "residual", scope: !8766, file: !8136, line: 475, type: !8151, align: 1)
!8766 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8767 = !DILocalVariable(name: "val", scope: !8768, file: !8136, line: 475, type: !7, align: 1)
!8768 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8769 = !DILocalVariable(name: "residual", scope: !8770, file: !8136, line: 478, type: !8151, align: 1)
!8770 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8771 = !DILocalVariable(name: "val", scope: !8772, file: !8136, line: 478, type: !7, align: 1)
!8772 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8773 = !DILocalVariable(name: "residual", scope: !8774, file: !8136, line: 475, type: !8151, align: 1)
!8774 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8775 = !DILocalVariable(name: "val", scope: !8776, file: !8136, line: 475, type: !7, align: 1)
!8776 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8777 = !DILocalVariable(name: "residual", scope: !8778, file: !8136, line: 478, type: !8151, align: 1)
!8778 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8779 = !DILocalVariable(name: "val", scope: !8780, file: !8136, line: 478, type: !7, align: 1)
!8780 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8781 = !DILocalVariable(name: "residual", scope: !8782, file: !8136, line: 475, type: !8151, align: 1)
!8782 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8783 = !DILocalVariable(name: "val", scope: !8784, file: !8136, line: 475, type: !7, align: 1)
!8784 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8785 = !DILocalVariable(name: "residual", scope: !8786, file: !8136, line: 478, type: !8151, align: 1)
!8786 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8787 = !DILocalVariable(name: "val", scope: !8788, file: !8136, line: 478, type: !7, align: 1)
!8788 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8789 = !DILocalVariable(name: "residual", scope: !8790, file: !8136, line: 475, type: !8151, align: 1)
!8790 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8791 = !DILocalVariable(name: "val", scope: !8792, file: !8136, line: 475, type: !7, align: 1)
!8792 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8793 = !DILocalVariable(name: "residual", scope: !8794, file: !8136, line: 478, type: !8151, align: 1)
!8794 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8795 = !DILocalVariable(name: "val", scope: !8796, file: !8136, line: 478, type: !7, align: 1)
!8796 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8797 = !DILocalVariable(name: "residual", scope: !8798, file: !8136, line: 475, type: !8151, align: 1)
!8798 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8799 = !DILocalVariable(name: "val", scope: !8800, file: !8136, line: 475, type: !7, align: 1)
!8800 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8801 = !DILocalVariable(name: "residual", scope: !8802, file: !8136, line: 478, type: !8151, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8803 = !DILocalVariable(name: "val", scope: !8804, file: !8136, line: 478, type: !7, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8805 = !DILocalVariable(name: "residual", scope: !8806, file: !8136, line: 475, type: !8151, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8807 = !DILocalVariable(name: "val", scope: !8808, file: !8136, line: 475, type: !7, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8809 = !DILocalVariable(name: "residual", scope: !8810, file: !8136, line: 478, type: !8151, align: 1)
!8810 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8811 = !DILocalVariable(name: "val", scope: !8812, file: !8136, line: 478, type: !7, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8813 = !DILocalVariable(name: "residual", scope: !8814, file: !8136, line: 475, type: !8151, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8815 = !DILocalVariable(name: "val", scope: !8816, file: !8136, line: 475, type: !7, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8817 = !DILocalVariable(name: "residual", scope: !8818, file: !8136, line: 478, type: !8151, align: 1)
!8818 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8819 = !DILocalVariable(name: "val", scope: !8820, file: !8136, line: 478, type: !7, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8821 = !DILocalVariable(name: "residual", scope: !8822, file: !8136, line: 475, type: !8151, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8823 = !DILocalVariable(name: "val", scope: !8824, file: !8136, line: 475, type: !7, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8825 = !DILocalVariable(name: "residual", scope: !8826, file: !8136, line: 478, type: !8151, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8827 = !DILocalVariable(name: "val", scope: !8828, file: !8136, line: 478, type: !7, align: 1)
!8828 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8829 = !DILocalVariable(name: "residual", scope: !8830, file: !8136, line: 475, type: !8151, align: 1)
!8830 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8831 = !DILocalVariable(name: "val", scope: !8832, file: !8136, line: 475, type: !7, align: 1)
!8832 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8833 = !DILocalVariable(name: "residual", scope: !8834, file: !8136, line: 478, type: !8151, align: 1)
!8834 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8835 = !DILocalVariable(name: "val", scope: !8836, file: !8136, line: 478, type: !7, align: 1)
!8836 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8837 = !DILocalVariable(name: "residual", scope: !8838, file: !8136, line: 475, type: !8151, align: 1)
!8838 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8839 = !DILocalVariable(name: "val", scope: !8840, file: !8136, line: 475, type: !7, align: 1)
!8840 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8841 = !DILocalVariable(name: "residual", scope: !8842, file: !8136, line: 478, type: !8151, align: 1)
!8842 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8843 = !DILocalVariable(name: "val", scope: !8844, file: !8136, line: 478, type: !7, align: 1)
!8844 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8845 = !DILocalVariable(name: "residual", scope: !8846, file: !8136, line: 475, type: !8151, align: 1)
!8846 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8847 = !DILocalVariable(name: "val", scope: !8848, file: !8136, line: 475, type: !7, align: 1)
!8848 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8849 = !DILocalVariable(name: "residual", scope: !8850, file: !8136, line: 478, type: !8151, align: 1)
!8850 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8851 = !DILocalVariable(name: "val", scope: !8852, file: !8136, line: 478, type: !7, align: 1)
!8852 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8853 = !DILocalVariable(name: "residual", scope: !8854, file: !8136, line: 475, type: !8151, align: 1)
!8854 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8855 = !DILocalVariable(name: "val", scope: !8856, file: !8136, line: 475, type: !7, align: 1)
!8856 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8857 = !DILocalVariable(name: "residual", scope: !8858, file: !8136, line: 478, type: !8151, align: 1)
!8858 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8859 = !DILocalVariable(name: "val", scope: !8860, file: !8136, line: 478, type: !7, align: 1)
!8860 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8861 = !DILocalVariable(name: "residual", scope: !8862, file: !8136, line: 475, type: !8151, align: 1)
!8862 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8863 = !DILocalVariable(name: "val", scope: !8864, file: !8136, line: 475, type: !7, align: 1)
!8864 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8865 = !DILocalVariable(name: "residual", scope: !8866, file: !8136, line: 478, type: !8151, align: 1)
!8866 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8867 = !DILocalVariable(name: "val", scope: !8868, file: !8136, line: 478, type: !7, align: 1)
!8868 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8869 = !DILocalVariable(name: "residual", scope: !8870, file: !8136, line: 475, type: !8151, align: 1)
!8870 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8871 = !DILocalVariable(name: "val", scope: !8872, file: !8136, line: 475, type: !7, align: 1)
!8872 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8873 = !DILocalVariable(name: "residual", scope: !8874, file: !8136, line: 478, type: !8151, align: 1)
!8874 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8875 = !DILocalVariable(name: "val", scope: !8876, file: !8136, line: 478, type: !7, align: 1)
!8876 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8877 = !DILocalVariable(name: "residual", scope: !8878, file: !8136, line: 475, type: !8151, align: 1)
!8878 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8879 = !DILocalVariable(name: "val", scope: !8880, file: !8136, line: 475, type: !7, align: 1)
!8880 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8881 = !DILocalVariable(name: "residual", scope: !8882, file: !8136, line: 478, type: !8151, align: 1)
!8882 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8883 = !DILocalVariable(name: "val", scope: !8884, file: !8136, line: 478, type: !7, align: 1)
!8884 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8885 = !DILocalVariable(name: "residual", scope: !8886, file: !8136, line: 475, type: !8151, align: 1)
!8886 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8887 = !DILocalVariable(name: "val", scope: !8888, file: !8136, line: 475, type: !7, align: 1)
!8888 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8889 = !DILocalVariable(name: "residual", scope: !8890, file: !8136, line: 478, type: !8151, align: 1)
!8890 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8891 = !DILocalVariable(name: "val", scope: !8892, file: !8136, line: 478, type: !7, align: 1)
!8892 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8893 = !DILocalVariable(name: "residual", scope: !8894, file: !8136, line: 475, type: !8151, align: 1)
!8894 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 47)
!8895 = !DILocalVariable(name: "val", scope: !8896, file: !8136, line: 475, type: !7, align: 1)
!8896 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 475, column: 29)
!8897 = !DILocalVariable(name: "residual", scope: !8898, file: !8136, line: 478, type: !8151, align: 1)
!8898 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 70)
!8899 = !DILocalVariable(name: "val", scope: !8900, file: !8136, line: 478, type: !7, align: 1)
!8900 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 478, column: 25)
!8901 = !DILocalVariable(name: "extra_bits", scope: !8902, file: !8136, line: 481, type: !49, align: 8)
!8902 = distinct !DILexicalBlock(scope: !8700, file: !8136, line: 481, column: 17)
!8903 = !DILocalVariable(name: "residual", scope: !8904, file: !8136, line: 484, type: !8151, align: 1)
!8904 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 484, column: 43)
!8905 = !DILocalVariable(name: "val", scope: !8906, file: !8136, line: 484, type: !7, align: 1)
!8906 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 484, column: 25)
!8907 = !DILocalVariable(name: "residual", scope: !8908, file: !8136, line: 487, type: !8151, align: 1)
!8908 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 487, column: 38)
!8909 = !DILocalVariable(name: "val", scope: !8910, file: !8136, line: 487, type: !7, align: 1)
!8910 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 487, column: 21)
!8911 = !DILocalVariable(name: "residual", scope: !8912, file: !8136, line: 488, type: !8151, align: 1)
!8912 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 488, column: 70)
!8913 = !DILocalVariable(name: "val", scope: !8914, file: !8136, line: 488, type: !7, align: 1)
!8914 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 488, column: 21)
!8915 = !DILocalVariable(name: "residual", scope: !8916, file: !8136, line: 491, type: !8151, align: 1)
!8916 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 491, column: 43)
!8917 = !DILocalVariable(name: "val", scope: !8918, file: !8136, line: 491, type: !7, align: 1)
!8918 = distinct !DILexicalBlock(scope: !8902, file: !8136, line: 491, column: 21)
!8919 = !DILocation(line: 475, column: 47, scope: !8702)
!8920 = !DILocation(line: 475, column: 29, scope: !8704)
!8921 = !DILocation(line: 478, column: 70, scope: !8706)
!8922 = !DILocation(line: 478, column: 25, scope: !8708)
!8923 = !DILocation(line: 475, column: 47, scope: !8710)
!8924 = !DILocation(line: 475, column: 29, scope: !8712)
!8925 = !DILocation(line: 478, column: 70, scope: !8714)
!8926 = !DILocation(line: 478, column: 25, scope: !8716)
!8927 = !DILocation(line: 475, column: 47, scope: !8718)
!8928 = !DILocation(line: 475, column: 29, scope: !8720)
!8929 = !DILocation(line: 478, column: 70, scope: !8722)
!8930 = !DILocation(line: 478, column: 25, scope: !8724)
!8931 = !DILocation(line: 475, column: 47, scope: !8726)
!8932 = !DILocation(line: 475, column: 29, scope: !8728)
!8933 = !DILocation(line: 478, column: 70, scope: !8730)
!8934 = !DILocation(line: 478, column: 25, scope: !8732)
!8935 = !DILocation(line: 475, column: 47, scope: !8734)
!8936 = !DILocation(line: 475, column: 29, scope: !8736)
!8937 = !DILocation(line: 478, column: 70, scope: !8738)
!8938 = !DILocation(line: 478, column: 25, scope: !8740)
!8939 = !DILocation(line: 475, column: 47, scope: !8742)
!8940 = !DILocation(line: 475, column: 29, scope: !8744)
!8941 = !DILocation(line: 478, column: 70, scope: !8746)
!8942 = !DILocation(line: 478, column: 25, scope: !8748)
!8943 = !DILocation(line: 475, column: 47, scope: !8750)
!8944 = !DILocation(line: 475, column: 29, scope: !8752)
!8945 = !DILocation(line: 478, column: 70, scope: !8754)
!8946 = !DILocation(line: 478, column: 25, scope: !8756)
!8947 = !DILocation(line: 475, column: 47, scope: !8758)
!8948 = !DILocation(line: 475, column: 29, scope: !8760)
!8949 = !DILocation(line: 478, column: 70, scope: !8762)
!8950 = !DILocation(line: 478, column: 25, scope: !8764)
!8951 = !DILocation(line: 475, column: 47, scope: !8766)
!8952 = !DILocation(line: 475, column: 29, scope: !8768)
!8953 = !DILocation(line: 478, column: 70, scope: !8770)
!8954 = !DILocation(line: 478, column: 25, scope: !8772)
!8955 = !DILocation(line: 475, column: 47, scope: !8774)
!8956 = !DILocation(line: 475, column: 29, scope: !8776)
!8957 = !DILocation(line: 478, column: 70, scope: !8778)
!8958 = !DILocation(line: 478, column: 25, scope: !8780)
!8959 = !DILocation(line: 475, column: 47, scope: !8782)
!8960 = !DILocation(line: 475, column: 29, scope: !8784)
!8961 = !DILocation(line: 478, column: 70, scope: !8786)
!8962 = !DILocation(line: 478, column: 25, scope: !8788)
!8963 = !DILocation(line: 475, column: 47, scope: !8790)
!8964 = !DILocation(line: 475, column: 29, scope: !8792)
!8965 = !DILocation(line: 478, column: 70, scope: !8794)
!8966 = !DILocation(line: 478, column: 25, scope: !8796)
!8967 = !DILocation(line: 475, column: 47, scope: !8798)
!8968 = !DILocation(line: 475, column: 29, scope: !8800)
!8969 = !DILocation(line: 478, column: 70, scope: !8802)
!8970 = !DILocation(line: 478, column: 25, scope: !8804)
!8971 = !DILocation(line: 475, column: 47, scope: !8806)
!8972 = !DILocation(line: 475, column: 29, scope: !8808)
!8973 = !DILocation(line: 478, column: 70, scope: !8810)
!8974 = !DILocation(line: 478, column: 25, scope: !8812)
!8975 = !DILocation(line: 475, column: 47, scope: !8814)
!8976 = !DILocation(line: 475, column: 29, scope: !8816)
!8977 = !DILocation(line: 478, column: 70, scope: !8818)
!8978 = !DILocation(line: 478, column: 25, scope: !8820)
!8979 = !DILocation(line: 475, column: 47, scope: !8822)
!8980 = !DILocation(line: 475, column: 29, scope: !8824)
!8981 = !DILocation(line: 478, column: 70, scope: !8826)
!8982 = !DILocation(line: 478, column: 25, scope: !8828)
!8983 = !DILocation(line: 475, column: 47, scope: !8830)
!8984 = !DILocation(line: 475, column: 29, scope: !8832)
!8985 = !DILocation(line: 478, column: 70, scope: !8834)
!8986 = !DILocation(line: 478, column: 25, scope: !8836)
!8987 = !DILocation(line: 475, column: 47, scope: !8838)
!8988 = !DILocation(line: 475, column: 29, scope: !8840)
!8989 = !DILocation(line: 478, column: 70, scope: !8842)
!8990 = !DILocation(line: 478, column: 25, scope: !8844)
!8991 = !DILocation(line: 475, column: 47, scope: !8846)
!8992 = !DILocation(line: 475, column: 29, scope: !8848)
!8993 = !DILocation(line: 478, column: 70, scope: !8850)
!8994 = !DILocation(line: 478, column: 25, scope: !8852)
!8995 = !DILocation(line: 475, column: 47, scope: !8854)
!8996 = !DILocation(line: 475, column: 29, scope: !8856)
!8997 = !DILocation(line: 478, column: 70, scope: !8858)
!8998 = !DILocation(line: 478, column: 25, scope: !8860)
!8999 = !DILocation(line: 475, column: 47, scope: !8862)
!9000 = !DILocation(line: 475, column: 29, scope: !8864)
!9001 = !DILocation(line: 478, column: 70, scope: !8866)
!9002 = !DILocation(line: 478, column: 25, scope: !8868)
!9003 = !DILocation(line: 475, column: 47, scope: !8870)
!9004 = !DILocation(line: 475, column: 29, scope: !8872)
!9005 = !DILocation(line: 478, column: 70, scope: !8874)
!9006 = !DILocation(line: 478, column: 25, scope: !8876)
!9007 = !DILocation(line: 475, column: 47, scope: !8878)
!9008 = !DILocation(line: 475, column: 29, scope: !8880)
!9009 = !DILocation(line: 478, column: 70, scope: !8882)
!9010 = !DILocation(line: 478, column: 25, scope: !8884)
!9011 = !DILocation(line: 475, column: 47, scope: !8886)
!9012 = !DILocation(line: 475, column: 29, scope: !8888)
!9013 = !DILocation(line: 478, column: 70, scope: !8890)
!9014 = !DILocation(line: 478, column: 25, scope: !8892)
!9015 = !DILocation(line: 475, column: 47, scope: !8894)
!9016 = !DILocation(line: 475, column: 29, scope: !8896)
!9017 = !DILocation(line: 478, column: 70, scope: !8898)
!9018 = !DILocation(line: 478, column: 25, scope: !8900)
!9019 = !DILocation(line: 484, column: 43, scope: !8904)
!9020 = !DILocation(line: 484, column: 25, scope: !8906)
!9021 = !DILocation(line: 487, column: 38, scope: !8908)
!9022 = !DILocation(line: 487, column: 21, scope: !8910)
!9023 = !DILocation(line: 488, column: 70, scope: !8912)
!9024 = !DILocation(line: 488, column: 21, scope: !8914)
!9025 = !DILocation(line: 491, column: 43, scope: !8916)
!9026 = !DILocation(line: 491, column: 21, scope: !8918)
!9027 = !DILocation(line: 434, column: 20, scope: !8688)
!9028 = !DILocation(line: 434, column: 27, scope: !8688)
!9029 = !DILocation(line: 471, column: 21, scope: !8700)
!9030 = !DILocation(line: 481, column: 21, scope: !8902)
!9031 = !DILocation(line: 471, column: 33, scope: !8688)
!9032 = !DILocation(line: 473, column: 46, scope: !8700)
!9033 = !DILocation(line: 474, column: 29, scope: !8700)
!9034 = !DILocation(line: 474, column: 28, scope: !8700)
!9035 = !DILocation(line: 477, column: 25, scope: !8700)
!9036 = !DILocation(line: 478, column: 25, scope: !8700)
!9037 = !DILocation(line: 475, column: 29, scope: !8700)
!9038 = !DILocation(line: 475, column: 29, scope: !8702)
!9039 = !DILocation(line: 494, column: 14, scope: !8688)
!9040 = !DILocation(line: 478, column: 25, scope: !8706)
!9041 = !DILocation(line: 475, column: 29, scope: !8710)
!9042 = !DILocation(line: 478, column: 25, scope: !8714)
!9043 = !DILocation(line: 475, column: 29, scope: !8718)
!9044 = !DILocation(line: 478, column: 25, scope: !8722)
!9045 = !DILocation(line: 475, column: 29, scope: !8726)
!9046 = !DILocation(line: 478, column: 25, scope: !8730)
!9047 = !DILocation(line: 475, column: 29, scope: !8734)
!9048 = !DILocation(line: 478, column: 25, scope: !8738)
!9049 = !DILocation(line: 475, column: 29, scope: !8742)
!9050 = !DILocation(line: 478, column: 25, scope: !8746)
!9051 = !DILocation(line: 475, column: 29, scope: !8750)
!9052 = !DILocation(line: 478, column: 25, scope: !8754)
!9053 = !DILocation(line: 475, column: 29, scope: !8758)
!9054 = !DILocation(line: 478, column: 25, scope: !8762)
!9055 = !DILocation(line: 475, column: 29, scope: !8766)
!9056 = !DILocation(line: 478, column: 25, scope: !8770)
!9057 = !DILocation(line: 475, column: 29, scope: !8774)
!9058 = !DILocation(line: 478, column: 25, scope: !8778)
!9059 = !DILocation(line: 475, column: 29, scope: !8782)
!9060 = !DILocation(line: 478, column: 25, scope: !8786)
!9061 = !DILocation(line: 475, column: 29, scope: !8790)
!9062 = !DILocation(line: 478, column: 25, scope: !8794)
!9063 = !DILocation(line: 475, column: 29, scope: !8798)
!9064 = !DILocation(line: 478, column: 25, scope: !8802)
!9065 = !DILocation(line: 475, column: 29, scope: !8806)
!9066 = !DILocation(line: 478, column: 25, scope: !8810)
!9067 = !DILocation(line: 475, column: 29, scope: !8814)
!9068 = !DILocation(line: 478, column: 25, scope: !8818)
!9069 = !DILocation(line: 475, column: 29, scope: !8822)
!9070 = !DILocation(line: 478, column: 25, scope: !8826)
!9071 = !DILocation(line: 475, column: 29, scope: !8830)
!9072 = !DILocation(line: 478, column: 25, scope: !8834)
!9073 = !DILocation(line: 475, column: 29, scope: !8838)
!9074 = !DILocation(line: 478, column: 25, scope: !8842)
!9075 = !DILocation(line: 475, column: 29, scope: !8846)
!9076 = !DILocation(line: 478, column: 25, scope: !8850)
!9077 = !DILocation(line: 475, column: 29, scope: !8854)
!9078 = !DILocation(line: 478, column: 25, scope: !8858)
!9079 = !DILocation(line: 475, column: 29, scope: !8862)
!9080 = !DILocation(line: 478, column: 25, scope: !8866)
!9081 = !DILocation(line: 475, column: 29, scope: !8870)
!9082 = !DILocation(line: 478, column: 25, scope: !8874)
!9083 = !DILocation(line: 475, column: 29, scope: !8878)
!9084 = !DILocation(line: 478, column: 25, scope: !8882)
!9085 = !DILocation(line: 475, column: 29, scope: !8886)
!9086 = !DILocation(line: 478, column: 25, scope: !8890)
!9087 = !DILocation(line: 481, column: 34, scope: !8700)
!9088 = !DILocation(line: 481, column: 47, scope: !8700)
!9089 = !DILocation(line: 481, column: 46, scope: !8700)
!9090 = !DILocation(line: 482, column: 20, scope: !8902)
!9091 = !DILocation(line: 475, column: 29, scope: !8894)
!9092 = !DILocation(line: 478, column: 25, scope: !8898)
!9093 = !DILocation(line: 490, column: 20, scope: !8902)
!9094 = !DILocation(line: 483, column: 25, scope: !8902)
!9095 = !DILocation(line: 483, column: 24, scope: !8902)
!9096 = !DILocation(line: 486, column: 21, scope: !8902)
!9097 = !DILocation(line: 487, column: 21, scope: !8902)
!9098 = !DILocation(line: 484, column: 25, scope: !8902)
!9099 = !DILocation(line: 484, column: 25, scope: !8904)
!9100 = !DILocation(line: 488, column: 21, scope: !8902)
!9101 = !DILocation(line: 487, column: 21, scope: !8908)
!9102 = !DILocation(line: 488, column: 21, scope: !8912)
!9103 = !DILocation(line: 493, column: 17, scope: !8902)
!9104 = !DILocation(line: 491, column: 21, scope: !8902)
!9105 = !DILocation(line: 491, column: 21, scope: !8916)
!9106 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfbd987239c7f29e3E", scope: !9107, file: !8136, line: 497, type: !8690, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9108)
!9107 = !DINamespace(name: "{impl#66}", scope: !8125)
!9108 = !{!9109, !9110}
!9109 = !DILocalVariable(name: "self", arg: 1, scope: !9106, file: !8136, line: 497, type: !8692)
!9110 = !DILocalVariable(name: "f", arg: 2, scope: !9106, file: !8136, line: 497, type: !206)
!9111 = !DILocation(line: 497, column: 20, scope: !9106)
!9112 = !DILocation(line: 497, column: 27, scope: !9106)
!9113 = !DILocation(line: 498, column: 17, scope: !9106)
!9114 = !DILocation(line: 499, column: 14, scope: !9106)
!9115 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd62af6d1619d818bE", scope: !9116, file: !8136, line: 502, type: !8690, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9117)
!9116 = !DINamespace(name: "{impl#67}", scope: !8125)
!9117 = !{!9118, !9119}
!9118 = !DILocalVariable(name: "self", arg: 1, scope: !9115, file: !8136, line: 502, type: !8692)
!9119 = !DILocalVariable(name: "f", arg: 2, scope: !9115, file: !8136, line: 502, type: !206)
!9120 = !DILocation(line: 502, column: 20, scope: !9115)
!9121 = !DILocation(line: 502, column: 27, scope: !9115)
!9122 = !DILocation(line: 503, column: 17, scope: !9115)
!9123 = !DILocation(line: 504, column: 14, scope: !9115)
!9124 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha65c76fb75673d0fE", scope: !9125, file: !8136, line: 507, type: !8690, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9126)
!9125 = !DINamespace(name: "{impl#68}", scope: !8125)
!9126 = !{!9127, !9128}
!9127 = !DILocalVariable(name: "self", arg: 1, scope: !9124, file: !8136, line: 507, type: !8692)
!9128 = !DILocalVariable(name: "f", arg: 2, scope: !9124, file: !8136, line: 507, type: !206)
!9129 = !DILocation(line: 507, column: 20, scope: !9124)
!9130 = !DILocation(line: 507, column: 27, scope: !9124)
!9131 = !DILocation(line: 508, column: 17, scope: !9124)
!9132 = !DILocation(line: 509, column: 14, scope: !9124)
!9133 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he7b47abf6358de0aE", scope: !9134, file: !8136, line: 512, type: !8690, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9135)
!9134 = !DINamespace(name: "{impl#69}", scope: !8125)
!9135 = !{!9136, !9137}
!9136 = !DILocalVariable(name: "self", arg: 1, scope: !9133, file: !8136, line: 512, type: !8692)
!9137 = !DILocalVariable(name: "f", arg: 2, scope: !9133, file: !8136, line: 512, type: !206)
!9138 = !DILocation(line: 512, column: 20, scope: !9133)
!9139 = !DILocation(line: 512, column: 27, scope: !9133)
!9140 = !DILocation(line: 513, column: 17, scope: !9133)
!9141 = !DILocation(line: 514, column: 14, scope: !9133)
!9142 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h9f0e44af21be601cE", scope: !8693, file: !8136, line: 532, type: !9143, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !9145, retainedNodes: !25)
!9143 = !DISubroutineType(types: !9144)
!9144 = !{!8693}
!9145 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h9f0e44af21be601cE", scope: !8693, file: !8136, line: 532, type: !9143, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!9146 = !DILocation(line: 533, column: 17, scope: !9142)
!9147 = !DILocation(line: 541, column: 14, scope: !9142)
!9148 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h3d18385bc66f3fb9E", scope: !8693, file: !8136, line: 545, type: !9149, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !9151, retainedNodes: !9152)
!9149 = !DISubroutineType(types: !9150)
!9150 = !{!49, !8692}
!9151 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h3d18385bc66f3fb9E", scope: !8693, file: !8136, line: 545, type: !9149, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!9152 = !{!9153}
!9153 = !DILocalVariable(name: "self", arg: 1, scope: !9148, file: !8136, line: 545, type: !8692)
!9154 = !DILocation(line: 545, column: 31, scope: !9148)
!9155 = !DILocation(line: 546, column: 17, scope: !9148)
!9156 = !DILocation(line: 547, column: 14, scope: !9148)
!9157 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h3018e99c0773bd35E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9162)
!9158 = !DINamespace(name: "{impl#0}", scope: !9159)
!9159 = !DINamespace(name: "fmt", scope: !8689)
!9160 = !DISubroutineType(types: !9161)
!9161 = !{!306, !8692}
!9162 = !{!9163}
!9163 = !DILocalVariable(name: "self", arg: 1, scope: !9164, file: !8123, line: 79, type: !8692)
!9164 = !DILexicalBlockFile(scope: !9157, file: !8123, discriminator: 0)
!9165 = !DILocation(line: 79, column: 1, scope: !9164)
!9166 = !DILocation(line: 875, column: 11, scope: !9157)
!9167 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h7d0d6aed59f89610E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9168)
!9168 = !{!9169}
!9169 = !DILocalVariable(name: "self", arg: 1, scope: !9170, file: !8123, line: 79, type: !8692)
!9170 = !DILexicalBlockFile(scope: !9167, file: !8123, discriminator: 0)
!9171 = !DILocation(line: 79, column: 1, scope: !9170)
!9172 = !DILocation(line: 875, column: 11, scope: !9167)
!9173 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h662896fe71c5ed3eE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9174)
!9174 = !{!9175}
!9175 = !DILocalVariable(name: "self", arg: 1, scope: !9176, file: !8123, line: 79, type: !8692)
!9176 = !DILexicalBlockFile(scope: !9173, file: !8123, discriminator: 0)
!9177 = !DILocation(line: 79, column: 1, scope: !9176)
!9178 = !DILocation(line: 875, column: 11, scope: !9173)
!9179 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h240dc27e96cabcaeE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9180)
!9180 = !{!9181}
!9181 = !DILocalVariable(name: "self", arg: 1, scope: !9182, file: !8123, line: 79, type: !8692)
!9182 = !DILexicalBlockFile(scope: !9179, file: !8123, discriminator: 0)
!9183 = !DILocation(line: 79, column: 1, scope: !9182)
!9184 = !DILocation(line: 875, column: 11, scope: !9179)
!9185 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h37ab4b39daa75c4fE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9186)
!9186 = !{!9187}
!9187 = !DILocalVariable(name: "self", arg: 1, scope: !9188, file: !8123, line: 79, type: !8692)
!9188 = !DILexicalBlockFile(scope: !9185, file: !8123, discriminator: 0)
!9189 = !DILocation(line: 79, column: 1, scope: !9188)
!9190 = !DILocation(line: 875, column: 11, scope: !9185)
!9191 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h0ff1866cf1b1a458E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9192)
!9192 = !{!9193}
!9193 = !DILocalVariable(name: "self", arg: 1, scope: !9194, file: !8123, line: 79, type: !8692)
!9194 = !DILexicalBlockFile(scope: !9191, file: !8123, discriminator: 0)
!9195 = !DILocation(line: 79, column: 1, scope: !9194)
!9196 = !DILocation(line: 875, column: 11, scope: !9191)
!9197 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h08c59e1540232702E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9198)
!9198 = !{!9199}
!9199 = !DILocalVariable(name: "self", arg: 1, scope: !9200, file: !8123, line: 79, type: !8692)
!9200 = !DILexicalBlockFile(scope: !9197, file: !8123, discriminator: 0)
!9201 = !DILocation(line: 79, column: 1, scope: !9200)
!9202 = !DILocation(line: 875, column: 11, scope: !9197)
!9203 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17hfdfc7d52167e3ee0E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9204)
!9204 = !{!9205}
!9205 = !DILocalVariable(name: "self", arg: 1, scope: !9206, file: !8123, line: 79, type: !8692)
!9206 = !DILexicalBlockFile(scope: !9203, file: !8123, discriminator: 0)
!9207 = !DILocation(line: 79, column: 1, scope: !9206)
!9208 = !DILocation(line: 875, column: 11, scope: !9203)
!9209 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h223d0c9fca0effc1E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9210)
!9210 = !{!9211}
!9211 = !DILocalVariable(name: "self", arg: 1, scope: !9212, file: !8123, line: 79, type: !8692)
!9212 = !DILexicalBlockFile(scope: !9209, file: !8123, discriminator: 0)
!9213 = !DILocation(line: 79, column: 1, scope: !9212)
!9214 = !DILocation(line: 875, column: 11, scope: !9209)
!9215 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hcd595295d04895d9E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9216)
!9216 = !{!9217}
!9217 = !DILocalVariable(name: "self", arg: 1, scope: !9218, file: !8123, line: 79, type: !8692)
!9218 = !DILexicalBlockFile(scope: !9215, file: !8123, discriminator: 0)
!9219 = !DILocation(line: 79, column: 1, scope: !9218)
!9220 = !DILocation(line: 875, column: 11, scope: !9215)
!9221 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h97ca91486715911bE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9222)
!9222 = !{!9223}
!9223 = !DILocalVariable(name: "self", arg: 1, scope: !9224, file: !8123, line: 79, type: !8692)
!9224 = !DILexicalBlockFile(scope: !9221, file: !8123, discriminator: 0)
!9225 = !DILocation(line: 79, column: 1, scope: !9224)
!9226 = !DILocation(line: 875, column: 11, scope: !9221)
!9227 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h4914c4f8bda0b868E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9228)
!9228 = !{!9229}
!9229 = !DILocalVariable(name: "self", arg: 1, scope: !9230, file: !8123, line: 79, type: !8692)
!9230 = !DILexicalBlockFile(scope: !9227, file: !8123, discriminator: 0)
!9231 = !DILocation(line: 79, column: 1, scope: !9230)
!9232 = !DILocation(line: 875, column: 11, scope: !9227)
!9233 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hc92e3101bccede13E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9234)
!9234 = !{!9235}
!9235 = !DILocalVariable(name: "self", arg: 1, scope: !9236, file: !8123, line: 79, type: !8692)
!9236 = !DILexicalBlockFile(scope: !9233, file: !8123, discriminator: 0)
!9237 = !DILocation(line: 79, column: 1, scope: !9236)
!9238 = !DILocation(line: 875, column: 11, scope: !9233)
!9239 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hfd70393e200ef422E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9240)
!9240 = !{!9241}
!9241 = !DILocalVariable(name: "self", arg: 1, scope: !9242, file: !8123, line: 79, type: !8692)
!9242 = !DILexicalBlockFile(scope: !9239, file: !8123, discriminator: 0)
!9243 = !DILocation(line: 79, column: 1, scope: !9242)
!9244 = !DILocation(line: 875, column: 11, scope: !9239)
!9245 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h450c96ce867b4327E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9246)
!9246 = !{!9247}
!9247 = !DILocalVariable(name: "self", arg: 1, scope: !9248, file: !8123, line: 79, type: !8692)
!9248 = !DILexicalBlockFile(scope: !9245, file: !8123, discriminator: 0)
!9249 = !DILocation(line: 79, column: 1, scope: !9248)
!9250 = !DILocation(line: 875, column: 11, scope: !9245)
!9251 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h5762ba34852c2bbeE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9252)
!9252 = !{!9253}
!9253 = !DILocalVariable(name: "self", arg: 1, scope: !9254, file: !8123, line: 79, type: !8692)
!9254 = !DILexicalBlockFile(scope: !9251, file: !8123, discriminator: 0)
!9255 = !DILocation(line: 79, column: 1, scope: !9254)
!9256 = !DILocation(line: 875, column: 11, scope: !9251)
!9257 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h26dd21929228ae2fE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9258)
!9258 = !{!9259}
!9259 = !DILocalVariable(name: "self", arg: 1, scope: !9260, file: !8123, line: 79, type: !8692)
!9260 = !DILexicalBlockFile(scope: !9257, file: !8123, discriminator: 0)
!9261 = !DILocation(line: 79, column: 1, scope: !9260)
!9262 = !DILocation(line: 875, column: 11, scope: !9257)
!9263 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h687291ba7d715d9fE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9264)
!9264 = !{!9265}
!9265 = !DILocalVariable(name: "self", arg: 1, scope: !9266, file: !8123, line: 79, type: !8692)
!9266 = !DILexicalBlockFile(scope: !9263, file: !8123, discriminator: 0)
!9267 = !DILocation(line: 79, column: 1, scope: !9266)
!9268 = !DILocation(line: 875, column: 11, scope: !9263)
!9269 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h8cb3f8ff3f19c009E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9270)
!9270 = !{!9271}
!9271 = !DILocalVariable(name: "self", arg: 1, scope: !9272, file: !8123, line: 79, type: !8692)
!9272 = !DILexicalBlockFile(scope: !9269, file: !8123, discriminator: 0)
!9273 = !DILocation(line: 79, column: 1, scope: !9272)
!9274 = !DILocation(line: 875, column: 11, scope: !9269)
!9275 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hdeffd2599f1e2cf1E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9276)
!9276 = !{!9277}
!9277 = !DILocalVariable(name: "self", arg: 1, scope: !9278, file: !8123, line: 79, type: !8692)
!9278 = !DILexicalBlockFile(scope: !9275, file: !8123, discriminator: 0)
!9279 = !DILocation(line: 79, column: 1, scope: !9278)
!9280 = !DILocation(line: 875, column: 11, scope: !9275)
!9281 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17he161d523edcfa94fE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9282)
!9282 = !{!9283}
!9283 = !DILocalVariable(name: "self", arg: 1, scope: !9284, file: !8123, line: 79, type: !8692)
!9284 = !DILexicalBlockFile(scope: !9281, file: !8123, discriminator: 0)
!9285 = !DILocation(line: 79, column: 1, scope: !9284)
!9286 = !DILocation(line: 875, column: 11, scope: !9281)
!9287 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h044e2a2e739d70baE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9288)
!9288 = !{!9289}
!9289 = !DILocalVariable(name: "self", arg: 1, scope: !9290, file: !8123, line: 79, type: !8692)
!9290 = !DILexicalBlockFile(scope: !9287, file: !8123, discriminator: 0)
!9291 = !DILocation(line: 79, column: 1, scope: !9290)
!9292 = !DILocation(line: 875, column: 11, scope: !9287)
!9293 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h55d8097cef2fafe1E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9294)
!9294 = !{!9295}
!9295 = !DILocalVariable(name: "self", arg: 1, scope: !9296, file: !8123, line: 79, type: !8692)
!9296 = !DILexicalBlockFile(scope: !9293, file: !8123, discriminator: 0)
!9297 = !DILocation(line: 79, column: 1, scope: !9296)
!9298 = !DILocation(line: 875, column: 11, scope: !9293)
!9299 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h0c5e22a6789731feE", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9300)
!9300 = !{!9301}
!9301 = !DILocalVariable(name: "self", arg: 1, scope: !9302, file: !8123, line: 79, type: !8692)
!9302 = !DILexicalBlockFile(scope: !9299, file: !8123, discriminator: 0)
!9303 = !DILocation(line: 79, column: 1, scope: !9302)
!9304 = !DILocation(line: 875, column: 11, scope: !9299)
!9305 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h173837ffb871b529E", scope: !9158, file: !8136, line: 460, type: !9160, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9306)
!9306 = !{!9307}
!9307 = !DILocalVariable(name: "self", arg: 1, scope: !9308, file: !8123, line: 79, type: !8692)
!9308 = !DILexicalBlockFile(scope: !9305, file: !8123, discriminator: 0)
!9309 = !DILocation(line: 79, column: 1, scope: !9308)
!9310 = !DILocation(line: 875, column: 11, scope: !9305)
!9311 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h95d9770630173525E", scope: !9312, file: !4951, line: 31, type: !9313, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9317)
!9312 = !DINamespace(name: "{impl#8}", scope: !778)
!9313 = !DISubroutineType(types: !9314)
!9314 = !{!188, !9315, !206}
!9315 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9316, size: 64, align: 64, dwarfAddressSpace: 0)
!9316 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !778, file: !2, align: 8, elements: !25, identifier: "be7776b718a519d158d0644a6518ca2")
!9317 = !{!9318, !9319}
!9318 = !DILocalVariable(name: "self", arg: 1, scope: !9311, file: !4951, line: 31, type: !9315)
!9319 = !DILocalVariable(name: "f", arg: 2, scope: !9311, file: !4951, line: 31, type: !206)
!9320 = !DILocation(line: 31, column: 18, scope: !9311)
!9321 = !DILocation(line: 31, column: 23, scope: !9311)
!9322 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17hbece1cdd808832deE", scope: !9323, file: !4951, line: 31, type: !9324, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9328)
!9323 = !DINamespace(name: "{impl#10}", scope: !778)
!9324 = !DISubroutineType(types: !9325)
!9325 = !{!188, !9326, !206}
!9326 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9327, size: 64, align: 64, dwarfAddressSpace: 0)
!9327 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !778, file: !2, align: 8, elements: !25, identifier: "9554f90ec66e831d40c51e83b5c603")
!9328 = !{!9329, !9330}
!9329 = !DILocalVariable(name: "self", arg: 1, scope: !9322, file: !4951, line: 31, type: !9326)
!9330 = !DILocalVariable(name: "f", arg: 2, scope: !9322, file: !4951, line: 31, type: !206)
!9331 = !DILocation(line: 31, column: 18, scope: !9322)
!9332 = !DILocation(line: 31, column: 23, scope: !9322)
!9333 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h456d3ebcb01fdde4E", scope: !9334, file: !4951, line: 31, type: !9335, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9339)
!9334 = !DINamespace(name: "{impl#12}", scope: !778)
!9335 = !DISubroutineType(types: !9336)
!9336 = !{!188, !9337, !206}
!9337 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9338, size: 64, align: 64, dwarfAddressSpace: 0)
!9338 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !778, file: !2, align: 8, elements: !25, identifier: "b53142012fc852c7e9f86ff231637afd")
!9339 = !{!9340, !9341}
!9340 = !DILocalVariable(name: "self", arg: 1, scope: !9333, file: !4951, line: 31, type: !9337)
!9341 = !DILocalVariable(name: "f", arg: 2, scope: !9333, file: !4951, line: 31, type: !206)
!9342 = !DILocation(line: 31, column: 18, scope: !9333)
!9343 = !DILocation(line: 31, column: 23, scope: !9333)
!9344 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h5cd5d48418cc98f4E", scope: !9345, file: !4951, line: 31, type: !9346, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9350)
!9345 = !DINamespace(name: "{impl#14}", scope: !778)
!9346 = !DISubroutineType(types: !9347)
!9347 = !{!188, !9348, !206}
!9348 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9349, size: 64, align: 64, dwarfAddressSpace: 0)
!9349 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !778, file: !2, align: 8, elements: !25, identifier: "f6bd901d6a5ae470a4cc921dfaad11ce")
!9350 = !{!9351, !9352}
!9351 = !DILocalVariable(name: "self", arg: 1, scope: !9344, file: !4951, line: 31, type: !9348)
!9352 = !DILocalVariable(name: "f", arg: 2, scope: !9344, file: !4951, line: 31, type: !206)
!9353 = !DILocation(line: 31, column: 18, scope: !9344)
!9354 = !DILocation(line: 31, column: 23, scope: !9344)
!9355 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17hfcd08ab6b33d7813E", scope: !9356, file: !4951, line: 63, type: !9357, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9360)
!9356 = !DINamespace(name: "{impl#17}", scope: !778)
!9357 = !DISubroutineType(types: !9358)
!9358 = !{!188, !9359, !206}
!9359 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!9360 = !{!9361, !9362}
!9361 = !DILocalVariable(name: "self", arg: 1, scope: !9355, file: !4951, line: 63, type: !9359)
!9362 = !DILocalVariable(name: "f", arg: 2, scope: !9355, file: !4951, line: 63, type: !206)
!9363 = !DILocation(line: 63, column: 23, scope: !9355)
!9364 = !DILocation(line: 63, column: 27, scope: !9355)
!9365 = !DILocation(line: 63, column: 28, scope: !9355)
!9366 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e8265ed5834fda2E", scope: !9367, file: !4951, line: 107, type: !9368, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9372)
!9367 = !DINamespace(name: "{impl#22}", scope: !778)
!9368 = !DISubroutineType(types: !9369)
!9369 = !{!188, !9370, !206}
!9370 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9371, size: 64, align: 64, dwarfAddressSpace: 0)
!9371 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !778, file: !2, align: 8, elements: !25, identifier: "b5080a60634882de8aad6a54d4964e3a")
!9372 = !{!9373, !9374}
!9373 = !DILocalVariable(name: "self", arg: 1, scope: !9366, file: !4951, line: 107, type: !9370)
!9374 = !DILocalVariable(name: "f", arg: 2, scope: !9366, file: !4951, line: 107, type: !206)
!9375 = !DILocation(line: 107, column: 10, scope: !9366)
!9376 = !DILocation(line: 107, column: 15, scope: !9366)
!9377 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b8ba74eda9076b1E", scope: !9378, file: !8136, line: 434, type: !9379, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9382)
!9378 = !DINamespace(name: "{impl#32}", scope: !778)
!9379 = !DISubroutineType(types: !9380)
!9380 = !{!188, !9381, !206}
!9381 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5001, size: 64, align: 64, dwarfAddressSpace: 0)
!9382 = !{!9383, !9384, !9385, !9387, !9389, !9391, !9393, !9395, !9397, !9399, !9401, !9403, !9405, !9407, !9409, !9411, !9413, !9415, !9417, !9419, !9421, !9423, !9425, !9427, !9429, !9431, !9433, !9435, !9437, !9439, !9441, !9443, !9445, !9447, !9449, !9451, !9453, !9455, !9457, !9459, !9461, !9463, !9465, !9467, !9469, !9471, !9473, !9475}
!9383 = !DILocalVariable(name: "self", arg: 1, scope: !9377, file: !8136, line: 434, type: !9381)
!9384 = !DILocalVariable(name: "f", arg: 2, scope: !9377, file: !8136, line: 434, type: !206)
!9385 = !DILocalVariable(name: "first", scope: !9386, file: !8136, line: 471, type: !306, align: 1)
!9386 = distinct !DILexicalBlock(scope: !9377, file: !8136, line: 471, column: 17)
!9387 = !DILocalVariable(name: "residual", scope: !9388, file: !8136, line: 475, type: !8151, align: 1)
!9388 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9389 = !DILocalVariable(name: "val", scope: !9390, file: !8136, line: 475, type: !7, align: 1)
!9390 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9391 = !DILocalVariable(name: "residual", scope: !9392, file: !8136, line: 478, type: !8151, align: 1)
!9392 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9393 = !DILocalVariable(name: "val", scope: !9394, file: !8136, line: 478, type: !7, align: 1)
!9394 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9395 = !DILocalVariable(name: "residual", scope: !9396, file: !8136, line: 475, type: !8151, align: 1)
!9396 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9397 = !DILocalVariable(name: "val", scope: !9398, file: !8136, line: 475, type: !7, align: 1)
!9398 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9399 = !DILocalVariable(name: "residual", scope: !9400, file: !8136, line: 478, type: !8151, align: 1)
!9400 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9401 = !DILocalVariable(name: "val", scope: !9402, file: !8136, line: 478, type: !7, align: 1)
!9402 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9403 = !DILocalVariable(name: "residual", scope: !9404, file: !8136, line: 475, type: !8151, align: 1)
!9404 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9405 = !DILocalVariable(name: "val", scope: !9406, file: !8136, line: 475, type: !7, align: 1)
!9406 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9407 = !DILocalVariable(name: "residual", scope: !9408, file: !8136, line: 478, type: !8151, align: 1)
!9408 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9409 = !DILocalVariable(name: "val", scope: !9410, file: !8136, line: 478, type: !7, align: 1)
!9410 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9411 = !DILocalVariable(name: "residual", scope: !9412, file: !8136, line: 475, type: !8151, align: 1)
!9412 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9413 = !DILocalVariable(name: "val", scope: !9414, file: !8136, line: 475, type: !7, align: 1)
!9414 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9415 = !DILocalVariable(name: "residual", scope: !9416, file: !8136, line: 478, type: !8151, align: 1)
!9416 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9417 = !DILocalVariable(name: "val", scope: !9418, file: !8136, line: 478, type: !7, align: 1)
!9418 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9419 = !DILocalVariable(name: "residual", scope: !9420, file: !8136, line: 475, type: !8151, align: 1)
!9420 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9421 = !DILocalVariable(name: "val", scope: !9422, file: !8136, line: 475, type: !7, align: 1)
!9422 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9423 = !DILocalVariable(name: "residual", scope: !9424, file: !8136, line: 478, type: !8151, align: 1)
!9424 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9425 = !DILocalVariable(name: "val", scope: !9426, file: !8136, line: 478, type: !7, align: 1)
!9426 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9427 = !DILocalVariable(name: "residual", scope: !9428, file: !8136, line: 475, type: !8151, align: 1)
!9428 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9429 = !DILocalVariable(name: "val", scope: !9430, file: !8136, line: 475, type: !7, align: 1)
!9430 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9431 = !DILocalVariable(name: "residual", scope: !9432, file: !8136, line: 478, type: !8151, align: 1)
!9432 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9433 = !DILocalVariable(name: "val", scope: !9434, file: !8136, line: 478, type: !7, align: 1)
!9434 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9435 = !DILocalVariable(name: "residual", scope: !9436, file: !8136, line: 475, type: !8151, align: 1)
!9436 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9437 = !DILocalVariable(name: "val", scope: !9438, file: !8136, line: 475, type: !7, align: 1)
!9438 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9439 = !DILocalVariable(name: "residual", scope: !9440, file: !8136, line: 478, type: !8151, align: 1)
!9440 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9441 = !DILocalVariable(name: "val", scope: !9442, file: !8136, line: 478, type: !7, align: 1)
!9442 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9443 = !DILocalVariable(name: "residual", scope: !9444, file: !8136, line: 475, type: !8151, align: 1)
!9444 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9445 = !DILocalVariable(name: "val", scope: !9446, file: !8136, line: 475, type: !7, align: 1)
!9446 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9447 = !DILocalVariable(name: "residual", scope: !9448, file: !8136, line: 478, type: !8151, align: 1)
!9448 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9449 = !DILocalVariable(name: "val", scope: !9450, file: !8136, line: 478, type: !7, align: 1)
!9450 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9451 = !DILocalVariable(name: "residual", scope: !9452, file: !8136, line: 475, type: !8151, align: 1)
!9452 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 47)
!9453 = !DILocalVariable(name: "val", scope: !9454, file: !8136, line: 475, type: !7, align: 1)
!9454 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 475, column: 29)
!9455 = !DILocalVariable(name: "residual", scope: !9456, file: !8136, line: 478, type: !8151, align: 1)
!9456 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 70)
!9457 = !DILocalVariable(name: "val", scope: !9458, file: !8136, line: 478, type: !7, align: 1)
!9458 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 478, column: 25)
!9459 = !DILocalVariable(name: "extra_bits", scope: !9460, file: !8136, line: 481, type: !49, align: 8)
!9460 = distinct !DILexicalBlock(scope: !9386, file: !8136, line: 481, column: 17)
!9461 = !DILocalVariable(name: "residual", scope: !9462, file: !8136, line: 484, type: !8151, align: 1)
!9462 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 484, column: 43)
!9463 = !DILocalVariable(name: "val", scope: !9464, file: !8136, line: 484, type: !7, align: 1)
!9464 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 484, column: 25)
!9465 = !DILocalVariable(name: "residual", scope: !9466, file: !8136, line: 487, type: !8151, align: 1)
!9466 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 487, column: 38)
!9467 = !DILocalVariable(name: "val", scope: !9468, file: !8136, line: 487, type: !7, align: 1)
!9468 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 487, column: 21)
!9469 = !DILocalVariable(name: "residual", scope: !9470, file: !8136, line: 488, type: !8151, align: 1)
!9470 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 488, column: 70)
!9471 = !DILocalVariable(name: "val", scope: !9472, file: !8136, line: 488, type: !7, align: 1)
!9472 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 488, column: 21)
!9473 = !DILocalVariable(name: "residual", scope: !9474, file: !8136, line: 491, type: !8151, align: 1)
!9474 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 491, column: 43)
!9475 = !DILocalVariable(name: "val", scope: !9476, file: !8136, line: 491, type: !7, align: 1)
!9476 = distinct !DILexicalBlock(scope: !9460, file: !8136, line: 491, column: 21)
!9477 = !DILocation(line: 475, column: 47, scope: !9388)
!9478 = !DILocation(line: 475, column: 29, scope: !9390)
!9479 = !DILocation(line: 478, column: 70, scope: !9392)
!9480 = !DILocation(line: 478, column: 25, scope: !9394)
!9481 = !DILocation(line: 475, column: 47, scope: !9396)
!9482 = !DILocation(line: 475, column: 29, scope: !9398)
!9483 = !DILocation(line: 478, column: 70, scope: !9400)
!9484 = !DILocation(line: 478, column: 25, scope: !9402)
!9485 = !DILocation(line: 475, column: 47, scope: !9404)
!9486 = !DILocation(line: 475, column: 29, scope: !9406)
!9487 = !DILocation(line: 478, column: 70, scope: !9408)
!9488 = !DILocation(line: 478, column: 25, scope: !9410)
!9489 = !DILocation(line: 475, column: 47, scope: !9412)
!9490 = !DILocation(line: 475, column: 29, scope: !9414)
!9491 = !DILocation(line: 478, column: 70, scope: !9416)
!9492 = !DILocation(line: 478, column: 25, scope: !9418)
!9493 = !DILocation(line: 475, column: 47, scope: !9420)
!9494 = !DILocation(line: 475, column: 29, scope: !9422)
!9495 = !DILocation(line: 478, column: 70, scope: !9424)
!9496 = !DILocation(line: 478, column: 25, scope: !9426)
!9497 = !DILocation(line: 475, column: 47, scope: !9428)
!9498 = !DILocation(line: 475, column: 29, scope: !9430)
!9499 = !DILocation(line: 478, column: 70, scope: !9432)
!9500 = !DILocation(line: 478, column: 25, scope: !9434)
!9501 = !DILocation(line: 475, column: 47, scope: !9436)
!9502 = !DILocation(line: 475, column: 29, scope: !9438)
!9503 = !DILocation(line: 478, column: 70, scope: !9440)
!9504 = !DILocation(line: 478, column: 25, scope: !9442)
!9505 = !DILocation(line: 475, column: 47, scope: !9444)
!9506 = !DILocation(line: 475, column: 29, scope: !9446)
!9507 = !DILocation(line: 478, column: 70, scope: !9448)
!9508 = !DILocation(line: 478, column: 25, scope: !9450)
!9509 = !DILocation(line: 475, column: 47, scope: !9452)
!9510 = !DILocation(line: 475, column: 29, scope: !9454)
!9511 = !DILocation(line: 478, column: 70, scope: !9456)
!9512 = !DILocation(line: 478, column: 25, scope: !9458)
!9513 = !DILocation(line: 484, column: 43, scope: !9462)
!9514 = !DILocation(line: 484, column: 25, scope: !9464)
!9515 = !DILocation(line: 487, column: 38, scope: !9466)
!9516 = !DILocation(line: 487, column: 21, scope: !9468)
!9517 = !DILocation(line: 488, column: 70, scope: !9470)
!9518 = !DILocation(line: 488, column: 21, scope: !9472)
!9519 = !DILocation(line: 491, column: 43, scope: !9474)
!9520 = !DILocation(line: 491, column: 21, scope: !9476)
!9521 = !DILocation(line: 434, column: 20, scope: !9377)
!9522 = !DILocation(line: 434, column: 27, scope: !9377)
!9523 = !DILocation(line: 471, column: 21, scope: !9386)
!9524 = !DILocation(line: 481, column: 21, scope: !9460)
!9525 = !DILocation(line: 471, column: 33, scope: !9377)
!9526 = !DILocation(line: 473, column: 46, scope: !9386)
!9527 = !DILocation(line: 474, column: 29, scope: !9386)
!9528 = !DILocation(line: 474, column: 28, scope: !9386)
!9529 = !DILocation(line: 477, column: 25, scope: !9386)
!9530 = !DILocation(line: 478, column: 25, scope: !9386)
!9531 = !DILocation(line: 475, column: 29, scope: !9386)
!9532 = !DILocation(line: 475, column: 29, scope: !9388)
!9533 = !DILocation(line: 494, column: 14, scope: !9377)
!9534 = !DILocation(line: 478, column: 25, scope: !9392)
!9535 = !DILocation(line: 475, column: 29, scope: !9396)
!9536 = !DILocation(line: 478, column: 25, scope: !9400)
!9537 = !DILocation(line: 475, column: 29, scope: !9404)
!9538 = !DILocation(line: 478, column: 25, scope: !9408)
!9539 = !DILocation(line: 475, column: 29, scope: !9412)
!9540 = !DILocation(line: 478, column: 25, scope: !9416)
!9541 = !DILocation(line: 475, column: 29, scope: !9420)
!9542 = !DILocation(line: 478, column: 25, scope: !9424)
!9543 = !DILocation(line: 475, column: 29, scope: !9428)
!9544 = !DILocation(line: 478, column: 25, scope: !9432)
!9545 = !DILocation(line: 475, column: 29, scope: !9436)
!9546 = !DILocation(line: 478, column: 25, scope: !9440)
!9547 = !DILocation(line: 475, column: 29, scope: !9444)
!9548 = !DILocation(line: 478, column: 25, scope: !9448)
!9549 = !DILocation(line: 481, column: 34, scope: !9386)
!9550 = !DILocation(line: 481, column: 47, scope: !9386)
!9551 = !DILocation(line: 481, column: 46, scope: !9386)
!9552 = !DILocation(line: 482, column: 20, scope: !9460)
!9553 = !DILocation(line: 475, column: 29, scope: !9452)
!9554 = !DILocation(line: 478, column: 25, scope: !9456)
!9555 = !DILocation(line: 490, column: 20, scope: !9460)
!9556 = !DILocation(line: 483, column: 25, scope: !9460)
!9557 = !DILocation(line: 483, column: 24, scope: !9460)
!9558 = !DILocation(line: 486, column: 21, scope: !9460)
!9559 = !DILocation(line: 487, column: 21, scope: !9460)
!9560 = !DILocation(line: 484, column: 25, scope: !9460)
!9561 = !DILocation(line: 484, column: 25, scope: !9462)
!9562 = !DILocation(line: 488, column: 21, scope: !9460)
!9563 = !DILocation(line: 487, column: 21, scope: !9466)
!9564 = !DILocation(line: 488, column: 21, scope: !9470)
!9565 = !DILocation(line: 493, column: 17, scope: !9460)
!9566 = !DILocation(line: 491, column: 21, scope: !9460)
!9567 = !DILocation(line: 491, column: 21, scope: !9474)
!9568 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb9b3bdab3b92660aE", scope: !9569, file: !8136, line: 497, type: !9379, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9570)
!9569 = !DINamespace(name: "{impl#33}", scope: !778)
!9570 = !{!9571, !9572}
!9571 = !DILocalVariable(name: "self", arg: 1, scope: !9568, file: !8136, line: 497, type: !9381)
!9572 = !DILocalVariable(name: "f", arg: 2, scope: !9568, file: !8136, line: 497, type: !206)
!9573 = !DILocation(line: 497, column: 20, scope: !9568)
!9574 = !DILocation(line: 497, column: 27, scope: !9568)
!9575 = !DILocation(line: 498, column: 17, scope: !9568)
!9576 = !DILocation(line: 499, column: 14, scope: !9568)
!9577 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbe1fc0175aca9f40E", scope: !9578, file: !8136, line: 502, type: !9379, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9579)
!9578 = !DINamespace(name: "{impl#34}", scope: !778)
!9579 = !{!9580, !9581}
!9580 = !DILocalVariable(name: "self", arg: 1, scope: !9577, file: !8136, line: 502, type: !9381)
!9581 = !DILocalVariable(name: "f", arg: 2, scope: !9577, file: !8136, line: 502, type: !206)
!9582 = !DILocation(line: 502, column: 20, scope: !9577)
!9583 = !DILocation(line: 502, column: 27, scope: !9577)
!9584 = !DILocation(line: 503, column: 17, scope: !9577)
!9585 = !DILocation(line: 504, column: 14, scope: !9577)
!9586 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb54deeaf75fec6d0E", scope: !9587, file: !8136, line: 507, type: !9379, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9588)
!9587 = !DINamespace(name: "{impl#35}", scope: !778)
!9588 = !{!9589, !9590}
!9589 = !DILocalVariable(name: "self", arg: 1, scope: !9586, file: !8136, line: 507, type: !9381)
!9590 = !DILocalVariable(name: "f", arg: 2, scope: !9586, file: !8136, line: 507, type: !206)
!9591 = !DILocation(line: 507, column: 20, scope: !9586)
!9592 = !DILocation(line: 507, column: 27, scope: !9586)
!9593 = !DILocation(line: 508, column: 17, scope: !9586)
!9594 = !DILocation(line: 509, column: 14, scope: !9586)
!9595 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17ha1d197a5d9de1b3cE", scope: !9596, file: !8136, line: 512, type: !9379, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9597)
!9596 = !DINamespace(name: "{impl#36}", scope: !778)
!9597 = !{!9598, !9599}
!9598 = !DILocalVariable(name: "self", arg: 1, scope: !9595, file: !8136, line: 512, type: !9381)
!9599 = !DILocalVariable(name: "f", arg: 2, scope: !9595, file: !8136, line: 512, type: !206)
!9600 = !DILocation(line: 512, column: 20, scope: !9595)
!9601 = !DILocation(line: 512, column: 27, scope: !9595)
!9602 = !DILocation(line: 513, column: 17, scope: !9595)
!9603 = !DILocation(line: 514, column: 14, scope: !9595)
!9604 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h94060cf051693aabE", scope: !5001, file: !8136, line: 532, type: !9605, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !9607, retainedNodes: !25)
!9605 = !DISubroutineType(types: !9606)
!9606 = !{!5001}
!9607 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h94060cf051693aabE", scope: !5001, file: !8136, line: 532, type: !9605, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!9608 = !DILocation(line: 533, column: 17, scope: !9604)
!9609 = !DILocation(line: 541, column: 14, scope: !9604)
!9610 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h3245416dad0208e1E", scope: !5001, file: !8136, line: 545, type: !9611, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !9613, retainedNodes: !9614)
!9611 = !DISubroutineType(types: !9612)
!9612 = !{!49, !9381}
!9613 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h3245416dad0208e1E", scope: !5001, file: !8136, line: 545, type: !9611, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!9614 = !{!9615}
!9615 = !DILocalVariable(name: "self", arg: 1, scope: !9610, file: !8136, line: 545, type: !9381)
!9616 = !DILocation(line: 545, column: 31, scope: !9610)
!9617 = !DILocation(line: 546, column: 17, scope: !9610)
!9618 = !DILocation(line: 547, column: 14, scope: !9610)
!9619 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h96f441df736f0102E", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9624)
!9620 = !DINamespace(name: "{impl#0}", scope: !9621)
!9621 = !DINamespace(name: "fmt", scope: !9378)
!9622 = !DISubroutineType(types: !9623)
!9623 = !{!306, !9381}
!9624 = !{!9625}
!9625 = !DILocalVariable(name: "self", arg: 1, scope: !9626, file: !4951, line: 110, type: !9381)
!9626 = !DILexicalBlockFile(scope: !9619, file: !4951, discriminator: 0)
!9627 = !DILocation(line: 110, column: 1, scope: !9626)
!9628 = !DILocation(line: 875, column: 11, scope: !9619)
!9629 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h223a800ef0bc524eE", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9630)
!9630 = !{!9631}
!9631 = !DILocalVariable(name: "self", arg: 1, scope: !9632, file: !4951, line: 110, type: !9381)
!9632 = !DILexicalBlockFile(scope: !9629, file: !4951, discriminator: 0)
!9633 = !DILocation(line: 110, column: 1, scope: !9632)
!9634 = !DILocation(line: 875, column: 11, scope: !9629)
!9635 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217he6c93f91c07543a8E", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9636)
!9636 = !{!9637}
!9637 = !DILocalVariable(name: "self", arg: 1, scope: !9638, file: !4951, line: 110, type: !9381)
!9638 = !DILexicalBlockFile(scope: !9635, file: !4951, discriminator: 0)
!9639 = !DILocation(line: 110, column: 1, scope: !9638)
!9640 = !DILocation(line: 875, column: 11, scope: !9635)
!9641 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h5a0e493f89546a4cE", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9642)
!9642 = !{!9643}
!9643 = !DILocalVariable(name: "self", arg: 1, scope: !9644, file: !4951, line: 110, type: !9381)
!9644 = !DILexicalBlockFile(scope: !9641, file: !4951, discriminator: 0)
!9645 = !DILocation(line: 110, column: 1, scope: !9644)
!9646 = !DILocation(line: 875, column: 11, scope: !9641)
!9647 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h14b01fd281a12e5eE", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9648)
!9648 = !{!9649}
!9649 = !DILocalVariable(name: "self", arg: 1, scope: !9650, file: !4951, line: 110, type: !9381)
!9650 = !DILexicalBlockFile(scope: !9647, file: !4951, discriminator: 0)
!9651 = !DILocation(line: 110, column: 1, scope: !9650)
!9652 = !DILocation(line: 875, column: 11, scope: !9647)
!9653 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17hf0e9e55e9f69fc62E", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9654)
!9654 = !{!9655}
!9655 = !DILocalVariable(name: "self", arg: 1, scope: !9656, file: !4951, line: 110, type: !9381)
!9656 = !DILexicalBlockFile(scope: !9653, file: !4951, discriminator: 0)
!9657 = !DILocation(line: 110, column: 1, scope: !9656)
!9658 = !DILocation(line: 875, column: 11, scope: !9653)
!9659 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hd840f078e9802b1bE", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9660)
!9660 = !{!9661}
!9661 = !DILocalVariable(name: "self", arg: 1, scope: !9662, file: !4951, line: 110, type: !9381)
!9662 = !DILexicalBlockFile(scope: !9659, file: !4951, discriminator: 0)
!9663 = !DILocation(line: 110, column: 1, scope: !9662)
!9664 = !DILocation(line: 875, column: 11, scope: !9659)
!9665 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h994ea864fa4fbe74E", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9666)
!9666 = !{!9667}
!9667 = !DILocalVariable(name: "self", arg: 1, scope: !9668, file: !4951, line: 110, type: !9381)
!9668 = !DILexicalBlockFile(scope: !9665, file: !4951, discriminator: 0)
!9669 = !DILocation(line: 110, column: 1, scope: !9668)
!9670 = !DILocation(line: 875, column: 11, scope: !9665)
!9671 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17h5346388f6c430fd1E", scope: !9620, file: !8136, line: 460, type: !9622, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9672)
!9672 = !{!9673}
!9673 = !DILocalVariable(name: "self", arg: 1, scope: !9674, file: !4951, line: 110, type: !9381)
!9674 = !DILexicalBlockFile(scope: !9671, file: !4951, discriminator: 0)
!9675 = !DILocation(line: 110, column: 1, scope: !9674)
!9676 = !DILocation(line: 875, column: 11, scope: !9671)
!9677 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha9fa7ff28cfbeeb2E", scope: !9678, file: !8136, line: 434, type: !9679, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9682)
!9678 = !DINamespace(name: "{impl#58}", scope: !778)
!9679 = !DISubroutineType(types: !9680)
!9680 = !{!188, !9681, !206}
!9681 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5018, size: 64, align: 64, dwarfAddressSpace: 0)
!9682 = !{!9683, !9684, !9685, !9687, !9689, !9691, !9693, !9695, !9697, !9699, !9701, !9703, !9705, !9707, !9709, !9711, !9713, !9715, !9717, !9719, !9721, !9723, !9725, !9727, !9729, !9731, !9733, !9735, !9737, !9739, !9741, !9743, !9745, !9747, !9749, !9751, !9753, !9755, !9757, !9759, !9761, !9763, !9765, !9767, !9769, !9771, !9773, !9775, !9777, !9779, !9781, !9783, !9785, !9787, !9789, !9791, !9793, !9795, !9797, !9799}
!9683 = !DILocalVariable(name: "self", arg: 1, scope: !9677, file: !8136, line: 434, type: !9681)
!9684 = !DILocalVariable(name: "f", arg: 2, scope: !9677, file: !8136, line: 434, type: !206)
!9685 = !DILocalVariable(name: "first", scope: !9686, file: !8136, line: 471, type: !306, align: 1)
!9686 = distinct !DILexicalBlock(scope: !9677, file: !8136, line: 471, column: 17)
!9687 = !DILocalVariable(name: "residual", scope: !9688, file: !8136, line: 475, type: !8151, align: 1)
!9688 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9689 = !DILocalVariable(name: "val", scope: !9690, file: !8136, line: 475, type: !7, align: 1)
!9690 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9691 = !DILocalVariable(name: "residual", scope: !9692, file: !8136, line: 478, type: !8151, align: 1)
!9692 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9693 = !DILocalVariable(name: "val", scope: !9694, file: !8136, line: 478, type: !7, align: 1)
!9694 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9695 = !DILocalVariable(name: "residual", scope: !9696, file: !8136, line: 475, type: !8151, align: 1)
!9696 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9697 = !DILocalVariable(name: "val", scope: !9698, file: !8136, line: 475, type: !7, align: 1)
!9698 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9699 = !DILocalVariable(name: "residual", scope: !9700, file: !8136, line: 478, type: !8151, align: 1)
!9700 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9701 = !DILocalVariable(name: "val", scope: !9702, file: !8136, line: 478, type: !7, align: 1)
!9702 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9703 = !DILocalVariable(name: "residual", scope: !9704, file: !8136, line: 475, type: !8151, align: 1)
!9704 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9705 = !DILocalVariable(name: "val", scope: !9706, file: !8136, line: 475, type: !7, align: 1)
!9706 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9707 = !DILocalVariable(name: "residual", scope: !9708, file: !8136, line: 478, type: !8151, align: 1)
!9708 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9709 = !DILocalVariable(name: "val", scope: !9710, file: !8136, line: 478, type: !7, align: 1)
!9710 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9711 = !DILocalVariable(name: "residual", scope: !9712, file: !8136, line: 475, type: !8151, align: 1)
!9712 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9713 = !DILocalVariable(name: "val", scope: !9714, file: !8136, line: 475, type: !7, align: 1)
!9714 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9715 = !DILocalVariable(name: "residual", scope: !9716, file: !8136, line: 478, type: !8151, align: 1)
!9716 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9717 = !DILocalVariable(name: "val", scope: !9718, file: !8136, line: 478, type: !7, align: 1)
!9718 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9719 = !DILocalVariable(name: "residual", scope: !9720, file: !8136, line: 475, type: !8151, align: 1)
!9720 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9721 = !DILocalVariable(name: "val", scope: !9722, file: !8136, line: 475, type: !7, align: 1)
!9722 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9723 = !DILocalVariable(name: "residual", scope: !9724, file: !8136, line: 478, type: !8151, align: 1)
!9724 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9725 = !DILocalVariable(name: "val", scope: !9726, file: !8136, line: 478, type: !7, align: 1)
!9726 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9727 = !DILocalVariable(name: "residual", scope: !9728, file: !8136, line: 475, type: !8151, align: 1)
!9728 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9729 = !DILocalVariable(name: "val", scope: !9730, file: !8136, line: 475, type: !7, align: 1)
!9730 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9731 = !DILocalVariable(name: "residual", scope: !9732, file: !8136, line: 478, type: !8151, align: 1)
!9732 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9733 = !DILocalVariable(name: "val", scope: !9734, file: !8136, line: 478, type: !7, align: 1)
!9734 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9735 = !DILocalVariable(name: "residual", scope: !9736, file: !8136, line: 475, type: !8151, align: 1)
!9736 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9737 = !DILocalVariable(name: "val", scope: !9738, file: !8136, line: 475, type: !7, align: 1)
!9738 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9739 = !DILocalVariable(name: "residual", scope: !9740, file: !8136, line: 478, type: !8151, align: 1)
!9740 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9741 = !DILocalVariable(name: "val", scope: !9742, file: !8136, line: 478, type: !7, align: 1)
!9742 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9743 = !DILocalVariable(name: "residual", scope: !9744, file: !8136, line: 475, type: !8151, align: 1)
!9744 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9745 = !DILocalVariable(name: "val", scope: !9746, file: !8136, line: 475, type: !7, align: 1)
!9746 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9747 = !DILocalVariable(name: "residual", scope: !9748, file: !8136, line: 478, type: !8151, align: 1)
!9748 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9749 = !DILocalVariable(name: "val", scope: !9750, file: !8136, line: 478, type: !7, align: 1)
!9750 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9751 = !DILocalVariable(name: "residual", scope: !9752, file: !8136, line: 475, type: !8151, align: 1)
!9752 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9753 = !DILocalVariable(name: "val", scope: !9754, file: !8136, line: 475, type: !7, align: 1)
!9754 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9755 = !DILocalVariable(name: "residual", scope: !9756, file: !8136, line: 478, type: !8151, align: 1)
!9756 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9757 = !DILocalVariable(name: "val", scope: !9758, file: !8136, line: 478, type: !7, align: 1)
!9758 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9759 = !DILocalVariable(name: "residual", scope: !9760, file: !8136, line: 475, type: !8151, align: 1)
!9760 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9761 = !DILocalVariable(name: "val", scope: !9762, file: !8136, line: 475, type: !7, align: 1)
!9762 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9763 = !DILocalVariable(name: "residual", scope: !9764, file: !8136, line: 478, type: !8151, align: 1)
!9764 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9765 = !DILocalVariable(name: "val", scope: !9766, file: !8136, line: 478, type: !7, align: 1)
!9766 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9767 = !DILocalVariable(name: "residual", scope: !9768, file: !8136, line: 475, type: !8151, align: 1)
!9768 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9769 = !DILocalVariable(name: "val", scope: !9770, file: !8136, line: 475, type: !7, align: 1)
!9770 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9771 = !DILocalVariable(name: "residual", scope: !9772, file: !8136, line: 478, type: !8151, align: 1)
!9772 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9773 = !DILocalVariable(name: "val", scope: !9774, file: !8136, line: 478, type: !7, align: 1)
!9774 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9775 = !DILocalVariable(name: "residual", scope: !9776, file: !8136, line: 475, type: !8151, align: 1)
!9776 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 47)
!9777 = !DILocalVariable(name: "val", scope: !9778, file: !8136, line: 475, type: !7, align: 1)
!9778 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 475, column: 29)
!9779 = !DILocalVariable(name: "residual", scope: !9780, file: !8136, line: 478, type: !8151, align: 1)
!9780 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 70)
!9781 = !DILocalVariable(name: "val", scope: !9782, file: !8136, line: 478, type: !7, align: 1)
!9782 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 478, column: 25)
!9783 = !DILocalVariable(name: "extra_bits", scope: !9784, file: !8136, line: 481, type: !49, align: 8)
!9784 = distinct !DILexicalBlock(scope: !9686, file: !8136, line: 481, column: 17)
!9785 = !DILocalVariable(name: "residual", scope: !9786, file: !8136, line: 484, type: !8151, align: 1)
!9786 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 484, column: 43)
!9787 = !DILocalVariable(name: "val", scope: !9788, file: !8136, line: 484, type: !7, align: 1)
!9788 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 484, column: 25)
!9789 = !DILocalVariable(name: "residual", scope: !9790, file: !8136, line: 487, type: !8151, align: 1)
!9790 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 487, column: 38)
!9791 = !DILocalVariable(name: "val", scope: !9792, file: !8136, line: 487, type: !7, align: 1)
!9792 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 487, column: 21)
!9793 = !DILocalVariable(name: "residual", scope: !9794, file: !8136, line: 488, type: !8151, align: 1)
!9794 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 488, column: 70)
!9795 = !DILocalVariable(name: "val", scope: !9796, file: !8136, line: 488, type: !7, align: 1)
!9796 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 488, column: 21)
!9797 = !DILocalVariable(name: "residual", scope: !9798, file: !8136, line: 491, type: !8151, align: 1)
!9798 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 491, column: 43)
!9799 = !DILocalVariable(name: "val", scope: !9800, file: !8136, line: 491, type: !7, align: 1)
!9800 = distinct !DILexicalBlock(scope: !9784, file: !8136, line: 491, column: 21)
!9801 = !DILocation(line: 475, column: 47, scope: !9688)
!9802 = !DILocation(line: 475, column: 29, scope: !9690)
!9803 = !DILocation(line: 478, column: 70, scope: !9692)
!9804 = !DILocation(line: 478, column: 25, scope: !9694)
!9805 = !DILocation(line: 475, column: 47, scope: !9696)
!9806 = !DILocation(line: 475, column: 29, scope: !9698)
!9807 = !DILocation(line: 478, column: 70, scope: !9700)
!9808 = !DILocation(line: 478, column: 25, scope: !9702)
!9809 = !DILocation(line: 475, column: 47, scope: !9704)
!9810 = !DILocation(line: 475, column: 29, scope: !9706)
!9811 = !DILocation(line: 478, column: 70, scope: !9708)
!9812 = !DILocation(line: 478, column: 25, scope: !9710)
!9813 = !DILocation(line: 475, column: 47, scope: !9712)
!9814 = !DILocation(line: 475, column: 29, scope: !9714)
!9815 = !DILocation(line: 478, column: 70, scope: !9716)
!9816 = !DILocation(line: 478, column: 25, scope: !9718)
!9817 = !DILocation(line: 475, column: 47, scope: !9720)
!9818 = !DILocation(line: 475, column: 29, scope: !9722)
!9819 = !DILocation(line: 478, column: 70, scope: !9724)
!9820 = !DILocation(line: 478, column: 25, scope: !9726)
!9821 = !DILocation(line: 475, column: 47, scope: !9728)
!9822 = !DILocation(line: 475, column: 29, scope: !9730)
!9823 = !DILocation(line: 478, column: 70, scope: !9732)
!9824 = !DILocation(line: 478, column: 25, scope: !9734)
!9825 = !DILocation(line: 475, column: 47, scope: !9736)
!9826 = !DILocation(line: 475, column: 29, scope: !9738)
!9827 = !DILocation(line: 478, column: 70, scope: !9740)
!9828 = !DILocation(line: 478, column: 25, scope: !9742)
!9829 = !DILocation(line: 475, column: 47, scope: !9744)
!9830 = !DILocation(line: 475, column: 29, scope: !9746)
!9831 = !DILocation(line: 478, column: 70, scope: !9748)
!9832 = !DILocation(line: 478, column: 25, scope: !9750)
!9833 = !DILocation(line: 475, column: 47, scope: !9752)
!9834 = !DILocation(line: 475, column: 29, scope: !9754)
!9835 = !DILocation(line: 478, column: 70, scope: !9756)
!9836 = !DILocation(line: 478, column: 25, scope: !9758)
!9837 = !DILocation(line: 475, column: 47, scope: !9760)
!9838 = !DILocation(line: 475, column: 29, scope: !9762)
!9839 = !DILocation(line: 478, column: 70, scope: !9764)
!9840 = !DILocation(line: 478, column: 25, scope: !9766)
!9841 = !DILocation(line: 475, column: 47, scope: !9768)
!9842 = !DILocation(line: 475, column: 29, scope: !9770)
!9843 = !DILocation(line: 478, column: 70, scope: !9772)
!9844 = !DILocation(line: 478, column: 25, scope: !9774)
!9845 = !DILocation(line: 475, column: 47, scope: !9776)
!9846 = !DILocation(line: 475, column: 29, scope: !9778)
!9847 = !DILocation(line: 478, column: 70, scope: !9780)
!9848 = !DILocation(line: 478, column: 25, scope: !9782)
!9849 = !DILocation(line: 484, column: 43, scope: !9786)
!9850 = !DILocation(line: 484, column: 25, scope: !9788)
!9851 = !DILocation(line: 487, column: 38, scope: !9790)
!9852 = !DILocation(line: 487, column: 21, scope: !9792)
!9853 = !DILocation(line: 488, column: 70, scope: !9794)
!9854 = !DILocation(line: 488, column: 21, scope: !9796)
!9855 = !DILocation(line: 491, column: 43, scope: !9798)
!9856 = !DILocation(line: 491, column: 21, scope: !9800)
!9857 = !DILocation(line: 434, column: 20, scope: !9677)
!9858 = !DILocation(line: 434, column: 27, scope: !9677)
!9859 = !DILocation(line: 471, column: 21, scope: !9686)
!9860 = !DILocation(line: 481, column: 21, scope: !9784)
!9861 = !DILocation(line: 471, column: 33, scope: !9677)
!9862 = !DILocation(line: 473, column: 46, scope: !9686)
!9863 = !DILocation(line: 474, column: 29, scope: !9686)
!9864 = !DILocation(line: 474, column: 28, scope: !9686)
!9865 = !DILocation(line: 477, column: 25, scope: !9686)
!9866 = !DILocation(line: 478, column: 25, scope: !9686)
!9867 = !DILocation(line: 475, column: 29, scope: !9686)
!9868 = !DILocation(line: 475, column: 29, scope: !9688)
!9869 = !DILocation(line: 494, column: 14, scope: !9677)
!9870 = !DILocation(line: 478, column: 25, scope: !9692)
!9871 = !DILocation(line: 475, column: 29, scope: !9696)
!9872 = !DILocation(line: 478, column: 25, scope: !9700)
!9873 = !DILocation(line: 475, column: 29, scope: !9704)
!9874 = !DILocation(line: 478, column: 25, scope: !9708)
!9875 = !DILocation(line: 475, column: 29, scope: !9712)
!9876 = !DILocation(line: 478, column: 25, scope: !9716)
!9877 = !DILocation(line: 475, column: 29, scope: !9720)
!9878 = !DILocation(line: 478, column: 25, scope: !9724)
!9879 = !DILocation(line: 475, column: 29, scope: !9728)
!9880 = !DILocation(line: 478, column: 25, scope: !9732)
!9881 = !DILocation(line: 475, column: 29, scope: !9736)
!9882 = !DILocation(line: 478, column: 25, scope: !9740)
!9883 = !DILocation(line: 475, column: 29, scope: !9744)
!9884 = !DILocation(line: 478, column: 25, scope: !9748)
!9885 = !DILocation(line: 475, column: 29, scope: !9752)
!9886 = !DILocation(line: 478, column: 25, scope: !9756)
!9887 = !DILocation(line: 475, column: 29, scope: !9760)
!9888 = !DILocation(line: 478, column: 25, scope: !9764)
!9889 = !DILocation(line: 475, column: 29, scope: !9768)
!9890 = !DILocation(line: 478, column: 25, scope: !9772)
!9891 = !DILocation(line: 481, column: 34, scope: !9686)
!9892 = !DILocation(line: 481, column: 47, scope: !9686)
!9893 = !DILocation(line: 481, column: 46, scope: !9686)
!9894 = !DILocation(line: 482, column: 20, scope: !9784)
!9895 = !DILocation(line: 475, column: 29, scope: !9776)
!9896 = !DILocation(line: 478, column: 25, scope: !9780)
!9897 = !DILocation(line: 490, column: 20, scope: !9784)
!9898 = !DILocation(line: 483, column: 25, scope: !9784)
!9899 = !DILocation(line: 483, column: 24, scope: !9784)
!9900 = !DILocation(line: 486, column: 21, scope: !9784)
!9901 = !DILocation(line: 487, column: 21, scope: !9784)
!9902 = !DILocation(line: 484, column: 25, scope: !9784)
!9903 = !DILocation(line: 484, column: 25, scope: !9786)
!9904 = !DILocation(line: 488, column: 21, scope: !9784)
!9905 = !DILocation(line: 487, column: 21, scope: !9790)
!9906 = !DILocation(line: 488, column: 21, scope: !9794)
!9907 = !DILocation(line: 493, column: 17, scope: !9784)
!9908 = !DILocation(line: 491, column: 21, scope: !9784)
!9909 = !DILocation(line: 491, column: 21, scope: !9798)
!9910 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h79e974a9b501c8cdE", scope: !9911, file: !8136, line: 497, type: !9679, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9912)
!9911 = !DINamespace(name: "{impl#59}", scope: !778)
!9912 = !{!9913, !9914}
!9913 = !DILocalVariable(name: "self", arg: 1, scope: !9910, file: !8136, line: 497, type: !9681)
!9914 = !DILocalVariable(name: "f", arg: 2, scope: !9910, file: !8136, line: 497, type: !206)
!9915 = !DILocation(line: 497, column: 20, scope: !9910)
!9916 = !DILocation(line: 497, column: 27, scope: !9910)
!9917 = !DILocation(line: 498, column: 17, scope: !9910)
!9918 = !DILocation(line: 499, column: 14, scope: !9910)
!9919 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc2089fb412ce145dE", scope: !9920, file: !8136, line: 502, type: !9679, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9921)
!9920 = !DINamespace(name: "{impl#60}", scope: !778)
!9921 = !{!9922, !9923}
!9922 = !DILocalVariable(name: "self", arg: 1, scope: !9919, file: !8136, line: 502, type: !9681)
!9923 = !DILocalVariable(name: "f", arg: 2, scope: !9919, file: !8136, line: 502, type: !206)
!9924 = !DILocation(line: 502, column: 20, scope: !9919)
!9925 = !DILocation(line: 502, column: 27, scope: !9919)
!9926 = !DILocation(line: 503, column: 17, scope: !9919)
!9927 = !DILocation(line: 504, column: 14, scope: !9919)
!9928 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h6fc68b8d30dcb706E", scope: !9929, file: !8136, line: 507, type: !9679, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9930)
!9929 = !DINamespace(name: "{impl#61}", scope: !778)
!9930 = !{!9931, !9932}
!9931 = !DILocalVariable(name: "self", arg: 1, scope: !9928, file: !8136, line: 507, type: !9681)
!9932 = !DILocalVariable(name: "f", arg: 2, scope: !9928, file: !8136, line: 507, type: !206)
!9933 = !DILocation(line: 507, column: 20, scope: !9928)
!9934 = !DILocation(line: 507, column: 27, scope: !9928)
!9935 = !DILocation(line: 508, column: 17, scope: !9928)
!9936 = !DILocation(line: 509, column: 14, scope: !9928)
!9937 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hd21ddb74428dff14E", scope: !9938, file: !8136, line: 512, type: !9679, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9939)
!9938 = !DINamespace(name: "{impl#62}", scope: !778)
!9939 = !{!9940, !9941}
!9940 = !DILocalVariable(name: "self", arg: 1, scope: !9937, file: !8136, line: 512, type: !9681)
!9941 = !DILocalVariable(name: "f", arg: 2, scope: !9937, file: !8136, line: 512, type: !206)
!9942 = !DILocation(line: 512, column: 20, scope: !9937)
!9943 = !DILocation(line: 512, column: 27, scope: !9937)
!9944 = !DILocation(line: 513, column: 17, scope: !9937)
!9945 = !DILocation(line: 514, column: 14, scope: !9937)
!9946 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h3124edf4f3d25cdfE", scope: !5018, file: !8136, line: 532, type: !9947, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !9949, retainedNodes: !25)
!9947 = !DISubroutineType(types: !9948)
!9948 = !{!5018}
!9949 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h3124edf4f3d25cdfE", scope: !5018, file: !8136, line: 532, type: !9947, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!9950 = !DILocation(line: 533, column: 17, scope: !9946)
!9951 = !DILocation(line: 541, column: 14, scope: !9946)
!9952 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h7e7ca87b4f16439dE", scope: !5018, file: !8136, line: 545, type: !9953, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !9955, retainedNodes: !9956)
!9953 = !DISubroutineType(types: !9954)
!9954 = !{!49, !9681}
!9955 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h7e7ca87b4f16439dE", scope: !5018, file: !8136, line: 545, type: !9953, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!9956 = !{!9957}
!9957 = !DILocalVariable(name: "self", arg: 1, scope: !9952, file: !8136, line: 545, type: !9681)
!9958 = !DILocation(line: 545, column: 31, scope: !9952)
!9959 = !DILocation(line: 546, column: 17, scope: !9952)
!9960 = !DILocation(line: 547, column: 14, scope: !9952)
!9961 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hb7f63f145d46dac2E", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9966)
!9962 = !DINamespace(name: "{impl#0}", scope: !9963)
!9963 = !DINamespace(name: "fmt", scope: !9678)
!9964 = !DISubroutineType(types: !9965)
!9965 = !{!306, !9681}
!9966 = !{!9967}
!9967 = !DILocalVariable(name: "self", arg: 1, scope: !9968, file: !4951, line: 163, type: !9681)
!9968 = !DILexicalBlockFile(scope: !9961, file: !4951, discriminator: 0)
!9969 = !DILocation(line: 163, column: 1, scope: !9968)
!9970 = !DILocation(line: 875, column: 11, scope: !9961)
!9971 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h8d20e2dec1e1f0fbE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9972)
!9972 = !{!9973}
!9973 = !DILocalVariable(name: "self", arg: 1, scope: !9974, file: !4951, line: 163, type: !9681)
!9974 = !DILexicalBlockFile(scope: !9971, file: !4951, discriminator: 0)
!9975 = !DILocation(line: 163, column: 1, scope: !9974)
!9976 = !DILocation(line: 875, column: 11, scope: !9971)
!9977 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h6f2f2fe0733b407cE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9978)
!9978 = !{!9979}
!9979 = !DILocalVariable(name: "self", arg: 1, scope: !9980, file: !4951, line: 163, type: !9681)
!9980 = !DILexicalBlockFile(scope: !9977, file: !4951, discriminator: 0)
!9981 = !DILocation(line: 163, column: 1, scope: !9980)
!9982 = !DILocation(line: 875, column: 11, scope: !9977)
!9983 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h21bc573e6d64bd57E", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9984)
!9984 = !{!9985}
!9985 = !DILocalVariable(name: "self", arg: 1, scope: !9986, file: !4951, line: 163, type: !9681)
!9986 = !DILexicalBlockFile(scope: !9983, file: !4951, discriminator: 0)
!9987 = !DILocation(line: 163, column: 1, scope: !9986)
!9988 = !DILocation(line: 875, column: 11, scope: !9983)
!9989 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h00517afc40fb7a29E", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9990)
!9990 = !{!9991}
!9991 = !DILocalVariable(name: "self", arg: 1, scope: !9992, file: !4951, line: 163, type: !9681)
!9992 = !DILexicalBlockFile(scope: !9989, file: !4951, discriminator: 0)
!9993 = !DILocation(line: 163, column: 1, scope: !9992)
!9994 = !DILocation(line: 875, column: 11, scope: !9989)
!9995 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h2bc05d77f373d5eaE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9996)
!9996 = !{!9997}
!9997 = !DILocalVariable(name: "self", arg: 1, scope: !9998, file: !4951, line: 163, type: !9681)
!9998 = !DILexicalBlockFile(scope: !9995, file: !4951, discriminator: 0)
!9999 = !DILocation(line: 163, column: 1, scope: !9998)
!10000 = !DILocation(line: 875, column: 11, scope: !9995)
!10001 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h6f3d081b019b054dE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10002)
!10002 = !{!10003}
!10003 = !DILocalVariable(name: "self", arg: 1, scope: !10004, file: !4951, line: 163, type: !9681)
!10004 = !DILexicalBlockFile(scope: !10001, file: !4951, discriminator: 0)
!10005 = !DILocation(line: 163, column: 1, scope: !10004)
!10006 = !DILocation(line: 875, column: 11, scope: !10001)
!10007 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h7f086f794d093b3eE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10008)
!10008 = !{!10009}
!10009 = !DILocalVariable(name: "self", arg: 1, scope: !10010, file: !4951, line: 163, type: !9681)
!10010 = !DILexicalBlockFile(scope: !10007, file: !4951, discriminator: 0)
!10011 = !DILocation(line: 163, column: 1, scope: !10010)
!10012 = !DILocation(line: 875, column: 11, scope: !10007)
!10013 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h284b8ead69ecf176E", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10014)
!10014 = !{!10015}
!10015 = !DILocalVariable(name: "self", arg: 1, scope: !10016, file: !4951, line: 163, type: !9681)
!10016 = !DILexicalBlockFile(scope: !10013, file: !4951, discriminator: 0)
!10017 = !DILocation(line: 163, column: 1, scope: !10016)
!10018 = !DILocation(line: 875, column: 11, scope: !10013)
!10019 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h1fe76a7eeceeaa41E", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10020)
!10020 = !{!10021}
!10021 = !DILocalVariable(name: "self", arg: 1, scope: !10022, file: !4951, line: 163, type: !9681)
!10022 = !DILexicalBlockFile(scope: !10019, file: !4951, discriminator: 0)
!10023 = !DILocation(line: 163, column: 1, scope: !10022)
!10024 = !DILocation(line: 875, column: 11, scope: !10019)
!10025 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h51b337ca61e8410dE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10026)
!10026 = !{!10027}
!10027 = !DILocalVariable(name: "self", arg: 1, scope: !10028, file: !4951, line: 163, type: !9681)
!10028 = !DILexicalBlockFile(scope: !10025, file: !4951, discriminator: 0)
!10029 = !DILocation(line: 163, column: 1, scope: !10028)
!10030 = !DILocation(line: 875, column: 11, scope: !10025)
!10031 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17haf9ecdc7bb294e6bE", scope: !9962, file: !8136, line: 460, type: !9964, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10032)
!10032 = !{!10033}
!10033 = !DILocalVariable(name: "self", arg: 1, scope: !10034, file: !4951, line: 163, type: !9681)
!10034 = !DILexicalBlockFile(scope: !10031, file: !4951, discriminator: 0)
!10035 = !DILocation(line: 163, column: 1, scope: !10034)
!10036 = !DILocation(line: 875, column: 11, scope: !10031)
!10037 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h7d980f3d280e5cbeE", scope: !10038, file: !4951, line: 236, type: !10039, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10042)
!10038 = !DINamespace(name: "{impl#77}", scope: !778)
!10039 = !DISubroutineType(types: !10040)
!10040 = !{!188, !10041, !206}
!10041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !777, size: 64, align: 64, dwarfAddressSpace: 0)
!10042 = !{!10043, !10044}
!10043 = !DILocalVariable(name: "self", arg: 1, scope: !10037, file: !4951, line: 236, type: !10041)
!10044 = !DILocalVariable(name: "f", arg: 2, scope: !10037, file: !4951, line: 236, type: !206)
!10045 = !DILocation(line: 236, column: 23, scope: !10037)
!10046 = !DILocation(line: 236, column: 27, scope: !10037)
!10047 = !DILocation(line: 236, column: 28, scope: !10037)
!10048 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h46c5d19a933f1812E", scope: !10049, file: !4951, line: 271, type: !10050, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10053)
!10049 = !DINamespace(name: "{impl#84}", scope: !778)
!10050 = !DISubroutineType(types: !10051)
!10051 = !{!188, !10052, !206}
!10052 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !785, size: 64, align: 64, dwarfAddressSpace: 0)
!10053 = !{!10054, !10055}
!10054 = !DILocalVariable(name: "self", arg: 1, scope: !10048, file: !4951, line: 271, type: !10052)
!10055 = !DILocalVariable(name: "f", arg: 2, scope: !10048, file: !4951, line: 271, type: !206)
!10056 = !DILocation(line: 271, column: 23, scope: !10048)
!10057 = !DILocation(line: 271, column: 27, scope: !10048)
!10058 = !DILocation(line: 271, column: 28, scope: !10048)
!10059 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h3132ad59913c5f0bE", scope: !10060, file: !4951, line: 319, type: !10061, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10063)
!10060 = !DINamespace(name: "{impl#91}", scope: !778)
!10061 = !DISubroutineType(types: !10062)
!10062 = !{!188, !5184, !206}
!10063 = !{!10064, !10065}
!10064 = !DILocalVariable(name: "self", arg: 1, scope: !10059, file: !4951, line: 319, type: !5184)
!10065 = !DILocalVariable(name: "f", arg: 2, scope: !10059, file: !4951, line: 319, type: !206)
!10066 = !DILocation(line: 319, column: 23, scope: !10059)
!10067 = !DILocation(line: 322, column: 5, scope: !10059)
!10068 = !DILocation(line: 319, column: 28, scope: !10059)
!10069 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6a344bb63acd4fcE", scope: !10070, file: !4951, line: 434, type: !10071, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10075)
!10070 = !DINamespace(name: "{impl#96}", scope: !778)
!10071 = !DISubroutineType(types: !10072)
!10072 = !{!188, !10073, !206}
!10073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !10074, size: 64, align: 64, dwarfAddressSpace: 0)
!10074 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !778, file: !2, align: 8, elements: !25, identifier: "a555f26d6cd7fadafd66ae8957e9c5bb")
!10075 = !{!10076, !10077}
!10076 = !DILocalVariable(name: "self", arg: 1, scope: !10069, file: !4951, line: 434, type: !10073)
!10077 = !DILocalVariable(name: "f", arg: 2, scope: !10069, file: !4951, line: 434, type: !206)
!10078 = !DILocation(line: 434, column: 10, scope: !10069)
!10079 = !DILocation(line: 434, column: 15, scope: !10069)
!10080 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7590f12222d68347E", scope: !10082, file: !10081, line: 9, type: !10084, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10090)
!10081 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!10082 = !DINamespace(name: "{impl#10}", scope: !10083)
!10083 = !DINamespace(name: "model_specific", scope: !779)
!10084 = !DISubroutineType(types: !10085)
!10085 = !{!188, !10086, !206}
!10086 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !10087, size: 64, align: 64, dwarfAddressSpace: 0)
!10087 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !10083, file: !2, size: 32, align: 32, elements: !10088, templateParams: !25, identifier: "eaa35e59b14eb87e94da9cad202b6d2a")
!10088 = !{!10089}
!10089 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !10087, file: !2, baseType: !28, size: 32, align: 32)
!10090 = !{!10091, !10092}
!10091 = !DILocalVariable(name: "self", arg: 1, scope: !10080, file: !10081, line: 9, type: !10086)
!10092 = !DILocalVariable(name: "f", arg: 2, scope: !10080, file: !10081, line: 9, type: !206)
!10093 = !DILocation(line: 9, column: 10, scope: !10080)
!10094 = !DILocation(line: 10, column: 16, scope: !10080)
!10095 = !DILocation(line: 9, column: 15, scope: !10080)
!10096 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h12d4174ae69c78baE", scope: !10097, file: !10081, line: 21, type: !10098, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10102)
!10097 = !DINamespace(name: "{impl#11}", scope: !10083)
!10098 = !DISubroutineType(types: !10099)
!10099 = !{!188, !10100, !206}
!10100 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10101, size: 64, align: 64, dwarfAddressSpace: 0)
!10101 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !10083, file: !2, align: 8, elements: !25, identifier: "f16c108be2308302b809e9f2f409a71a")
!10102 = !{!10103, !10104}
!10103 = !DILocalVariable(name: "self", arg: 1, scope: !10096, file: !10081, line: 21, type: !10100)
!10104 = !DILocalVariable(name: "f", arg: 2, scope: !10096, file: !10081, line: 21, type: !206)
!10105 = !DILocation(line: 21, column: 10, scope: !10096)
!10106 = !DILocation(line: 21, column: 15, scope: !10096)
!10107 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h2a5151d9a9cddd54E", scope: !10108, file: !10081, line: 25, type: !10109, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10113)
!10108 = !DINamespace(name: "{impl#12}", scope: !10083)
!10109 = !DISubroutineType(types: !10110)
!10110 = !{!188, !10111, !206}
!10111 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10112, size: 64, align: 64, dwarfAddressSpace: 0)
!10112 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !10083, file: !2, align: 8, elements: !25, identifier: "368aa6624b26e7d032bdbd997f7278a3")
!10113 = !{!10114, !10115}
!10114 = !DILocalVariable(name: "self", arg: 1, scope: !10107, file: !10081, line: 25, type: !10111)
!10115 = !DILocalVariable(name: "f", arg: 2, scope: !10107, file: !10081, line: 25, type: !206)
!10116 = !DILocation(line: 25, column: 10, scope: !10107)
!10117 = !DILocation(line: 25, column: 15, scope: !10107)
!10118 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h16683fbbc7a4d218E", scope: !10119, file: !10081, line: 34, type: !10120, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10124)
!10119 = !DINamespace(name: "{impl#13}", scope: !10083)
!10120 = !DISubroutineType(types: !10121)
!10121 = !{!188, !10122, !206}
!10122 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10123, size: 64, align: 64, dwarfAddressSpace: 0)
!10123 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !10083, file: !2, align: 8, elements: !25, identifier: "2c31f20fbb5a4f0c98ce0702e18f34bc")
!10124 = !{!10125, !10126}
!10125 = !DILocalVariable(name: "self", arg: 1, scope: !10118, file: !10081, line: 34, type: !10122)
!10126 = !DILocalVariable(name: "f", arg: 2, scope: !10118, file: !10081, line: 34, type: !206)
!10127 = !DILocation(line: 34, column: 10, scope: !10118)
!10128 = !DILocation(line: 34, column: 15, scope: !10118)
!10129 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h453a5f6fe702540bE", scope: !10130, file: !10081, line: 43, type: !10131, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10135)
!10130 = !DINamespace(name: "{impl#14}", scope: !10083)
!10131 = !DISubroutineType(types: !10132)
!10132 = !{!188, !10133, !206}
!10133 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10134, size: 64, align: 64, dwarfAddressSpace: 0)
!10134 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !10083, file: !2, align: 8, elements: !25, identifier: "7d221cecc7e25ce585c8c3e04e9ccf7f")
!10135 = !{!10136, !10137}
!10136 = !DILocalVariable(name: "self", arg: 1, scope: !10129, file: !10081, line: 43, type: !10133)
!10137 = !DILocalVariable(name: "f", arg: 2, scope: !10129, file: !10081, line: 43, type: !206)
!10138 = !DILocation(line: 43, column: 10, scope: !10129)
!10139 = !DILocation(line: 43, column: 15, scope: !10129)
!10140 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17h164ac1072aa070d7E", scope: !10141, file: !10081, line: 47, type: !10142, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10146)
!10141 = !DINamespace(name: "{impl#15}", scope: !10083)
!10142 = !DISubroutineType(types: !10143)
!10143 = !{!188, !10144, !206}
!10144 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10145, size: 64, align: 64, dwarfAddressSpace: 0)
!10145 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !10083, file: !2, align: 8, elements: !25, identifier: "4feb0889e9c9a1d5c19933dba0e8c584")
!10146 = !{!10147, !10148}
!10147 = !DILocalVariable(name: "self", arg: 1, scope: !10140, file: !10081, line: 47, type: !10144)
!10148 = !DILocalVariable(name: "f", arg: 2, scope: !10140, file: !10081, line: 47, type: !206)
!10149 = !DILocation(line: 47, column: 10, scope: !10140)
!10150 = !DILocation(line: 47, column: 15, scope: !10140)
!10151 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h7769cf7a0a44f7f6E", scope: !10152, file: !10081, line: 51, type: !10153, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10157)
!10152 = !DINamespace(name: "{impl#16}", scope: !10083)
!10153 = !DISubroutineType(types: !10154)
!10154 = !{!188, !10155, !206}
!10155 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10156, size: 64, align: 64, dwarfAddressSpace: 0)
!10156 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !10083, file: !2, align: 8, elements: !25, identifier: "80d4dc5be03df290ffa076403dfdc423")
!10157 = !{!10158, !10159}
!10158 = !DILocalVariable(name: "self", arg: 1, scope: !10151, file: !10081, line: 51, type: !10155)
!10159 = !DILocalVariable(name: "f", arg: 2, scope: !10151, file: !10081, line: 51, type: !206)
!10160 = !DILocation(line: 51, column: 10, scope: !10151)
!10161 = !DILocation(line: 51, column: 15, scope: !10151)
!10162 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d5d6bedc91daf52E", scope: !10163, file: !10081, line: 55, type: !10164, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10168)
!10163 = !DINamespace(name: "{impl#17}", scope: !10083)
!10164 = !DISubroutineType(types: !10165)
!10165 = !{!188, !10166, !206}
!10166 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10167, size: 64, align: 64, dwarfAddressSpace: 0)
!10167 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !10083, file: !2, align: 8, elements: !25, identifier: "9351c3673f0962a98a96191bed500e3e")
!10168 = !{!10169, !10170}
!10169 = !DILocalVariable(name: "self", arg: 1, scope: !10162, file: !10081, line: 55, type: !10166)
!10170 = !DILocalVariable(name: "f", arg: 2, scope: !10162, file: !10081, line: 55, type: !206)
!10171 = !DILocation(line: 55, column: 10, scope: !10162)
!10172 = !DILocation(line: 55, column: 15, scope: !10162)
!10173 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h332fb20a107feb17E", scope: !10174, file: !10081, line: 59, type: !10175, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10179)
!10174 = !DINamespace(name: "{impl#18}", scope: !10083)
!10175 = !DISubroutineType(types: !10176)
!10176 = !{!188, !10177, !206}
!10177 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10178, size: 64, align: 64, dwarfAddressSpace: 0)
!10178 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !10083, file: !2, align: 8, elements: !25, identifier: "6e4da2532768b348bcc5130d46d1f591")
!10179 = !{!10180, !10181}
!10180 = !DILocalVariable(name: "self", arg: 1, scope: !10173, file: !10081, line: 59, type: !10177)
!10181 = !DILocalVariable(name: "f", arg: 2, scope: !10173, file: !10081, line: 59, type: !206)
!10182 = !DILocation(line: 59, column: 10, scope: !10173)
!10183 = !DILocation(line: 59, column: 15, scope: !10173)
!10184 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e013dd631c6b831E", scope: !10185, file: !10081, line: 63, type: !10186, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10190)
!10185 = !DINamespace(name: "{impl#19}", scope: !10083)
!10186 = !DISubroutineType(types: !10187)
!10187 = !{!188, !10188, !206}
!10188 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10189, size: 64, align: 64, dwarfAddressSpace: 0)
!10189 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !10083, file: !2, align: 8, elements: !25, identifier: "f8aabd022e3f6666d8d4f3af73bcc80b")
!10190 = !{!10191, !10192}
!10191 = !DILocalVariable(name: "self", arg: 1, scope: !10184, file: !10081, line: 63, type: !10188)
!10192 = !DILocalVariable(name: "f", arg: 2, scope: !10184, file: !10081, line: 63, type: !206)
!10193 = !DILocation(line: 63, column: 10, scope: !10184)
!10194 = !DILocation(line: 63, column: 15, scope: !10184)
!10195 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17he897402a76bdf78dE", scope: !10196, file: !8136, line: 434, type: !10197, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10203)
!10196 = !DINamespace(name: "{impl#29}", scope: !10083)
!10197 = !DISubroutineType(types: !10198)
!10198 = !{!188, !10199, !206}
!10199 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10200, size: 64, align: 64, dwarfAddressSpace: 0)
!10200 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !10083, file: !2, size: 64, align: 64, elements: !10201, templateParams: !25, identifier: "d6365477559d083c718f8a2a1daf0660")
!10201 = !{!10202}
!10202 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10200, file: !2, baseType: !49, size: 64, align: 64)
!10203 = !{!10204, !10205, !10206, !10208, !10210, !10212, !10214, !10216, !10218, !10220, !10222, !10224, !10226, !10228, !10230, !10232, !10234, !10236, !10238, !10240, !10242, !10244, !10246, !10248, !10250, !10252, !10254, !10256, !10258, !10260, !10262, !10264, !10266, !10268, !10270, !10272, !10274, !10276, !10278, !10280, !10282, !10284, !10286, !10288}
!10204 = !DILocalVariable(name: "self", arg: 1, scope: !10195, file: !8136, line: 434, type: !10199)
!10205 = !DILocalVariable(name: "f", arg: 2, scope: !10195, file: !8136, line: 434, type: !206)
!10206 = !DILocalVariable(name: "first", scope: !10207, file: !8136, line: 471, type: !306, align: 1)
!10207 = distinct !DILexicalBlock(scope: !10195, file: !8136, line: 471, column: 17)
!10208 = !DILocalVariable(name: "residual", scope: !10209, file: !8136, line: 475, type: !8151, align: 1)
!10209 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10210 = !DILocalVariable(name: "val", scope: !10211, file: !8136, line: 475, type: !7, align: 1)
!10211 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10212 = !DILocalVariable(name: "residual", scope: !10213, file: !8136, line: 478, type: !8151, align: 1)
!10213 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10214 = !DILocalVariable(name: "val", scope: !10215, file: !8136, line: 478, type: !7, align: 1)
!10215 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10216 = !DILocalVariable(name: "residual", scope: !10217, file: !8136, line: 475, type: !8151, align: 1)
!10217 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10218 = !DILocalVariable(name: "val", scope: !10219, file: !8136, line: 475, type: !7, align: 1)
!10219 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10220 = !DILocalVariable(name: "residual", scope: !10221, file: !8136, line: 478, type: !8151, align: 1)
!10221 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10222 = !DILocalVariable(name: "val", scope: !10223, file: !8136, line: 478, type: !7, align: 1)
!10223 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10224 = !DILocalVariable(name: "residual", scope: !10225, file: !8136, line: 475, type: !8151, align: 1)
!10225 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10226 = !DILocalVariable(name: "val", scope: !10227, file: !8136, line: 475, type: !7, align: 1)
!10227 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10228 = !DILocalVariable(name: "residual", scope: !10229, file: !8136, line: 478, type: !8151, align: 1)
!10229 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10230 = !DILocalVariable(name: "val", scope: !10231, file: !8136, line: 478, type: !7, align: 1)
!10231 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10232 = !DILocalVariable(name: "residual", scope: !10233, file: !8136, line: 475, type: !8151, align: 1)
!10233 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10234 = !DILocalVariable(name: "val", scope: !10235, file: !8136, line: 475, type: !7, align: 1)
!10235 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10236 = !DILocalVariable(name: "residual", scope: !10237, file: !8136, line: 478, type: !8151, align: 1)
!10237 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10238 = !DILocalVariable(name: "val", scope: !10239, file: !8136, line: 478, type: !7, align: 1)
!10239 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10240 = !DILocalVariable(name: "residual", scope: !10241, file: !8136, line: 475, type: !8151, align: 1)
!10241 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10242 = !DILocalVariable(name: "val", scope: !10243, file: !8136, line: 475, type: !7, align: 1)
!10243 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10244 = !DILocalVariable(name: "residual", scope: !10245, file: !8136, line: 478, type: !8151, align: 1)
!10245 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10246 = !DILocalVariable(name: "val", scope: !10247, file: !8136, line: 478, type: !7, align: 1)
!10247 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10248 = !DILocalVariable(name: "residual", scope: !10249, file: !8136, line: 475, type: !8151, align: 1)
!10249 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10250 = !DILocalVariable(name: "val", scope: !10251, file: !8136, line: 475, type: !7, align: 1)
!10251 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10252 = !DILocalVariable(name: "residual", scope: !10253, file: !8136, line: 478, type: !8151, align: 1)
!10253 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10254 = !DILocalVariable(name: "val", scope: !10255, file: !8136, line: 478, type: !7, align: 1)
!10255 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10256 = !DILocalVariable(name: "residual", scope: !10257, file: !8136, line: 475, type: !8151, align: 1)
!10257 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10258 = !DILocalVariable(name: "val", scope: !10259, file: !8136, line: 475, type: !7, align: 1)
!10259 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10260 = !DILocalVariable(name: "residual", scope: !10261, file: !8136, line: 478, type: !8151, align: 1)
!10261 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10262 = !DILocalVariable(name: "val", scope: !10263, file: !8136, line: 478, type: !7, align: 1)
!10263 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10264 = !DILocalVariable(name: "residual", scope: !10265, file: !8136, line: 475, type: !8151, align: 1)
!10265 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 47)
!10266 = !DILocalVariable(name: "val", scope: !10267, file: !8136, line: 475, type: !7, align: 1)
!10267 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 475, column: 29)
!10268 = !DILocalVariable(name: "residual", scope: !10269, file: !8136, line: 478, type: !8151, align: 1)
!10269 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 70)
!10270 = !DILocalVariable(name: "val", scope: !10271, file: !8136, line: 478, type: !7, align: 1)
!10271 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 478, column: 25)
!10272 = !DILocalVariable(name: "extra_bits", scope: !10273, file: !8136, line: 481, type: !49, align: 8)
!10273 = distinct !DILexicalBlock(scope: !10207, file: !8136, line: 481, column: 17)
!10274 = !DILocalVariable(name: "residual", scope: !10275, file: !8136, line: 484, type: !8151, align: 1)
!10275 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 484, column: 43)
!10276 = !DILocalVariable(name: "val", scope: !10277, file: !8136, line: 484, type: !7, align: 1)
!10277 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 484, column: 25)
!10278 = !DILocalVariable(name: "residual", scope: !10279, file: !8136, line: 487, type: !8151, align: 1)
!10279 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 487, column: 38)
!10280 = !DILocalVariable(name: "val", scope: !10281, file: !8136, line: 487, type: !7, align: 1)
!10281 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 487, column: 21)
!10282 = !DILocalVariable(name: "residual", scope: !10283, file: !8136, line: 488, type: !8151, align: 1)
!10283 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 488, column: 70)
!10284 = !DILocalVariable(name: "val", scope: !10285, file: !8136, line: 488, type: !7, align: 1)
!10285 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 488, column: 21)
!10286 = !DILocalVariable(name: "residual", scope: !10287, file: !8136, line: 491, type: !8151, align: 1)
!10287 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 491, column: 43)
!10288 = !DILocalVariable(name: "val", scope: !10289, file: !8136, line: 491, type: !7, align: 1)
!10289 = distinct !DILexicalBlock(scope: !10273, file: !8136, line: 491, column: 21)
!10290 = !DILocation(line: 475, column: 47, scope: !10209)
!10291 = !DILocation(line: 475, column: 29, scope: !10211)
!10292 = !DILocation(line: 478, column: 70, scope: !10213)
!10293 = !DILocation(line: 478, column: 25, scope: !10215)
!10294 = !DILocation(line: 475, column: 47, scope: !10217)
!10295 = !DILocation(line: 475, column: 29, scope: !10219)
!10296 = !DILocation(line: 478, column: 70, scope: !10221)
!10297 = !DILocation(line: 478, column: 25, scope: !10223)
!10298 = !DILocation(line: 475, column: 47, scope: !10225)
!10299 = !DILocation(line: 475, column: 29, scope: !10227)
!10300 = !DILocation(line: 478, column: 70, scope: !10229)
!10301 = !DILocation(line: 478, column: 25, scope: !10231)
!10302 = !DILocation(line: 475, column: 47, scope: !10233)
!10303 = !DILocation(line: 475, column: 29, scope: !10235)
!10304 = !DILocation(line: 478, column: 70, scope: !10237)
!10305 = !DILocation(line: 478, column: 25, scope: !10239)
!10306 = !DILocation(line: 475, column: 47, scope: !10241)
!10307 = !DILocation(line: 475, column: 29, scope: !10243)
!10308 = !DILocation(line: 478, column: 70, scope: !10245)
!10309 = !DILocation(line: 478, column: 25, scope: !10247)
!10310 = !DILocation(line: 475, column: 47, scope: !10249)
!10311 = !DILocation(line: 475, column: 29, scope: !10251)
!10312 = !DILocation(line: 478, column: 70, scope: !10253)
!10313 = !DILocation(line: 478, column: 25, scope: !10255)
!10314 = !DILocation(line: 475, column: 47, scope: !10257)
!10315 = !DILocation(line: 475, column: 29, scope: !10259)
!10316 = !DILocation(line: 478, column: 70, scope: !10261)
!10317 = !DILocation(line: 478, column: 25, scope: !10263)
!10318 = !DILocation(line: 475, column: 47, scope: !10265)
!10319 = !DILocation(line: 475, column: 29, scope: !10267)
!10320 = !DILocation(line: 478, column: 70, scope: !10269)
!10321 = !DILocation(line: 478, column: 25, scope: !10271)
!10322 = !DILocation(line: 484, column: 43, scope: !10275)
!10323 = !DILocation(line: 484, column: 25, scope: !10277)
!10324 = !DILocation(line: 487, column: 38, scope: !10279)
!10325 = !DILocation(line: 487, column: 21, scope: !10281)
!10326 = !DILocation(line: 488, column: 70, scope: !10283)
!10327 = !DILocation(line: 488, column: 21, scope: !10285)
!10328 = !DILocation(line: 491, column: 43, scope: !10287)
!10329 = !DILocation(line: 491, column: 21, scope: !10289)
!10330 = !DILocation(line: 434, column: 20, scope: !10195)
!10331 = !DILocation(line: 434, column: 27, scope: !10195)
!10332 = !DILocation(line: 471, column: 21, scope: !10207)
!10333 = !DILocation(line: 481, column: 21, scope: !10273)
!10334 = !DILocation(line: 471, column: 33, scope: !10195)
!10335 = !DILocation(line: 473, column: 46, scope: !10207)
!10336 = !DILocation(line: 474, column: 29, scope: !10207)
!10337 = !DILocation(line: 474, column: 28, scope: !10207)
!10338 = !DILocation(line: 477, column: 25, scope: !10207)
!10339 = !DILocation(line: 478, column: 25, scope: !10207)
!10340 = !DILocation(line: 475, column: 29, scope: !10207)
!10341 = !DILocation(line: 475, column: 29, scope: !10209)
!10342 = !DILocation(line: 494, column: 14, scope: !10195)
!10343 = !DILocation(line: 478, column: 25, scope: !10213)
!10344 = !DILocation(line: 475, column: 29, scope: !10217)
!10345 = !DILocation(line: 478, column: 25, scope: !10221)
!10346 = !DILocation(line: 475, column: 29, scope: !10225)
!10347 = !DILocation(line: 478, column: 25, scope: !10229)
!10348 = !DILocation(line: 475, column: 29, scope: !10233)
!10349 = !DILocation(line: 478, column: 25, scope: !10237)
!10350 = !DILocation(line: 475, column: 29, scope: !10241)
!10351 = !DILocation(line: 478, column: 25, scope: !10245)
!10352 = !DILocation(line: 475, column: 29, scope: !10249)
!10353 = !DILocation(line: 478, column: 25, scope: !10253)
!10354 = !DILocation(line: 475, column: 29, scope: !10257)
!10355 = !DILocation(line: 478, column: 25, scope: !10261)
!10356 = !DILocation(line: 481, column: 34, scope: !10207)
!10357 = !DILocation(line: 481, column: 47, scope: !10207)
!10358 = !DILocation(line: 481, column: 46, scope: !10207)
!10359 = !DILocation(line: 482, column: 20, scope: !10273)
!10360 = !DILocation(line: 475, column: 29, scope: !10265)
!10361 = !DILocation(line: 478, column: 25, scope: !10269)
!10362 = !DILocation(line: 490, column: 20, scope: !10273)
!10363 = !DILocation(line: 483, column: 25, scope: !10273)
!10364 = !DILocation(line: 483, column: 24, scope: !10273)
!10365 = !DILocation(line: 486, column: 21, scope: !10273)
!10366 = !DILocation(line: 487, column: 21, scope: !10273)
!10367 = !DILocation(line: 484, column: 25, scope: !10273)
!10368 = !DILocation(line: 484, column: 25, scope: !10275)
!10369 = !DILocation(line: 488, column: 21, scope: !10273)
!10370 = !DILocation(line: 487, column: 21, scope: !10279)
!10371 = !DILocation(line: 488, column: 21, scope: !10283)
!10372 = !DILocation(line: 493, column: 17, scope: !10273)
!10373 = !DILocation(line: 491, column: 21, scope: !10273)
!10374 = !DILocation(line: 491, column: 21, scope: !10287)
!10375 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc543c1747c25c057E", scope: !10376, file: !8136, line: 497, type: !10197, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10377)
!10376 = !DINamespace(name: "{impl#30}", scope: !10083)
!10377 = !{!10378, !10379}
!10378 = !DILocalVariable(name: "self", arg: 1, scope: !10375, file: !8136, line: 497, type: !10199)
!10379 = !DILocalVariable(name: "f", arg: 2, scope: !10375, file: !8136, line: 497, type: !206)
!10380 = !DILocation(line: 497, column: 20, scope: !10375)
!10381 = !DILocation(line: 497, column: 27, scope: !10375)
!10382 = !DILocation(line: 498, column: 17, scope: !10375)
!10383 = !DILocation(line: 499, column: 14, scope: !10375)
!10384 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h60507bf3091b3f6cE", scope: !10385, file: !8136, line: 502, type: !10197, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10386)
!10385 = !DINamespace(name: "{impl#31}", scope: !10083)
!10386 = !{!10387, !10388}
!10387 = !DILocalVariable(name: "self", arg: 1, scope: !10384, file: !8136, line: 502, type: !10199)
!10388 = !DILocalVariable(name: "f", arg: 2, scope: !10384, file: !8136, line: 502, type: !206)
!10389 = !DILocation(line: 502, column: 20, scope: !10384)
!10390 = !DILocation(line: 502, column: 27, scope: !10384)
!10391 = !DILocation(line: 503, column: 17, scope: !10384)
!10392 = !DILocation(line: 504, column: 14, scope: !10384)
!10393 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0110ef3f38154a1fE", scope: !10394, file: !8136, line: 507, type: !10197, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10395)
!10394 = !DINamespace(name: "{impl#32}", scope: !10083)
!10395 = !{!10396, !10397}
!10396 = !DILocalVariable(name: "self", arg: 1, scope: !10393, file: !8136, line: 507, type: !10199)
!10397 = !DILocalVariable(name: "f", arg: 2, scope: !10393, file: !8136, line: 507, type: !206)
!10398 = !DILocation(line: 507, column: 20, scope: !10393)
!10399 = !DILocation(line: 507, column: 27, scope: !10393)
!10400 = !DILocation(line: 508, column: 17, scope: !10393)
!10401 = !DILocation(line: 509, column: 14, scope: !10393)
!10402 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h05b9ccc0ef14023aE", scope: !10403, file: !8136, line: 512, type: !10197, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10404)
!10403 = !DINamespace(name: "{impl#33}", scope: !10083)
!10404 = !{!10405, !10406}
!10405 = !DILocalVariable(name: "self", arg: 1, scope: !10402, file: !8136, line: 512, type: !10199)
!10406 = !DILocalVariable(name: "f", arg: 2, scope: !10402, file: !8136, line: 512, type: !206)
!10407 = !DILocation(line: 512, column: 20, scope: !10402)
!10408 = !DILocation(line: 512, column: 27, scope: !10402)
!10409 = !DILocation(line: 513, column: 17, scope: !10402)
!10410 = !DILocation(line: 514, column: 14, scope: !10402)
!10411 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h077e061a3438aff4E", scope: !10200, file: !8136, line: 532, type: !10412, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !10414, retainedNodes: !25)
!10412 = !DISubroutineType(types: !10413)
!10413 = !{!10200}
!10414 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h077e061a3438aff4E", scope: !10200, file: !8136, line: 532, type: !10412, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!10415 = !DILocation(line: 533, column: 17, scope: !10411)
!10416 = !DILocation(line: 541, column: 14, scope: !10411)
!10417 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17hbf54f9ad5898d825E", scope: !10200, file: !8136, line: 545, type: !10418, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !10420, retainedNodes: !10421)
!10418 = !DISubroutineType(types: !10419)
!10419 = !{!49, !10199}
!10420 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17hbf54f9ad5898d825E", scope: !10200, file: !8136, line: 545, type: !10418, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!10421 = !{!10422}
!10422 = !DILocalVariable(name: "self", arg: 1, scope: !10417, file: !8136, line: 545, type: !10199)
!10423 = !DILocation(line: 545, column: 31, scope: !10417)
!10424 = !DILocation(line: 546, column: 17, scope: !10417)
!10425 = !DILocation(line: 547, column: 14, scope: !10417)
!10426 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h2dd5a6b3c2e9ae6eE", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10431)
!10427 = !DINamespace(name: "{impl#0}", scope: !10428)
!10428 = !DINamespace(name: "fmt", scope: !10196)
!10429 = !DISubroutineType(types: !10430)
!10430 = !{!306, !10199}
!10431 = !{!10432}
!10432 = !DILocalVariable(name: "self", arg: 1, scope: !10433, file: !10081, line: 111, type: !10199)
!10433 = !DILexicalBlockFile(scope: !10426, file: !10081, discriminator: 0)
!10434 = !DILocation(line: 111, column: 1, scope: !10433)
!10435 = !DILocation(line: 875, column: 11, scope: !10426)
!10436 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h134bb95e6ccf4a1aE", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10437)
!10437 = !{!10438}
!10438 = !DILocalVariable(name: "self", arg: 1, scope: !10439, file: !10081, line: 111, type: !10199)
!10439 = !DILexicalBlockFile(scope: !10436, file: !10081, discriminator: 0)
!10440 = !DILocation(line: 111, column: 1, scope: !10439)
!10441 = !DILocation(line: 875, column: 11, scope: !10436)
!10442 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17hcd4c921db2104191E", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10443)
!10443 = !{!10444}
!10444 = !DILocalVariable(name: "self", arg: 1, scope: !10445, file: !10081, line: 111, type: !10199)
!10445 = !DILexicalBlockFile(scope: !10442, file: !10081, discriminator: 0)
!10446 = !DILocation(line: 111, column: 1, scope: !10445)
!10447 = !DILocation(line: 875, column: 11, scope: !10442)
!10448 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h65e242484a69f31cE", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10449)
!10449 = !{!10450}
!10450 = !DILocalVariable(name: "self", arg: 1, scope: !10451, file: !10081, line: 111, type: !10199)
!10451 = !DILexicalBlockFile(scope: !10448, file: !10081, discriminator: 0)
!10452 = !DILocation(line: 111, column: 1, scope: !10451)
!10453 = !DILocation(line: 875, column: 11, scope: !10448)
!10454 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h3166164540f009f6E", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10455)
!10455 = !{!10456}
!10456 = !DILocalVariable(name: "self", arg: 1, scope: !10457, file: !10081, line: 111, type: !10199)
!10457 = !DILexicalBlockFile(scope: !10454, file: !10081, discriminator: 0)
!10458 = !DILocation(line: 111, column: 1, scope: !10457)
!10459 = !DILocation(line: 875, column: 11, scope: !10454)
!10460 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h6ac72c9bcceb59b0E", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10461)
!10461 = !{!10462}
!10462 = !DILocalVariable(name: "self", arg: 1, scope: !10463, file: !10081, line: 111, type: !10199)
!10463 = !DILexicalBlockFile(scope: !10460, file: !10081, discriminator: 0)
!10464 = !DILocation(line: 111, column: 1, scope: !10463)
!10465 = !DILocation(line: 875, column: 11, scope: !10460)
!10466 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h93e0fadf37c84179E", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10467)
!10467 = !{!10468}
!10468 = !DILocalVariable(name: "self", arg: 1, scope: !10469, file: !10081, line: 111, type: !10199)
!10469 = !DILexicalBlockFile(scope: !10466, file: !10081, discriminator: 0)
!10470 = !DILocation(line: 111, column: 1, scope: !10469)
!10471 = !DILocation(line: 875, column: 11, scope: !10466)
!10472 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hd9c562fa24eefcf1E", scope: !10427, file: !8136, line: 460, type: !10429, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10473)
!10473 = !{!10474}
!10474 = !DILocalVariable(name: "self", arg: 1, scope: !10475, file: !10081, line: 111, type: !10199)
!10475 = !DILexicalBlockFile(scope: !10472, file: !10081, discriminator: 0)
!10476 = !DILocation(line: 111, column: 1, scope: !10475)
!10477 = !DILocation(line: 875, column: 11, scope: !10472)
!10478 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h637e4771eb1efbddE", scope: !10479, file: !8136, line: 434, type: !10480, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10486)
!10479 = !DINamespace(name: "{impl#55}", scope: !10083)
!10480 = !DISubroutineType(types: !10481)
!10481 = !{!188, !10482, !206}
!10482 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10483, size: 64, align: 64, dwarfAddressSpace: 0)
!10483 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !10083, file: !2, size: 64, align: 64, elements: !10484, templateParams: !25, identifier: "94e344a0183490e57d4c92f14d6afbbc")
!10484 = !{!10485}
!10485 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10483, file: !2, baseType: !49, size: 64, align: 64)
!10486 = !{!10487, !10488, !10489, !10491, !10493, !10495, !10497, !10499, !10501, !10503, !10505, !10507, !10509, !10511, !10513, !10515, !10517, !10519, !10521, !10523, !10525, !10527, !10529, !10531, !10533, !10535, !10537, !10539, !10541, !10543, !10545, !10547, !10549, !10551, !10553, !10555, !10557, !10559, !10561, !10563, !10565, !10567, !10569, !10571}
!10487 = !DILocalVariable(name: "self", arg: 1, scope: !10478, file: !8136, line: 434, type: !10482)
!10488 = !DILocalVariable(name: "f", arg: 2, scope: !10478, file: !8136, line: 434, type: !206)
!10489 = !DILocalVariable(name: "first", scope: !10490, file: !8136, line: 471, type: !306, align: 1)
!10490 = distinct !DILexicalBlock(scope: !10478, file: !8136, line: 471, column: 17)
!10491 = !DILocalVariable(name: "residual", scope: !10492, file: !8136, line: 475, type: !8151, align: 1)
!10492 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10493 = !DILocalVariable(name: "val", scope: !10494, file: !8136, line: 475, type: !7, align: 1)
!10494 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10495 = !DILocalVariable(name: "residual", scope: !10496, file: !8136, line: 478, type: !8151, align: 1)
!10496 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10497 = !DILocalVariable(name: "val", scope: !10498, file: !8136, line: 478, type: !7, align: 1)
!10498 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10499 = !DILocalVariable(name: "residual", scope: !10500, file: !8136, line: 475, type: !8151, align: 1)
!10500 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10501 = !DILocalVariable(name: "val", scope: !10502, file: !8136, line: 475, type: !7, align: 1)
!10502 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10503 = !DILocalVariable(name: "residual", scope: !10504, file: !8136, line: 478, type: !8151, align: 1)
!10504 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10505 = !DILocalVariable(name: "val", scope: !10506, file: !8136, line: 478, type: !7, align: 1)
!10506 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10507 = !DILocalVariable(name: "residual", scope: !10508, file: !8136, line: 475, type: !8151, align: 1)
!10508 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10509 = !DILocalVariable(name: "val", scope: !10510, file: !8136, line: 475, type: !7, align: 1)
!10510 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10511 = !DILocalVariable(name: "residual", scope: !10512, file: !8136, line: 478, type: !8151, align: 1)
!10512 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10513 = !DILocalVariable(name: "val", scope: !10514, file: !8136, line: 478, type: !7, align: 1)
!10514 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10515 = !DILocalVariable(name: "residual", scope: !10516, file: !8136, line: 475, type: !8151, align: 1)
!10516 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10517 = !DILocalVariable(name: "val", scope: !10518, file: !8136, line: 475, type: !7, align: 1)
!10518 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10519 = !DILocalVariable(name: "residual", scope: !10520, file: !8136, line: 478, type: !8151, align: 1)
!10520 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10521 = !DILocalVariable(name: "val", scope: !10522, file: !8136, line: 478, type: !7, align: 1)
!10522 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10523 = !DILocalVariable(name: "residual", scope: !10524, file: !8136, line: 475, type: !8151, align: 1)
!10524 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10525 = !DILocalVariable(name: "val", scope: !10526, file: !8136, line: 475, type: !7, align: 1)
!10526 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10527 = !DILocalVariable(name: "residual", scope: !10528, file: !8136, line: 478, type: !8151, align: 1)
!10528 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10529 = !DILocalVariable(name: "val", scope: !10530, file: !8136, line: 478, type: !7, align: 1)
!10530 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10531 = !DILocalVariable(name: "residual", scope: !10532, file: !8136, line: 475, type: !8151, align: 1)
!10532 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10533 = !DILocalVariable(name: "val", scope: !10534, file: !8136, line: 475, type: !7, align: 1)
!10534 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10535 = !DILocalVariable(name: "residual", scope: !10536, file: !8136, line: 478, type: !8151, align: 1)
!10536 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10537 = !DILocalVariable(name: "val", scope: !10538, file: !8136, line: 478, type: !7, align: 1)
!10538 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10539 = !DILocalVariable(name: "residual", scope: !10540, file: !8136, line: 475, type: !8151, align: 1)
!10540 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10541 = !DILocalVariable(name: "val", scope: !10542, file: !8136, line: 475, type: !7, align: 1)
!10542 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10543 = !DILocalVariable(name: "residual", scope: !10544, file: !8136, line: 478, type: !8151, align: 1)
!10544 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10545 = !DILocalVariable(name: "val", scope: !10546, file: !8136, line: 478, type: !7, align: 1)
!10546 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10547 = !DILocalVariable(name: "residual", scope: !10548, file: !8136, line: 475, type: !8151, align: 1)
!10548 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 47)
!10549 = !DILocalVariable(name: "val", scope: !10550, file: !8136, line: 475, type: !7, align: 1)
!10550 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 475, column: 29)
!10551 = !DILocalVariable(name: "residual", scope: !10552, file: !8136, line: 478, type: !8151, align: 1)
!10552 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 70)
!10553 = !DILocalVariable(name: "val", scope: !10554, file: !8136, line: 478, type: !7, align: 1)
!10554 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 478, column: 25)
!10555 = !DILocalVariable(name: "extra_bits", scope: !10556, file: !8136, line: 481, type: !49, align: 8)
!10556 = distinct !DILexicalBlock(scope: !10490, file: !8136, line: 481, column: 17)
!10557 = !DILocalVariable(name: "residual", scope: !10558, file: !8136, line: 484, type: !8151, align: 1)
!10558 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 484, column: 43)
!10559 = !DILocalVariable(name: "val", scope: !10560, file: !8136, line: 484, type: !7, align: 1)
!10560 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 484, column: 25)
!10561 = !DILocalVariable(name: "residual", scope: !10562, file: !8136, line: 487, type: !8151, align: 1)
!10562 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 487, column: 38)
!10563 = !DILocalVariable(name: "val", scope: !10564, file: !8136, line: 487, type: !7, align: 1)
!10564 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 487, column: 21)
!10565 = !DILocalVariable(name: "residual", scope: !10566, file: !8136, line: 488, type: !8151, align: 1)
!10566 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 488, column: 70)
!10567 = !DILocalVariable(name: "val", scope: !10568, file: !8136, line: 488, type: !7, align: 1)
!10568 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 488, column: 21)
!10569 = !DILocalVariable(name: "residual", scope: !10570, file: !8136, line: 491, type: !8151, align: 1)
!10570 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 491, column: 43)
!10571 = !DILocalVariable(name: "val", scope: !10572, file: !8136, line: 491, type: !7, align: 1)
!10572 = distinct !DILexicalBlock(scope: !10556, file: !8136, line: 491, column: 21)
!10573 = !DILocation(line: 475, column: 47, scope: !10492)
!10574 = !DILocation(line: 475, column: 29, scope: !10494)
!10575 = !DILocation(line: 478, column: 70, scope: !10496)
!10576 = !DILocation(line: 478, column: 25, scope: !10498)
!10577 = !DILocation(line: 475, column: 47, scope: !10500)
!10578 = !DILocation(line: 475, column: 29, scope: !10502)
!10579 = !DILocation(line: 478, column: 70, scope: !10504)
!10580 = !DILocation(line: 478, column: 25, scope: !10506)
!10581 = !DILocation(line: 475, column: 47, scope: !10508)
!10582 = !DILocation(line: 475, column: 29, scope: !10510)
!10583 = !DILocation(line: 478, column: 70, scope: !10512)
!10584 = !DILocation(line: 478, column: 25, scope: !10514)
!10585 = !DILocation(line: 475, column: 47, scope: !10516)
!10586 = !DILocation(line: 475, column: 29, scope: !10518)
!10587 = !DILocation(line: 478, column: 70, scope: !10520)
!10588 = !DILocation(line: 478, column: 25, scope: !10522)
!10589 = !DILocation(line: 475, column: 47, scope: !10524)
!10590 = !DILocation(line: 475, column: 29, scope: !10526)
!10591 = !DILocation(line: 478, column: 70, scope: !10528)
!10592 = !DILocation(line: 478, column: 25, scope: !10530)
!10593 = !DILocation(line: 475, column: 47, scope: !10532)
!10594 = !DILocation(line: 475, column: 29, scope: !10534)
!10595 = !DILocation(line: 478, column: 70, scope: !10536)
!10596 = !DILocation(line: 478, column: 25, scope: !10538)
!10597 = !DILocation(line: 475, column: 47, scope: !10540)
!10598 = !DILocation(line: 475, column: 29, scope: !10542)
!10599 = !DILocation(line: 478, column: 70, scope: !10544)
!10600 = !DILocation(line: 478, column: 25, scope: !10546)
!10601 = !DILocation(line: 475, column: 47, scope: !10548)
!10602 = !DILocation(line: 475, column: 29, scope: !10550)
!10603 = !DILocation(line: 478, column: 70, scope: !10552)
!10604 = !DILocation(line: 478, column: 25, scope: !10554)
!10605 = !DILocation(line: 484, column: 43, scope: !10558)
!10606 = !DILocation(line: 484, column: 25, scope: !10560)
!10607 = !DILocation(line: 487, column: 38, scope: !10562)
!10608 = !DILocation(line: 487, column: 21, scope: !10564)
!10609 = !DILocation(line: 488, column: 70, scope: !10566)
!10610 = !DILocation(line: 488, column: 21, scope: !10568)
!10611 = !DILocation(line: 491, column: 43, scope: !10570)
!10612 = !DILocation(line: 491, column: 21, scope: !10572)
!10613 = !DILocation(line: 434, column: 20, scope: !10478)
!10614 = !DILocation(line: 434, column: 27, scope: !10478)
!10615 = !DILocation(line: 471, column: 21, scope: !10490)
!10616 = !DILocation(line: 481, column: 21, scope: !10556)
!10617 = !DILocation(line: 471, column: 33, scope: !10478)
!10618 = !DILocation(line: 473, column: 46, scope: !10490)
!10619 = !DILocation(line: 474, column: 29, scope: !10490)
!10620 = !DILocation(line: 474, column: 28, scope: !10490)
!10621 = !DILocation(line: 477, column: 25, scope: !10490)
!10622 = !DILocation(line: 478, column: 25, scope: !10490)
!10623 = !DILocation(line: 475, column: 29, scope: !10490)
!10624 = !DILocation(line: 475, column: 29, scope: !10492)
!10625 = !DILocation(line: 494, column: 14, scope: !10478)
!10626 = !DILocation(line: 478, column: 25, scope: !10496)
!10627 = !DILocation(line: 475, column: 29, scope: !10500)
!10628 = !DILocation(line: 478, column: 25, scope: !10504)
!10629 = !DILocation(line: 475, column: 29, scope: !10508)
!10630 = !DILocation(line: 478, column: 25, scope: !10512)
!10631 = !DILocation(line: 475, column: 29, scope: !10516)
!10632 = !DILocation(line: 478, column: 25, scope: !10520)
!10633 = !DILocation(line: 475, column: 29, scope: !10524)
!10634 = !DILocation(line: 478, column: 25, scope: !10528)
!10635 = !DILocation(line: 475, column: 29, scope: !10532)
!10636 = !DILocation(line: 478, column: 25, scope: !10536)
!10637 = !DILocation(line: 475, column: 29, scope: !10540)
!10638 = !DILocation(line: 478, column: 25, scope: !10544)
!10639 = !DILocation(line: 481, column: 34, scope: !10490)
!10640 = !DILocation(line: 481, column: 47, scope: !10490)
!10641 = !DILocation(line: 481, column: 46, scope: !10490)
!10642 = !DILocation(line: 482, column: 20, scope: !10556)
!10643 = !DILocation(line: 475, column: 29, scope: !10548)
!10644 = !DILocation(line: 478, column: 25, scope: !10552)
!10645 = !DILocation(line: 490, column: 20, scope: !10556)
!10646 = !DILocation(line: 483, column: 25, scope: !10556)
!10647 = !DILocation(line: 483, column: 24, scope: !10556)
!10648 = !DILocation(line: 486, column: 21, scope: !10556)
!10649 = !DILocation(line: 487, column: 21, scope: !10556)
!10650 = !DILocation(line: 484, column: 25, scope: !10556)
!10651 = !DILocation(line: 484, column: 25, scope: !10558)
!10652 = !DILocation(line: 488, column: 21, scope: !10556)
!10653 = !DILocation(line: 487, column: 21, scope: !10562)
!10654 = !DILocation(line: 488, column: 21, scope: !10566)
!10655 = !DILocation(line: 493, column: 17, scope: !10556)
!10656 = !DILocation(line: 491, column: 21, scope: !10556)
!10657 = !DILocation(line: 491, column: 21, scope: !10570)
!10658 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h187d4212d9c050e0E", scope: !10659, file: !8136, line: 497, type: !10480, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10660)
!10659 = !DINamespace(name: "{impl#56}", scope: !10083)
!10660 = !{!10661, !10662}
!10661 = !DILocalVariable(name: "self", arg: 1, scope: !10658, file: !8136, line: 497, type: !10482)
!10662 = !DILocalVariable(name: "f", arg: 2, scope: !10658, file: !8136, line: 497, type: !206)
!10663 = !DILocation(line: 497, column: 20, scope: !10658)
!10664 = !DILocation(line: 497, column: 27, scope: !10658)
!10665 = !DILocation(line: 498, column: 17, scope: !10658)
!10666 = !DILocation(line: 499, column: 14, scope: !10658)
!10667 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h84bbe69a747c53bbE", scope: !10668, file: !8136, line: 502, type: !10480, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10669)
!10668 = !DINamespace(name: "{impl#57}", scope: !10083)
!10669 = !{!10670, !10671}
!10670 = !DILocalVariable(name: "self", arg: 1, scope: !10667, file: !8136, line: 502, type: !10482)
!10671 = !DILocalVariable(name: "f", arg: 2, scope: !10667, file: !8136, line: 502, type: !206)
!10672 = !DILocation(line: 502, column: 20, scope: !10667)
!10673 = !DILocation(line: 502, column: 27, scope: !10667)
!10674 = !DILocation(line: 503, column: 17, scope: !10667)
!10675 = !DILocation(line: 504, column: 14, scope: !10667)
!10676 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3b0240495e869e9aE", scope: !10677, file: !8136, line: 507, type: !10480, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10678)
!10677 = !DINamespace(name: "{impl#58}", scope: !10083)
!10678 = !{!10679, !10680}
!10679 = !DILocalVariable(name: "self", arg: 1, scope: !10676, file: !8136, line: 507, type: !10482)
!10680 = !DILocalVariable(name: "f", arg: 2, scope: !10676, file: !8136, line: 507, type: !206)
!10681 = !DILocation(line: 507, column: 20, scope: !10676)
!10682 = !DILocation(line: 507, column: 27, scope: !10676)
!10683 = !DILocation(line: 508, column: 17, scope: !10676)
!10684 = !DILocation(line: 509, column: 14, scope: !10676)
!10685 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h827cef7d359bdbdcE", scope: !10686, file: !8136, line: 512, type: !10480, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10687)
!10686 = !DINamespace(name: "{impl#59}", scope: !10083)
!10687 = !{!10688, !10689}
!10688 = !DILocalVariable(name: "self", arg: 1, scope: !10685, file: !8136, line: 512, type: !10482)
!10689 = !DILocalVariable(name: "f", arg: 2, scope: !10685, file: !8136, line: 512, type: !206)
!10690 = !DILocation(line: 512, column: 20, scope: !10685)
!10691 = !DILocation(line: 512, column: 27, scope: !10685)
!10692 = !DILocation(line: 513, column: 17, scope: !10685)
!10693 = !DILocation(line: 514, column: 14, scope: !10685)
!10694 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17h6d95391cde4abdf6E", scope: !10483, file: !8136, line: 532, type: !10695, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !10697, retainedNodes: !25)
!10695 = !DISubroutineType(types: !10696)
!10696 = !{!10483}
!10697 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17h6d95391cde4abdf6E", scope: !10483, file: !8136, line: 532, type: !10695, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!10698 = !DILocation(line: 533, column: 17, scope: !10694)
!10699 = !DILocation(line: 541, column: 14, scope: !10694)
!10700 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h5d1668e5f74677a9E", scope: !10483, file: !8136, line: 545, type: !10701, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !10703, retainedNodes: !10704)
!10701 = !DISubroutineType(types: !10702)
!10702 = !{!49, !10482}
!10703 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h5d1668e5f74677a9E", scope: !10483, file: !8136, line: 545, type: !10701, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!10704 = !{!10705}
!10705 = !DILocalVariable(name: "self", arg: 1, scope: !10700, file: !8136, line: 545, type: !10482)
!10706 = !DILocation(line: 545, column: 31, scope: !10700)
!10707 = !DILocation(line: 546, column: 17, scope: !10700)
!10708 = !DILocation(line: 547, column: 14, scope: !10700)
!10709 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h884731cd58e7a980E", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10714)
!10710 = !DINamespace(name: "{impl#0}", scope: !10711)
!10711 = !DINamespace(name: "fmt", scope: !10479)
!10712 = !DISubroutineType(types: !10713)
!10713 = !{!306, !10482}
!10714 = !{!10715}
!10715 = !DILocalVariable(name: "self", arg: 1, scope: !10716, file: !10081, line: 133, type: !10482)
!10716 = !DILexicalBlockFile(scope: !10709, file: !10081, discriminator: 0)
!10717 = !DILocation(line: 133, column: 1, scope: !10716)
!10718 = !DILocation(line: 875, column: 11, scope: !10709)
!10719 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h05b3b1f8e4fc5864E", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10720)
!10720 = !{!10721}
!10721 = !DILocalVariable(name: "self", arg: 1, scope: !10722, file: !10081, line: 133, type: !10482)
!10722 = !DILexicalBlockFile(scope: !10719, file: !10081, discriminator: 0)
!10723 = !DILocation(line: 133, column: 1, scope: !10722)
!10724 = !DILocation(line: 875, column: 11, scope: !10719)
!10725 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17hcf03b0bc8a1e9928E", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10726)
!10726 = !{!10727}
!10727 = !DILocalVariable(name: "self", arg: 1, scope: !10728, file: !10081, line: 133, type: !10482)
!10728 = !DILexicalBlockFile(scope: !10725, file: !10081, discriminator: 0)
!10729 = !DILocation(line: 133, column: 1, scope: !10728)
!10730 = !DILocation(line: 875, column: 11, scope: !10725)
!10731 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h08f611663a2b68f8E", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10732)
!10732 = !{!10733}
!10733 = !DILocalVariable(name: "self", arg: 1, scope: !10734, file: !10081, line: 133, type: !10482)
!10734 = !DILexicalBlockFile(scope: !10731, file: !10081, discriminator: 0)
!10735 = !DILocation(line: 133, column: 1, scope: !10734)
!10736 = !DILocation(line: 875, column: 11, scope: !10731)
!10737 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h54ef11a87e9cb0e7E", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10738)
!10738 = !{!10739}
!10739 = !DILocalVariable(name: "self", arg: 1, scope: !10740, file: !10081, line: 133, type: !10482)
!10740 = !DILexicalBlockFile(scope: !10737, file: !10081, discriminator: 0)
!10741 = !DILocation(line: 133, column: 1, scope: !10740)
!10742 = !DILocation(line: 875, column: 11, scope: !10737)
!10743 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h3cacc31afd51b91bE", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10744)
!10744 = !{!10745}
!10745 = !DILocalVariable(name: "self", arg: 1, scope: !10746, file: !10081, line: 133, type: !10482)
!10746 = !DILexicalBlockFile(scope: !10743, file: !10081, discriminator: 0)
!10747 = !DILocation(line: 133, column: 1, scope: !10746)
!10748 = !DILocation(line: 875, column: 11, scope: !10743)
!10749 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h1c50ef2059702cbdE", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10750)
!10750 = !{!10751}
!10751 = !DILocalVariable(name: "self", arg: 1, scope: !10752, file: !10081, line: 133, type: !10482)
!10752 = !DILexicalBlockFile(scope: !10749, file: !10081, discriminator: 0)
!10753 = !DILocation(line: 133, column: 1, scope: !10752)
!10754 = !DILocation(line: 875, column: 11, scope: !10749)
!10755 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h2c432c880bb24060E", scope: !10710, file: !8136, line: 460, type: !10712, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10756)
!10756 = !{!10757}
!10757 = !DILocalVariable(name: "self", arg: 1, scope: !10758, file: !10081, line: 133, type: !10482)
!10758 = !DILexicalBlockFile(scope: !10755, file: !10081, discriminator: 0)
!10759 = !DILocation(line: 133, column: 1, scope: !10758)
!10760 = !DILocation(line: 875, column: 11, scope: !10755)
!10761 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1d45052b76dfe41E", scope: !10762, file: !8136, line: 434, type: !10764, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10770)
!10762 = !DINamespace(name: "{impl#10}", scope: !10763)
!10763 = !DINamespace(name: "mxcsr", scope: !779)
!10764 = !DISubroutineType(types: !10765)
!10765 = !{!188, !10766, !206}
!10766 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10767, size: 64, align: 64, dwarfAddressSpace: 0)
!10767 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10763, file: !2, size: 32, align: 32, elements: !10768, templateParams: !25, identifier: "23475eb4fb2744e790154496e42fb1d4")
!10768 = !{!10769}
!10769 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10767, file: !2, baseType: !28, size: 32, align: 32)
!10770 = !{!10771, !10772, !10773, !10775, !10777, !10779, !10781, !10783, !10785, !10787, !10789, !10791, !10793, !10795, !10797, !10799, !10801, !10803, !10805, !10807, !10809, !10811, !10813, !10815, !10817, !10819, !10821, !10823, !10825, !10827, !10829, !10831, !10833, !10835, !10837, !10839, !10841, !10843, !10845, !10847, !10849, !10851, !10853, !10855, !10857, !10859, !10861, !10863, !10865, !10867, !10869, !10871, !10873, !10875, !10877, !10879, !10881, !10883, !10885, !10887, !10889, !10891, !10893, !10895, !10897, !10899, !10901, !10903, !10905, !10907, !10909, !10911, !10913, !10915, !10917, !10919, !10921, !10923, !10925, !10927}
!10771 = !DILocalVariable(name: "self", arg: 1, scope: !10761, file: !8136, line: 434, type: !10766)
!10772 = !DILocalVariable(name: "f", arg: 2, scope: !10761, file: !8136, line: 434, type: !206)
!10773 = !DILocalVariable(name: "first", scope: !10774, file: !8136, line: 471, type: !306, align: 1)
!10774 = distinct !DILexicalBlock(scope: !10761, file: !8136, line: 471, column: 17)
!10775 = !DILocalVariable(name: "residual", scope: !10776, file: !8136, line: 475, type: !8151, align: 1)
!10776 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10777 = !DILocalVariable(name: "val", scope: !10778, file: !8136, line: 475, type: !7, align: 1)
!10778 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10779 = !DILocalVariable(name: "residual", scope: !10780, file: !8136, line: 478, type: !8151, align: 1)
!10780 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10781 = !DILocalVariable(name: "val", scope: !10782, file: !8136, line: 478, type: !7, align: 1)
!10782 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10783 = !DILocalVariable(name: "residual", scope: !10784, file: !8136, line: 475, type: !8151, align: 1)
!10784 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10785 = !DILocalVariable(name: "val", scope: !10786, file: !8136, line: 475, type: !7, align: 1)
!10786 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10787 = !DILocalVariable(name: "residual", scope: !10788, file: !8136, line: 478, type: !8151, align: 1)
!10788 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10789 = !DILocalVariable(name: "val", scope: !10790, file: !8136, line: 478, type: !7, align: 1)
!10790 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10791 = !DILocalVariable(name: "residual", scope: !10792, file: !8136, line: 475, type: !8151, align: 1)
!10792 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10793 = !DILocalVariable(name: "val", scope: !10794, file: !8136, line: 475, type: !7, align: 1)
!10794 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10795 = !DILocalVariable(name: "residual", scope: !10796, file: !8136, line: 478, type: !8151, align: 1)
!10796 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10797 = !DILocalVariable(name: "val", scope: !10798, file: !8136, line: 478, type: !7, align: 1)
!10798 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10799 = !DILocalVariable(name: "residual", scope: !10800, file: !8136, line: 475, type: !8151, align: 1)
!10800 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10801 = !DILocalVariable(name: "val", scope: !10802, file: !8136, line: 475, type: !7, align: 1)
!10802 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10803 = !DILocalVariable(name: "residual", scope: !10804, file: !8136, line: 478, type: !8151, align: 1)
!10804 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10805 = !DILocalVariable(name: "val", scope: !10806, file: !8136, line: 478, type: !7, align: 1)
!10806 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10807 = !DILocalVariable(name: "residual", scope: !10808, file: !8136, line: 475, type: !8151, align: 1)
!10808 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10809 = !DILocalVariable(name: "val", scope: !10810, file: !8136, line: 475, type: !7, align: 1)
!10810 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10811 = !DILocalVariable(name: "residual", scope: !10812, file: !8136, line: 478, type: !8151, align: 1)
!10812 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10813 = !DILocalVariable(name: "val", scope: !10814, file: !8136, line: 478, type: !7, align: 1)
!10814 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10815 = !DILocalVariable(name: "residual", scope: !10816, file: !8136, line: 475, type: !8151, align: 1)
!10816 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10817 = !DILocalVariable(name: "val", scope: !10818, file: !8136, line: 475, type: !7, align: 1)
!10818 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10819 = !DILocalVariable(name: "residual", scope: !10820, file: !8136, line: 478, type: !8151, align: 1)
!10820 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10821 = !DILocalVariable(name: "val", scope: !10822, file: !8136, line: 478, type: !7, align: 1)
!10822 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10823 = !DILocalVariable(name: "residual", scope: !10824, file: !8136, line: 475, type: !8151, align: 1)
!10824 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10825 = !DILocalVariable(name: "val", scope: !10826, file: !8136, line: 475, type: !7, align: 1)
!10826 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10827 = !DILocalVariable(name: "residual", scope: !10828, file: !8136, line: 478, type: !8151, align: 1)
!10828 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10829 = !DILocalVariable(name: "val", scope: !10830, file: !8136, line: 478, type: !7, align: 1)
!10830 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10831 = !DILocalVariable(name: "residual", scope: !10832, file: !8136, line: 475, type: !8151, align: 1)
!10832 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10833 = !DILocalVariable(name: "val", scope: !10834, file: !8136, line: 475, type: !7, align: 1)
!10834 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10835 = !DILocalVariable(name: "residual", scope: !10836, file: !8136, line: 478, type: !8151, align: 1)
!10836 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10837 = !DILocalVariable(name: "val", scope: !10838, file: !8136, line: 478, type: !7, align: 1)
!10838 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10839 = !DILocalVariable(name: "residual", scope: !10840, file: !8136, line: 475, type: !8151, align: 1)
!10840 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10841 = !DILocalVariable(name: "val", scope: !10842, file: !8136, line: 475, type: !7, align: 1)
!10842 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10843 = !DILocalVariable(name: "residual", scope: !10844, file: !8136, line: 478, type: !8151, align: 1)
!10844 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10845 = !DILocalVariable(name: "val", scope: !10846, file: !8136, line: 478, type: !7, align: 1)
!10846 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10847 = !DILocalVariable(name: "residual", scope: !10848, file: !8136, line: 475, type: !8151, align: 1)
!10848 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10849 = !DILocalVariable(name: "val", scope: !10850, file: !8136, line: 475, type: !7, align: 1)
!10850 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10851 = !DILocalVariable(name: "residual", scope: !10852, file: !8136, line: 478, type: !8151, align: 1)
!10852 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10853 = !DILocalVariable(name: "val", scope: !10854, file: !8136, line: 478, type: !7, align: 1)
!10854 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10855 = !DILocalVariable(name: "residual", scope: !10856, file: !8136, line: 475, type: !8151, align: 1)
!10856 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10857 = !DILocalVariable(name: "val", scope: !10858, file: !8136, line: 475, type: !7, align: 1)
!10858 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10859 = !DILocalVariable(name: "residual", scope: !10860, file: !8136, line: 478, type: !8151, align: 1)
!10860 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10861 = !DILocalVariable(name: "val", scope: !10862, file: !8136, line: 478, type: !7, align: 1)
!10862 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10863 = !DILocalVariable(name: "residual", scope: !10864, file: !8136, line: 475, type: !8151, align: 1)
!10864 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10865 = !DILocalVariable(name: "val", scope: !10866, file: !8136, line: 475, type: !7, align: 1)
!10866 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10867 = !DILocalVariable(name: "residual", scope: !10868, file: !8136, line: 478, type: !8151, align: 1)
!10868 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10869 = !DILocalVariable(name: "val", scope: !10870, file: !8136, line: 478, type: !7, align: 1)
!10870 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10871 = !DILocalVariable(name: "residual", scope: !10872, file: !8136, line: 475, type: !8151, align: 1)
!10872 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10873 = !DILocalVariable(name: "val", scope: !10874, file: !8136, line: 475, type: !7, align: 1)
!10874 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10875 = !DILocalVariable(name: "residual", scope: !10876, file: !8136, line: 478, type: !8151, align: 1)
!10876 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10877 = !DILocalVariable(name: "val", scope: !10878, file: !8136, line: 478, type: !7, align: 1)
!10878 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10879 = !DILocalVariable(name: "residual", scope: !10880, file: !8136, line: 475, type: !8151, align: 1)
!10880 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10881 = !DILocalVariable(name: "val", scope: !10882, file: !8136, line: 475, type: !7, align: 1)
!10882 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10883 = !DILocalVariable(name: "residual", scope: !10884, file: !8136, line: 478, type: !8151, align: 1)
!10884 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10885 = !DILocalVariable(name: "val", scope: !10886, file: !8136, line: 478, type: !7, align: 1)
!10886 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10887 = !DILocalVariable(name: "residual", scope: !10888, file: !8136, line: 475, type: !8151, align: 1)
!10888 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10889 = !DILocalVariable(name: "val", scope: !10890, file: !8136, line: 475, type: !7, align: 1)
!10890 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10891 = !DILocalVariable(name: "residual", scope: !10892, file: !8136, line: 478, type: !8151, align: 1)
!10892 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10893 = !DILocalVariable(name: "val", scope: !10894, file: !8136, line: 478, type: !7, align: 1)
!10894 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10895 = !DILocalVariable(name: "residual", scope: !10896, file: !8136, line: 475, type: !8151, align: 1)
!10896 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10897 = !DILocalVariable(name: "val", scope: !10898, file: !8136, line: 475, type: !7, align: 1)
!10898 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10899 = !DILocalVariable(name: "residual", scope: !10900, file: !8136, line: 478, type: !8151, align: 1)
!10900 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10901 = !DILocalVariable(name: "val", scope: !10902, file: !8136, line: 478, type: !7, align: 1)
!10902 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10903 = !DILocalVariable(name: "residual", scope: !10904, file: !8136, line: 475, type: !8151, align: 1)
!10904 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 47)
!10905 = !DILocalVariable(name: "val", scope: !10906, file: !8136, line: 475, type: !7, align: 1)
!10906 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 475, column: 29)
!10907 = !DILocalVariable(name: "residual", scope: !10908, file: !8136, line: 478, type: !8151, align: 1)
!10908 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 70)
!10909 = !DILocalVariable(name: "val", scope: !10910, file: !8136, line: 478, type: !7, align: 1)
!10910 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 478, column: 25)
!10911 = !DILocalVariable(name: "extra_bits", scope: !10912, file: !8136, line: 481, type: !28, align: 4)
!10912 = distinct !DILexicalBlock(scope: !10774, file: !8136, line: 481, column: 17)
!10913 = !DILocalVariable(name: "residual", scope: !10914, file: !8136, line: 484, type: !8151, align: 1)
!10914 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 484, column: 43)
!10915 = !DILocalVariable(name: "val", scope: !10916, file: !8136, line: 484, type: !7, align: 1)
!10916 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 484, column: 25)
!10917 = !DILocalVariable(name: "residual", scope: !10918, file: !8136, line: 487, type: !8151, align: 1)
!10918 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 487, column: 38)
!10919 = !DILocalVariable(name: "val", scope: !10920, file: !8136, line: 487, type: !7, align: 1)
!10920 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 487, column: 21)
!10921 = !DILocalVariable(name: "residual", scope: !10922, file: !8136, line: 488, type: !8151, align: 1)
!10922 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 488, column: 70)
!10923 = !DILocalVariable(name: "val", scope: !10924, file: !8136, line: 488, type: !7, align: 1)
!10924 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 488, column: 21)
!10925 = !DILocalVariable(name: "residual", scope: !10926, file: !8136, line: 491, type: !8151, align: 1)
!10926 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 491, column: 43)
!10927 = !DILocalVariable(name: "val", scope: !10928, file: !8136, line: 491, type: !7, align: 1)
!10928 = distinct !DILexicalBlock(scope: !10912, file: !8136, line: 491, column: 21)
!10929 = !DILocation(line: 475, column: 47, scope: !10776)
!10930 = !DILocation(line: 475, column: 29, scope: !10778)
!10931 = !DILocation(line: 478, column: 70, scope: !10780)
!10932 = !DILocation(line: 478, column: 25, scope: !10782)
!10933 = !DILocation(line: 475, column: 47, scope: !10784)
!10934 = !DILocation(line: 475, column: 29, scope: !10786)
!10935 = !DILocation(line: 478, column: 70, scope: !10788)
!10936 = !DILocation(line: 478, column: 25, scope: !10790)
!10937 = !DILocation(line: 475, column: 47, scope: !10792)
!10938 = !DILocation(line: 475, column: 29, scope: !10794)
!10939 = !DILocation(line: 478, column: 70, scope: !10796)
!10940 = !DILocation(line: 478, column: 25, scope: !10798)
!10941 = !DILocation(line: 475, column: 47, scope: !10800)
!10942 = !DILocation(line: 475, column: 29, scope: !10802)
!10943 = !DILocation(line: 478, column: 70, scope: !10804)
!10944 = !DILocation(line: 478, column: 25, scope: !10806)
!10945 = !DILocation(line: 475, column: 47, scope: !10808)
!10946 = !DILocation(line: 475, column: 29, scope: !10810)
!10947 = !DILocation(line: 478, column: 70, scope: !10812)
!10948 = !DILocation(line: 478, column: 25, scope: !10814)
!10949 = !DILocation(line: 475, column: 47, scope: !10816)
!10950 = !DILocation(line: 475, column: 29, scope: !10818)
!10951 = !DILocation(line: 478, column: 70, scope: !10820)
!10952 = !DILocation(line: 478, column: 25, scope: !10822)
!10953 = !DILocation(line: 475, column: 47, scope: !10824)
!10954 = !DILocation(line: 475, column: 29, scope: !10826)
!10955 = !DILocation(line: 478, column: 70, scope: !10828)
!10956 = !DILocation(line: 478, column: 25, scope: !10830)
!10957 = !DILocation(line: 475, column: 47, scope: !10832)
!10958 = !DILocation(line: 475, column: 29, scope: !10834)
!10959 = !DILocation(line: 478, column: 70, scope: !10836)
!10960 = !DILocation(line: 478, column: 25, scope: !10838)
!10961 = !DILocation(line: 475, column: 47, scope: !10840)
!10962 = !DILocation(line: 475, column: 29, scope: !10842)
!10963 = !DILocation(line: 478, column: 70, scope: !10844)
!10964 = !DILocation(line: 478, column: 25, scope: !10846)
!10965 = !DILocation(line: 475, column: 47, scope: !10848)
!10966 = !DILocation(line: 475, column: 29, scope: !10850)
!10967 = !DILocation(line: 478, column: 70, scope: !10852)
!10968 = !DILocation(line: 478, column: 25, scope: !10854)
!10969 = !DILocation(line: 475, column: 47, scope: !10856)
!10970 = !DILocation(line: 475, column: 29, scope: !10858)
!10971 = !DILocation(line: 478, column: 70, scope: !10860)
!10972 = !DILocation(line: 478, column: 25, scope: !10862)
!10973 = !DILocation(line: 475, column: 47, scope: !10864)
!10974 = !DILocation(line: 475, column: 29, scope: !10866)
!10975 = !DILocation(line: 478, column: 70, scope: !10868)
!10976 = !DILocation(line: 478, column: 25, scope: !10870)
!10977 = !DILocation(line: 475, column: 47, scope: !10872)
!10978 = !DILocation(line: 475, column: 29, scope: !10874)
!10979 = !DILocation(line: 478, column: 70, scope: !10876)
!10980 = !DILocation(line: 478, column: 25, scope: !10878)
!10981 = !DILocation(line: 475, column: 47, scope: !10880)
!10982 = !DILocation(line: 475, column: 29, scope: !10882)
!10983 = !DILocation(line: 478, column: 70, scope: !10884)
!10984 = !DILocation(line: 478, column: 25, scope: !10886)
!10985 = !DILocation(line: 475, column: 47, scope: !10888)
!10986 = !DILocation(line: 475, column: 29, scope: !10890)
!10987 = !DILocation(line: 478, column: 70, scope: !10892)
!10988 = !DILocation(line: 478, column: 25, scope: !10894)
!10989 = !DILocation(line: 475, column: 47, scope: !10896)
!10990 = !DILocation(line: 475, column: 29, scope: !10898)
!10991 = !DILocation(line: 478, column: 70, scope: !10900)
!10992 = !DILocation(line: 478, column: 25, scope: !10902)
!10993 = !DILocation(line: 475, column: 47, scope: !10904)
!10994 = !DILocation(line: 475, column: 29, scope: !10906)
!10995 = !DILocation(line: 478, column: 70, scope: !10908)
!10996 = !DILocation(line: 478, column: 25, scope: !10910)
!10997 = !DILocation(line: 484, column: 43, scope: !10914)
!10998 = !DILocation(line: 484, column: 25, scope: !10916)
!10999 = !DILocation(line: 487, column: 38, scope: !10918)
!11000 = !DILocation(line: 487, column: 21, scope: !10920)
!11001 = !DILocation(line: 488, column: 70, scope: !10922)
!11002 = !DILocation(line: 488, column: 21, scope: !10924)
!11003 = !DILocation(line: 491, column: 43, scope: !10926)
!11004 = !DILocation(line: 491, column: 21, scope: !10928)
!11005 = !DILocation(line: 434, column: 20, scope: !10761)
!11006 = !DILocation(line: 434, column: 27, scope: !10761)
!11007 = !DILocation(line: 471, column: 21, scope: !10774)
!11008 = !DILocation(line: 481, column: 21, scope: !10912)
!11009 = !DILocation(line: 471, column: 33, scope: !10761)
!11010 = !DILocation(line: 473, column: 46, scope: !10774)
!11011 = !DILocation(line: 474, column: 29, scope: !10774)
!11012 = !DILocation(line: 474, column: 28, scope: !10774)
!11013 = !DILocation(line: 477, column: 25, scope: !10774)
!11014 = !DILocation(line: 478, column: 25, scope: !10774)
!11015 = !DILocation(line: 475, column: 29, scope: !10774)
!11016 = !DILocation(line: 475, column: 29, scope: !10776)
!11017 = !DILocation(line: 494, column: 14, scope: !10761)
!11018 = !DILocation(line: 478, column: 25, scope: !10780)
!11019 = !DILocation(line: 475, column: 29, scope: !10784)
!11020 = !DILocation(line: 478, column: 25, scope: !10788)
!11021 = !DILocation(line: 475, column: 29, scope: !10792)
!11022 = !DILocation(line: 478, column: 25, scope: !10796)
!11023 = !DILocation(line: 475, column: 29, scope: !10800)
!11024 = !DILocation(line: 478, column: 25, scope: !10804)
!11025 = !DILocation(line: 475, column: 29, scope: !10808)
!11026 = !DILocation(line: 478, column: 25, scope: !10812)
!11027 = !DILocation(line: 475, column: 29, scope: !10816)
!11028 = !DILocation(line: 478, column: 25, scope: !10820)
!11029 = !DILocation(line: 475, column: 29, scope: !10824)
!11030 = !DILocation(line: 478, column: 25, scope: !10828)
!11031 = !DILocation(line: 475, column: 29, scope: !10832)
!11032 = !DILocation(line: 478, column: 25, scope: !10836)
!11033 = !DILocation(line: 475, column: 29, scope: !10840)
!11034 = !DILocation(line: 478, column: 25, scope: !10844)
!11035 = !DILocation(line: 475, column: 29, scope: !10848)
!11036 = !DILocation(line: 478, column: 25, scope: !10852)
!11037 = !DILocation(line: 475, column: 29, scope: !10856)
!11038 = !DILocation(line: 478, column: 25, scope: !10860)
!11039 = !DILocation(line: 475, column: 29, scope: !10864)
!11040 = !DILocation(line: 478, column: 25, scope: !10868)
!11041 = !DILocation(line: 475, column: 29, scope: !10872)
!11042 = !DILocation(line: 478, column: 25, scope: !10876)
!11043 = !DILocation(line: 475, column: 29, scope: !10880)
!11044 = !DILocation(line: 478, column: 25, scope: !10884)
!11045 = !DILocation(line: 475, column: 29, scope: !10888)
!11046 = !DILocation(line: 478, column: 25, scope: !10892)
!11047 = !DILocation(line: 475, column: 29, scope: !10896)
!11048 = !DILocation(line: 478, column: 25, scope: !10900)
!11049 = !DILocation(line: 481, column: 34, scope: !10774)
!11050 = !DILocation(line: 481, column: 47, scope: !10774)
!11051 = !DILocation(line: 481, column: 46, scope: !10774)
!11052 = !DILocation(line: 482, column: 20, scope: !10912)
!11053 = !DILocation(line: 475, column: 29, scope: !10904)
!11054 = !DILocation(line: 478, column: 25, scope: !10908)
!11055 = !DILocation(line: 490, column: 20, scope: !10912)
!11056 = !DILocation(line: 483, column: 25, scope: !10912)
!11057 = !DILocation(line: 483, column: 24, scope: !10912)
!11058 = !DILocation(line: 486, column: 21, scope: !10912)
!11059 = !DILocation(line: 487, column: 21, scope: !10912)
!11060 = !DILocation(line: 484, column: 25, scope: !10912)
!11061 = !DILocation(line: 484, column: 25, scope: !10914)
!11062 = !DILocation(line: 488, column: 21, scope: !10912)
!11063 = !DILocation(line: 487, column: 21, scope: !10918)
!11064 = !DILocation(line: 488, column: 21, scope: !10922)
!11065 = !DILocation(line: 493, column: 17, scope: !10912)
!11066 = !DILocation(line: 491, column: 21, scope: !10912)
!11067 = !DILocation(line: 491, column: 21, scope: !10926)
!11068 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h44de68e14847d1e0E", scope: !11069, file: !8136, line: 497, type: !10764, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11070)
!11069 = !DINamespace(name: "{impl#11}", scope: !10763)
!11070 = !{!11071, !11072}
!11071 = !DILocalVariable(name: "self", arg: 1, scope: !11068, file: !8136, line: 497, type: !10766)
!11072 = !DILocalVariable(name: "f", arg: 2, scope: !11068, file: !8136, line: 497, type: !206)
!11073 = !DILocation(line: 497, column: 20, scope: !11068)
!11074 = !DILocation(line: 497, column: 27, scope: !11068)
!11075 = !DILocation(line: 498, column: 17, scope: !11068)
!11076 = !DILocation(line: 499, column: 14, scope: !11068)
!11077 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17hb45d8c2d8a59cba0E", scope: !11078, file: !8136, line: 502, type: !10764, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11079)
!11078 = !DINamespace(name: "{impl#12}", scope: !10763)
!11079 = !{!11080, !11081}
!11080 = !DILocalVariable(name: "self", arg: 1, scope: !11077, file: !8136, line: 502, type: !10766)
!11081 = !DILocalVariable(name: "f", arg: 2, scope: !11077, file: !8136, line: 502, type: !206)
!11082 = !DILocation(line: 502, column: 20, scope: !11077)
!11083 = !DILocation(line: 502, column: 27, scope: !11077)
!11084 = !DILocation(line: 503, column: 17, scope: !11077)
!11085 = !DILocation(line: 504, column: 14, scope: !11077)
!11086 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h318dcc6ea8977ce4E", scope: !11087, file: !8136, line: 507, type: !10764, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11088)
!11087 = !DINamespace(name: "{impl#13}", scope: !10763)
!11088 = !{!11089, !11090}
!11089 = !DILocalVariable(name: "self", arg: 1, scope: !11086, file: !8136, line: 507, type: !10766)
!11090 = !DILocalVariable(name: "f", arg: 2, scope: !11086, file: !8136, line: 507, type: !206)
!11091 = !DILocation(line: 507, column: 20, scope: !11086)
!11092 = !DILocation(line: 507, column: 27, scope: !11086)
!11093 = !DILocation(line: 508, column: 17, scope: !11086)
!11094 = !DILocation(line: 509, column: 14, scope: !11086)
!11095 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hd1ef3101197f5a64E", scope: !11096, file: !8136, line: 512, type: !10764, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11097)
!11096 = !DINamespace(name: "{impl#14}", scope: !10763)
!11097 = !{!11098, !11099}
!11098 = !DILocalVariable(name: "self", arg: 1, scope: !11095, file: !8136, line: 512, type: !10766)
!11099 = !DILocalVariable(name: "f", arg: 2, scope: !11095, file: !8136, line: 512, type: !206)
!11100 = !DILocation(line: 512, column: 20, scope: !11095)
!11101 = !DILocation(line: 512, column: 27, scope: !11095)
!11102 = !DILocation(line: 513, column: 17, scope: !11095)
!11103 = !DILocation(line: 514, column: 14, scope: !11095)
!11104 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h49980ccaaf3f068aE", scope: !10767, file: !8136, line: 532, type: !11105, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !11107, retainedNodes: !25)
!11105 = !DISubroutineType(types: !11106)
!11106 = !{!10767}
!11107 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h49980ccaaf3f068aE", scope: !10767, file: !8136, line: 532, type: !11105, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!11108 = !DILocation(line: 533, column: 17, scope: !11104)
!11109 = !DILocation(line: 541, column: 14, scope: !11104)
!11110 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17h44988226d0ed2439E", scope: !10767, file: !8136, line: 545, type: !11111, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !11113, retainedNodes: !11114)
!11111 = !DISubroutineType(types: !11112)
!11112 = !{!28, !10766}
!11113 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17h44988226d0ed2439E", scope: !10767, file: !8136, line: 545, type: !11111, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!11114 = !{!11115}
!11115 = !DILocalVariable(name: "self", arg: 1, scope: !11110, file: !8136, line: 545, type: !10766)
!11116 = !DILocation(line: 545, column: 31, scope: !11110)
!11117 = !DILocation(line: 546, column: 17, scope: !11110)
!11118 = !DILocation(line: 547, column: 14, scope: !11110)
!11119 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h78362012f9c11476E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11124)
!11120 = !DINamespace(name: "{impl#0}", scope: !11121)
!11121 = !DINamespace(name: "fmt", scope: !10762)
!11122 = !DISubroutineType(types: !11123)
!11123 = !{!306, !10766}
!11124 = !{!11125}
!11125 = !DILocalVariable(name: "self", arg: 1, scope: !11126, file: !11127, line: 8, type: !10766)
!11126 = !DILexicalBlockFile(scope: !11119, file: !11127, discriminator: 0)
!11127 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11128 = !DILocation(line: 8, column: 1, scope: !11126)
!11129 = !DILocation(line: 875, column: 11, scope: !11119)
!11130 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hf73acc4ca0cffb3fE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11131)
!11131 = !{!11132}
!11132 = !DILocalVariable(name: "self", arg: 1, scope: !11133, file: !11127, line: 8, type: !10766)
!11133 = !DILexicalBlockFile(scope: !11130, file: !11127, discriminator: 0)
!11134 = !DILocation(line: 8, column: 1, scope: !11133)
!11135 = !DILocation(line: 875, column: 11, scope: !11130)
!11136 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h861d942cc18a846fE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11137)
!11137 = !{!11138}
!11138 = !DILocalVariable(name: "self", arg: 1, scope: !11139, file: !11127, line: 8, type: !10766)
!11139 = !DILexicalBlockFile(scope: !11136, file: !11127, discriminator: 0)
!11140 = !DILocation(line: 8, column: 1, scope: !11139)
!11141 = !DILocation(line: 875, column: 11, scope: !11136)
!11142 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h1961e2184bbad9beE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11143)
!11143 = !{!11144}
!11144 = !DILocalVariable(name: "self", arg: 1, scope: !11145, file: !11127, line: 8, type: !10766)
!11145 = !DILexicalBlockFile(scope: !11142, file: !11127, discriminator: 0)
!11146 = !DILocation(line: 8, column: 1, scope: !11145)
!11147 = !DILocation(line: 875, column: 11, scope: !11142)
!11148 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17heed730042994288aE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11149)
!11149 = !{!11150}
!11150 = !DILocalVariable(name: "self", arg: 1, scope: !11151, file: !11127, line: 8, type: !10766)
!11151 = !DILexicalBlockFile(scope: !11148, file: !11127, discriminator: 0)
!11152 = !DILocation(line: 8, column: 1, scope: !11151)
!11153 = !DILocation(line: 875, column: 11, scope: !11148)
!11154 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h45eb09e1a7437960E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11155)
!11155 = !{!11156}
!11156 = !DILocalVariable(name: "self", arg: 1, scope: !11157, file: !11127, line: 8, type: !10766)
!11157 = !DILexicalBlockFile(scope: !11154, file: !11127, discriminator: 0)
!11158 = !DILocation(line: 8, column: 1, scope: !11157)
!11159 = !DILocation(line: 875, column: 11, scope: !11154)
!11160 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h4a677ce56823df0eE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11161)
!11161 = !{!11162}
!11162 = !DILocalVariable(name: "self", arg: 1, scope: !11163, file: !11127, line: 8, type: !10766)
!11163 = !DILexicalBlockFile(scope: !11160, file: !11127, discriminator: 0)
!11164 = !DILocation(line: 8, column: 1, scope: !11163)
!11165 = !DILocation(line: 875, column: 11, scope: !11160)
!11166 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h8965b03d9178aac4E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11167)
!11167 = !{!11168}
!11168 = !DILocalVariable(name: "self", arg: 1, scope: !11169, file: !11127, line: 8, type: !10766)
!11169 = !DILexicalBlockFile(scope: !11166, file: !11127, discriminator: 0)
!11170 = !DILocation(line: 8, column: 1, scope: !11169)
!11171 = !DILocation(line: 875, column: 11, scope: !11166)
!11172 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h60789be4fe61bfabE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11173)
!11173 = !{!11174}
!11174 = !DILocalVariable(name: "self", arg: 1, scope: !11175, file: !11127, line: 8, type: !10766)
!11175 = !DILexicalBlockFile(scope: !11172, file: !11127, discriminator: 0)
!11176 = !DILocation(line: 8, column: 1, scope: !11175)
!11177 = !DILocation(line: 875, column: 11, scope: !11172)
!11178 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17hbd2b1f9802ef7087E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11179)
!11179 = !{!11180}
!11180 = !DILocalVariable(name: "self", arg: 1, scope: !11181, file: !11127, line: 8, type: !10766)
!11181 = !DILexicalBlockFile(scope: !11178, file: !11127, discriminator: 0)
!11182 = !DILocation(line: 8, column: 1, scope: !11181)
!11183 = !DILocation(line: 875, column: 11, scope: !11178)
!11184 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h37a2b71e105ff3b4E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11185)
!11185 = !{!11186}
!11186 = !DILocalVariable(name: "self", arg: 1, scope: !11187, file: !11127, line: 8, type: !10766)
!11187 = !DILexicalBlockFile(scope: !11184, file: !11127, discriminator: 0)
!11188 = !DILocation(line: 8, column: 1, scope: !11187)
!11189 = !DILocation(line: 875, column: 11, scope: !11184)
!11190 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h61a6c3c2795ac3daE", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11191)
!11191 = !{!11192}
!11192 = !DILocalVariable(name: "self", arg: 1, scope: !11193, file: !11127, line: 8, type: !10766)
!11193 = !DILexicalBlockFile(scope: !11190, file: !11127, discriminator: 0)
!11194 = !DILocation(line: 8, column: 1, scope: !11193)
!11195 = !DILocation(line: 875, column: 11, scope: !11190)
!11196 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hbef8e8ea4835e992E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11197)
!11197 = !{!11198}
!11198 = !DILocalVariable(name: "self", arg: 1, scope: !11199, file: !11127, line: 8, type: !10766)
!11199 = !DILexicalBlockFile(scope: !11196, file: !11127, discriminator: 0)
!11200 = !DILocation(line: 8, column: 1, scope: !11199)
!11201 = !DILocation(line: 875, column: 11, scope: !11196)
!11202 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h5661b8db5b8ffe10E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11203)
!11203 = !{!11204}
!11204 = !DILocalVariable(name: "self", arg: 1, scope: !11205, file: !11127, line: 8, type: !10766)
!11205 = !DILexicalBlockFile(scope: !11202, file: !11127, discriminator: 0)
!11206 = !DILocation(line: 8, column: 1, scope: !11205)
!11207 = !DILocation(line: 875, column: 11, scope: !11202)
!11208 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hcd013604983e9714E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11209)
!11209 = !{!11210}
!11210 = !DILocalVariable(name: "self", arg: 1, scope: !11211, file: !11127, line: 8, type: !10766)
!11211 = !DILexicalBlockFile(scope: !11208, file: !11127, discriminator: 0)
!11212 = !DILocation(line: 8, column: 1, scope: !11211)
!11213 = !DILocation(line: 875, column: 11, scope: !11208)
!11214 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hd1e74a96ffa68146E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11215)
!11215 = !{!11216}
!11216 = !DILocalVariable(name: "self", arg: 1, scope: !11217, file: !11127, line: 8, type: !10766)
!11217 = !DILexicalBlockFile(scope: !11214, file: !11127, discriminator: 0)
!11218 = !DILocation(line: 8, column: 1, scope: !11217)
!11219 = !DILocation(line: 875, column: 11, scope: !11214)
!11220 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17hf25c16dc8f074df1E", scope: !11120, file: !8136, line: 460, type: !11122, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11221)
!11221 = !{!11222}
!11222 = !DILocalVariable(name: "self", arg: 1, scope: !11223, file: !11127, line: 8, type: !10766)
!11223 = !DILexicalBlockFile(scope: !11220, file: !11127, discriminator: 0)
!11224 = !DILocation(line: 8, column: 1, scope: !11223)
!11225 = !DILocation(line: 875, column: 11, scope: !11220)
!11226 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c8e295f3a22602fE", scope: !11227, file: !8136, line: 434, type: !11229, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11235)
!11227 = !DINamespace(name: "{impl#9}", scope: !11228)
!11228 = !DINamespace(name: "rflags", scope: !779)
!11229 = !DISubroutineType(types: !11230)
!11230 = !{!188, !11231, !206}
!11231 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11232, size: 64, align: 64, dwarfAddressSpace: 0)
!11232 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11228, file: !2, size: 64, align: 64, elements: !11233, templateParams: !25, identifier: "77cf30ca8d9b11837407c165f74e92a3")
!11233 = !{!11234}
!11234 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11232, file: !2, baseType: !49, size: 64, align: 64)
!11235 = !{!11236, !11237, !11238, !11240, !11242, !11244, !11246, !11248, !11250, !11252, !11254, !11256, !11258, !11260, !11262, !11264, !11266, !11268, !11270, !11272, !11274, !11276, !11278, !11280, !11282, !11284, !11286, !11288, !11290, !11292, !11294, !11296, !11298, !11300, !11302, !11304, !11306, !11308, !11310, !11312, !11314, !11316, !11318, !11320, !11322, !11324, !11326, !11328, !11330, !11332, !11334, !11336, !11338, !11340, !11342, !11344, !11346, !11348, !11350, !11352, !11354, !11356, !11358, !11360, !11362, !11364, !11366, !11368, !11370, !11372, !11374, !11376, !11378, !11380, !11382, !11384, !11386, !11388, !11390, !11392, !11394, !11396, !11398, !11400}
!11236 = !DILocalVariable(name: "self", arg: 1, scope: !11226, file: !8136, line: 434, type: !11231)
!11237 = !DILocalVariable(name: "f", arg: 2, scope: !11226, file: !8136, line: 434, type: !206)
!11238 = !DILocalVariable(name: "first", scope: !11239, file: !8136, line: 471, type: !306, align: 1)
!11239 = distinct !DILexicalBlock(scope: !11226, file: !8136, line: 471, column: 17)
!11240 = !DILocalVariable(name: "residual", scope: !11241, file: !8136, line: 475, type: !8151, align: 1)
!11241 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11242 = !DILocalVariable(name: "val", scope: !11243, file: !8136, line: 475, type: !7, align: 1)
!11243 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11244 = !DILocalVariable(name: "residual", scope: !11245, file: !8136, line: 478, type: !8151, align: 1)
!11245 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11246 = !DILocalVariable(name: "val", scope: !11247, file: !8136, line: 478, type: !7, align: 1)
!11247 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11248 = !DILocalVariable(name: "residual", scope: !11249, file: !8136, line: 475, type: !8151, align: 1)
!11249 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11250 = !DILocalVariable(name: "val", scope: !11251, file: !8136, line: 475, type: !7, align: 1)
!11251 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11252 = !DILocalVariable(name: "residual", scope: !11253, file: !8136, line: 478, type: !8151, align: 1)
!11253 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11254 = !DILocalVariable(name: "val", scope: !11255, file: !8136, line: 478, type: !7, align: 1)
!11255 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11256 = !DILocalVariable(name: "residual", scope: !11257, file: !8136, line: 475, type: !8151, align: 1)
!11257 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11258 = !DILocalVariable(name: "val", scope: !11259, file: !8136, line: 475, type: !7, align: 1)
!11259 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11260 = !DILocalVariable(name: "residual", scope: !11261, file: !8136, line: 478, type: !8151, align: 1)
!11261 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11262 = !DILocalVariable(name: "val", scope: !11263, file: !8136, line: 478, type: !7, align: 1)
!11263 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11264 = !DILocalVariable(name: "residual", scope: !11265, file: !8136, line: 475, type: !8151, align: 1)
!11265 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11266 = !DILocalVariable(name: "val", scope: !11267, file: !8136, line: 475, type: !7, align: 1)
!11267 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11268 = !DILocalVariable(name: "residual", scope: !11269, file: !8136, line: 478, type: !8151, align: 1)
!11269 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11270 = !DILocalVariable(name: "val", scope: !11271, file: !8136, line: 478, type: !7, align: 1)
!11271 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11272 = !DILocalVariable(name: "residual", scope: !11273, file: !8136, line: 475, type: !8151, align: 1)
!11273 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11274 = !DILocalVariable(name: "val", scope: !11275, file: !8136, line: 475, type: !7, align: 1)
!11275 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11276 = !DILocalVariable(name: "residual", scope: !11277, file: !8136, line: 478, type: !8151, align: 1)
!11277 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11278 = !DILocalVariable(name: "val", scope: !11279, file: !8136, line: 478, type: !7, align: 1)
!11279 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11280 = !DILocalVariable(name: "residual", scope: !11281, file: !8136, line: 475, type: !8151, align: 1)
!11281 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11282 = !DILocalVariable(name: "val", scope: !11283, file: !8136, line: 475, type: !7, align: 1)
!11283 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11284 = !DILocalVariable(name: "residual", scope: !11285, file: !8136, line: 478, type: !8151, align: 1)
!11285 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11286 = !DILocalVariable(name: "val", scope: !11287, file: !8136, line: 478, type: !7, align: 1)
!11287 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11288 = !DILocalVariable(name: "residual", scope: !11289, file: !8136, line: 475, type: !8151, align: 1)
!11289 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11290 = !DILocalVariable(name: "val", scope: !11291, file: !8136, line: 475, type: !7, align: 1)
!11291 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11292 = !DILocalVariable(name: "residual", scope: !11293, file: !8136, line: 478, type: !8151, align: 1)
!11293 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11294 = !DILocalVariable(name: "val", scope: !11295, file: !8136, line: 478, type: !7, align: 1)
!11295 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11296 = !DILocalVariable(name: "residual", scope: !11297, file: !8136, line: 475, type: !8151, align: 1)
!11297 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11298 = !DILocalVariable(name: "val", scope: !11299, file: !8136, line: 475, type: !7, align: 1)
!11299 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11300 = !DILocalVariable(name: "residual", scope: !11301, file: !8136, line: 478, type: !8151, align: 1)
!11301 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11302 = !DILocalVariable(name: "val", scope: !11303, file: !8136, line: 478, type: !7, align: 1)
!11303 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11304 = !DILocalVariable(name: "residual", scope: !11305, file: !8136, line: 475, type: !8151, align: 1)
!11305 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11306 = !DILocalVariable(name: "val", scope: !11307, file: !8136, line: 475, type: !7, align: 1)
!11307 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11308 = !DILocalVariable(name: "residual", scope: !11309, file: !8136, line: 478, type: !8151, align: 1)
!11309 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11310 = !DILocalVariable(name: "val", scope: !11311, file: !8136, line: 478, type: !7, align: 1)
!11311 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11312 = !DILocalVariable(name: "residual", scope: !11313, file: !8136, line: 475, type: !8151, align: 1)
!11313 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11314 = !DILocalVariable(name: "val", scope: !11315, file: !8136, line: 475, type: !7, align: 1)
!11315 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11316 = !DILocalVariable(name: "residual", scope: !11317, file: !8136, line: 478, type: !8151, align: 1)
!11317 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11318 = !DILocalVariable(name: "val", scope: !11319, file: !8136, line: 478, type: !7, align: 1)
!11319 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11320 = !DILocalVariable(name: "residual", scope: !11321, file: !8136, line: 475, type: !8151, align: 1)
!11321 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11322 = !DILocalVariable(name: "val", scope: !11323, file: !8136, line: 475, type: !7, align: 1)
!11323 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11324 = !DILocalVariable(name: "residual", scope: !11325, file: !8136, line: 478, type: !8151, align: 1)
!11325 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11326 = !DILocalVariable(name: "val", scope: !11327, file: !8136, line: 478, type: !7, align: 1)
!11327 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11328 = !DILocalVariable(name: "residual", scope: !11329, file: !8136, line: 475, type: !8151, align: 1)
!11329 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11330 = !DILocalVariable(name: "val", scope: !11331, file: !8136, line: 475, type: !7, align: 1)
!11331 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11332 = !DILocalVariable(name: "residual", scope: !11333, file: !8136, line: 478, type: !8151, align: 1)
!11333 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11334 = !DILocalVariable(name: "val", scope: !11335, file: !8136, line: 478, type: !7, align: 1)
!11335 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11336 = !DILocalVariable(name: "residual", scope: !11337, file: !8136, line: 475, type: !8151, align: 1)
!11337 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11338 = !DILocalVariable(name: "val", scope: !11339, file: !8136, line: 475, type: !7, align: 1)
!11339 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11340 = !DILocalVariable(name: "residual", scope: !11341, file: !8136, line: 478, type: !8151, align: 1)
!11341 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11342 = !DILocalVariable(name: "val", scope: !11343, file: !8136, line: 478, type: !7, align: 1)
!11343 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11344 = !DILocalVariable(name: "residual", scope: !11345, file: !8136, line: 475, type: !8151, align: 1)
!11345 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11346 = !DILocalVariable(name: "val", scope: !11347, file: !8136, line: 475, type: !7, align: 1)
!11347 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11348 = !DILocalVariable(name: "residual", scope: !11349, file: !8136, line: 478, type: !8151, align: 1)
!11349 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11350 = !DILocalVariable(name: "val", scope: !11351, file: !8136, line: 478, type: !7, align: 1)
!11351 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11352 = !DILocalVariable(name: "residual", scope: !11353, file: !8136, line: 475, type: !8151, align: 1)
!11353 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11354 = !DILocalVariable(name: "val", scope: !11355, file: !8136, line: 475, type: !7, align: 1)
!11355 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11356 = !DILocalVariable(name: "residual", scope: !11357, file: !8136, line: 478, type: !8151, align: 1)
!11357 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11358 = !DILocalVariable(name: "val", scope: !11359, file: !8136, line: 478, type: !7, align: 1)
!11359 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11360 = !DILocalVariable(name: "residual", scope: !11361, file: !8136, line: 475, type: !8151, align: 1)
!11361 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11362 = !DILocalVariable(name: "val", scope: !11363, file: !8136, line: 475, type: !7, align: 1)
!11363 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11364 = !DILocalVariable(name: "residual", scope: !11365, file: !8136, line: 478, type: !8151, align: 1)
!11365 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11366 = !DILocalVariable(name: "val", scope: !11367, file: !8136, line: 478, type: !7, align: 1)
!11367 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11368 = !DILocalVariable(name: "residual", scope: !11369, file: !8136, line: 475, type: !8151, align: 1)
!11369 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11370 = !DILocalVariable(name: "val", scope: !11371, file: !8136, line: 475, type: !7, align: 1)
!11371 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11372 = !DILocalVariable(name: "residual", scope: !11373, file: !8136, line: 478, type: !8151, align: 1)
!11373 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11374 = !DILocalVariable(name: "val", scope: !11375, file: !8136, line: 478, type: !7, align: 1)
!11375 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11376 = !DILocalVariable(name: "residual", scope: !11377, file: !8136, line: 475, type: !8151, align: 1)
!11377 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 47)
!11378 = !DILocalVariable(name: "val", scope: !11379, file: !8136, line: 475, type: !7, align: 1)
!11379 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 475, column: 29)
!11380 = !DILocalVariable(name: "residual", scope: !11381, file: !8136, line: 478, type: !8151, align: 1)
!11381 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 70)
!11382 = !DILocalVariable(name: "val", scope: !11383, file: !8136, line: 478, type: !7, align: 1)
!11383 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 478, column: 25)
!11384 = !DILocalVariable(name: "extra_bits", scope: !11385, file: !8136, line: 481, type: !49, align: 8)
!11385 = distinct !DILexicalBlock(scope: !11239, file: !8136, line: 481, column: 17)
!11386 = !DILocalVariable(name: "residual", scope: !11387, file: !8136, line: 484, type: !8151, align: 1)
!11387 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 484, column: 43)
!11388 = !DILocalVariable(name: "val", scope: !11389, file: !8136, line: 484, type: !7, align: 1)
!11389 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 484, column: 25)
!11390 = !DILocalVariable(name: "residual", scope: !11391, file: !8136, line: 487, type: !8151, align: 1)
!11391 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 487, column: 38)
!11392 = !DILocalVariable(name: "val", scope: !11393, file: !8136, line: 487, type: !7, align: 1)
!11393 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 487, column: 21)
!11394 = !DILocalVariable(name: "residual", scope: !11395, file: !8136, line: 488, type: !8151, align: 1)
!11395 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 488, column: 70)
!11396 = !DILocalVariable(name: "val", scope: !11397, file: !8136, line: 488, type: !7, align: 1)
!11397 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 488, column: 21)
!11398 = !DILocalVariable(name: "residual", scope: !11399, file: !8136, line: 491, type: !8151, align: 1)
!11399 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 491, column: 43)
!11400 = !DILocalVariable(name: "val", scope: !11401, file: !8136, line: 491, type: !7, align: 1)
!11401 = distinct !DILexicalBlock(scope: !11385, file: !8136, line: 491, column: 21)
!11402 = !DILocation(line: 475, column: 47, scope: !11241)
!11403 = !DILocation(line: 475, column: 29, scope: !11243)
!11404 = !DILocation(line: 478, column: 70, scope: !11245)
!11405 = !DILocation(line: 478, column: 25, scope: !11247)
!11406 = !DILocation(line: 475, column: 47, scope: !11249)
!11407 = !DILocation(line: 475, column: 29, scope: !11251)
!11408 = !DILocation(line: 478, column: 70, scope: !11253)
!11409 = !DILocation(line: 478, column: 25, scope: !11255)
!11410 = !DILocation(line: 475, column: 47, scope: !11257)
!11411 = !DILocation(line: 475, column: 29, scope: !11259)
!11412 = !DILocation(line: 478, column: 70, scope: !11261)
!11413 = !DILocation(line: 478, column: 25, scope: !11263)
!11414 = !DILocation(line: 475, column: 47, scope: !11265)
!11415 = !DILocation(line: 475, column: 29, scope: !11267)
!11416 = !DILocation(line: 478, column: 70, scope: !11269)
!11417 = !DILocation(line: 478, column: 25, scope: !11271)
!11418 = !DILocation(line: 475, column: 47, scope: !11273)
!11419 = !DILocation(line: 475, column: 29, scope: !11275)
!11420 = !DILocation(line: 478, column: 70, scope: !11277)
!11421 = !DILocation(line: 478, column: 25, scope: !11279)
!11422 = !DILocation(line: 475, column: 47, scope: !11281)
!11423 = !DILocation(line: 475, column: 29, scope: !11283)
!11424 = !DILocation(line: 478, column: 70, scope: !11285)
!11425 = !DILocation(line: 478, column: 25, scope: !11287)
!11426 = !DILocation(line: 475, column: 47, scope: !11289)
!11427 = !DILocation(line: 475, column: 29, scope: !11291)
!11428 = !DILocation(line: 478, column: 70, scope: !11293)
!11429 = !DILocation(line: 478, column: 25, scope: !11295)
!11430 = !DILocation(line: 475, column: 47, scope: !11297)
!11431 = !DILocation(line: 475, column: 29, scope: !11299)
!11432 = !DILocation(line: 478, column: 70, scope: !11301)
!11433 = !DILocation(line: 478, column: 25, scope: !11303)
!11434 = !DILocation(line: 475, column: 47, scope: !11305)
!11435 = !DILocation(line: 475, column: 29, scope: !11307)
!11436 = !DILocation(line: 478, column: 70, scope: !11309)
!11437 = !DILocation(line: 478, column: 25, scope: !11311)
!11438 = !DILocation(line: 475, column: 47, scope: !11313)
!11439 = !DILocation(line: 475, column: 29, scope: !11315)
!11440 = !DILocation(line: 478, column: 70, scope: !11317)
!11441 = !DILocation(line: 478, column: 25, scope: !11319)
!11442 = !DILocation(line: 475, column: 47, scope: !11321)
!11443 = !DILocation(line: 475, column: 29, scope: !11323)
!11444 = !DILocation(line: 478, column: 70, scope: !11325)
!11445 = !DILocation(line: 478, column: 25, scope: !11327)
!11446 = !DILocation(line: 475, column: 47, scope: !11329)
!11447 = !DILocation(line: 475, column: 29, scope: !11331)
!11448 = !DILocation(line: 478, column: 70, scope: !11333)
!11449 = !DILocation(line: 478, column: 25, scope: !11335)
!11450 = !DILocation(line: 475, column: 47, scope: !11337)
!11451 = !DILocation(line: 475, column: 29, scope: !11339)
!11452 = !DILocation(line: 478, column: 70, scope: !11341)
!11453 = !DILocation(line: 478, column: 25, scope: !11343)
!11454 = !DILocation(line: 475, column: 47, scope: !11345)
!11455 = !DILocation(line: 475, column: 29, scope: !11347)
!11456 = !DILocation(line: 478, column: 70, scope: !11349)
!11457 = !DILocation(line: 478, column: 25, scope: !11351)
!11458 = !DILocation(line: 475, column: 47, scope: !11353)
!11459 = !DILocation(line: 475, column: 29, scope: !11355)
!11460 = !DILocation(line: 478, column: 70, scope: !11357)
!11461 = !DILocation(line: 478, column: 25, scope: !11359)
!11462 = !DILocation(line: 475, column: 47, scope: !11361)
!11463 = !DILocation(line: 475, column: 29, scope: !11363)
!11464 = !DILocation(line: 478, column: 70, scope: !11365)
!11465 = !DILocation(line: 478, column: 25, scope: !11367)
!11466 = !DILocation(line: 475, column: 47, scope: !11369)
!11467 = !DILocation(line: 475, column: 29, scope: !11371)
!11468 = !DILocation(line: 478, column: 70, scope: !11373)
!11469 = !DILocation(line: 478, column: 25, scope: !11375)
!11470 = !DILocation(line: 475, column: 47, scope: !11377)
!11471 = !DILocation(line: 475, column: 29, scope: !11379)
!11472 = !DILocation(line: 478, column: 70, scope: !11381)
!11473 = !DILocation(line: 478, column: 25, scope: !11383)
!11474 = !DILocation(line: 484, column: 43, scope: !11387)
!11475 = !DILocation(line: 484, column: 25, scope: !11389)
!11476 = !DILocation(line: 487, column: 38, scope: !11391)
!11477 = !DILocation(line: 487, column: 21, scope: !11393)
!11478 = !DILocation(line: 488, column: 70, scope: !11395)
!11479 = !DILocation(line: 488, column: 21, scope: !11397)
!11480 = !DILocation(line: 491, column: 43, scope: !11399)
!11481 = !DILocation(line: 491, column: 21, scope: !11401)
!11482 = !DILocation(line: 434, column: 20, scope: !11226)
!11483 = !DILocation(line: 434, column: 27, scope: !11226)
!11484 = !DILocation(line: 471, column: 21, scope: !11239)
!11485 = !DILocation(line: 481, column: 21, scope: !11385)
!11486 = !DILocation(line: 471, column: 33, scope: !11226)
!11487 = !DILocation(line: 473, column: 46, scope: !11239)
!11488 = !DILocation(line: 474, column: 29, scope: !11239)
!11489 = !DILocation(line: 474, column: 28, scope: !11239)
!11490 = !DILocation(line: 477, column: 25, scope: !11239)
!11491 = !DILocation(line: 478, column: 25, scope: !11239)
!11492 = !DILocation(line: 475, column: 29, scope: !11239)
!11493 = !DILocation(line: 475, column: 29, scope: !11241)
!11494 = !DILocation(line: 494, column: 14, scope: !11226)
!11495 = !DILocation(line: 478, column: 25, scope: !11245)
!11496 = !DILocation(line: 475, column: 29, scope: !11249)
!11497 = !DILocation(line: 478, column: 25, scope: !11253)
!11498 = !DILocation(line: 475, column: 29, scope: !11257)
!11499 = !DILocation(line: 478, column: 25, scope: !11261)
!11500 = !DILocation(line: 475, column: 29, scope: !11265)
!11501 = !DILocation(line: 478, column: 25, scope: !11269)
!11502 = !DILocation(line: 475, column: 29, scope: !11273)
!11503 = !DILocation(line: 478, column: 25, scope: !11277)
!11504 = !DILocation(line: 475, column: 29, scope: !11281)
!11505 = !DILocation(line: 478, column: 25, scope: !11285)
!11506 = !DILocation(line: 475, column: 29, scope: !11289)
!11507 = !DILocation(line: 478, column: 25, scope: !11293)
!11508 = !DILocation(line: 475, column: 29, scope: !11297)
!11509 = !DILocation(line: 478, column: 25, scope: !11301)
!11510 = !DILocation(line: 475, column: 29, scope: !11305)
!11511 = !DILocation(line: 478, column: 25, scope: !11309)
!11512 = !DILocation(line: 475, column: 29, scope: !11313)
!11513 = !DILocation(line: 478, column: 25, scope: !11317)
!11514 = !DILocation(line: 475, column: 29, scope: !11321)
!11515 = !DILocation(line: 478, column: 25, scope: !11325)
!11516 = !DILocation(line: 475, column: 29, scope: !11329)
!11517 = !DILocation(line: 478, column: 25, scope: !11333)
!11518 = !DILocation(line: 475, column: 29, scope: !11337)
!11519 = !DILocation(line: 478, column: 25, scope: !11341)
!11520 = !DILocation(line: 475, column: 29, scope: !11345)
!11521 = !DILocation(line: 478, column: 25, scope: !11349)
!11522 = !DILocation(line: 475, column: 29, scope: !11353)
!11523 = !DILocation(line: 478, column: 25, scope: !11357)
!11524 = !DILocation(line: 475, column: 29, scope: !11361)
!11525 = !DILocation(line: 478, column: 25, scope: !11365)
!11526 = !DILocation(line: 475, column: 29, scope: !11369)
!11527 = !DILocation(line: 478, column: 25, scope: !11373)
!11528 = !DILocation(line: 481, column: 34, scope: !11239)
!11529 = !DILocation(line: 481, column: 47, scope: !11239)
!11530 = !DILocation(line: 481, column: 46, scope: !11239)
!11531 = !DILocation(line: 482, column: 20, scope: !11385)
!11532 = !DILocation(line: 475, column: 29, scope: !11377)
!11533 = !DILocation(line: 478, column: 25, scope: !11381)
!11534 = !DILocation(line: 490, column: 20, scope: !11385)
!11535 = !DILocation(line: 483, column: 25, scope: !11385)
!11536 = !DILocation(line: 483, column: 24, scope: !11385)
!11537 = !DILocation(line: 486, column: 21, scope: !11385)
!11538 = !DILocation(line: 487, column: 21, scope: !11385)
!11539 = !DILocation(line: 484, column: 25, scope: !11385)
!11540 = !DILocation(line: 484, column: 25, scope: !11387)
!11541 = !DILocation(line: 488, column: 21, scope: !11385)
!11542 = !DILocation(line: 487, column: 21, scope: !11391)
!11543 = !DILocation(line: 488, column: 21, scope: !11395)
!11544 = !DILocation(line: 493, column: 17, scope: !11385)
!11545 = !DILocation(line: 491, column: 21, scope: !11385)
!11546 = !DILocation(line: 491, column: 21, scope: !11399)
!11547 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h05d4927cbde0ddfdE", scope: !11548, file: !8136, line: 497, type: !11229, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11549)
!11548 = !DINamespace(name: "{impl#10}", scope: !11228)
!11549 = !{!11550, !11551}
!11550 = !DILocalVariable(name: "self", arg: 1, scope: !11547, file: !8136, line: 497, type: !11231)
!11551 = !DILocalVariable(name: "f", arg: 2, scope: !11547, file: !8136, line: 497, type: !206)
!11552 = !DILocation(line: 497, column: 20, scope: !11547)
!11553 = !DILocation(line: 497, column: 27, scope: !11547)
!11554 = !DILocation(line: 498, column: 17, scope: !11547)
!11555 = !DILocation(line: 499, column: 14, scope: !11547)
!11556 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc0c89b493b550a07E", scope: !11557, file: !8136, line: 502, type: !11229, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11558)
!11557 = !DINamespace(name: "{impl#11}", scope: !11228)
!11558 = !{!11559, !11560}
!11559 = !DILocalVariable(name: "self", arg: 1, scope: !11556, file: !8136, line: 502, type: !11231)
!11560 = !DILocalVariable(name: "f", arg: 2, scope: !11556, file: !8136, line: 502, type: !206)
!11561 = !DILocation(line: 502, column: 20, scope: !11556)
!11562 = !DILocation(line: 502, column: 27, scope: !11556)
!11563 = !DILocation(line: 503, column: 17, scope: !11556)
!11564 = !DILocation(line: 504, column: 14, scope: !11556)
!11565 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb6e2692e681526d1E", scope: !11566, file: !8136, line: 507, type: !11229, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11567)
!11566 = !DINamespace(name: "{impl#12}", scope: !11228)
!11567 = !{!11568, !11569}
!11568 = !DILocalVariable(name: "self", arg: 1, scope: !11565, file: !8136, line: 507, type: !11231)
!11569 = !DILocalVariable(name: "f", arg: 2, scope: !11565, file: !8136, line: 507, type: !206)
!11570 = !DILocation(line: 507, column: 20, scope: !11565)
!11571 = !DILocation(line: 507, column: 27, scope: !11565)
!11572 = !DILocation(line: 508, column: 17, scope: !11565)
!11573 = !DILocation(line: 509, column: 14, scope: !11565)
!11574 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h50aba5d25f53279eE", scope: !11575, file: !8136, line: 512, type: !11229, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11576)
!11575 = !DINamespace(name: "{impl#13}", scope: !11228)
!11576 = !{!11577, !11578}
!11577 = !DILocalVariable(name: "self", arg: 1, scope: !11574, file: !8136, line: 512, type: !11231)
!11578 = !DILocalVariable(name: "f", arg: 2, scope: !11574, file: !8136, line: 512, type: !206)
!11579 = !DILocation(line: 512, column: 20, scope: !11574)
!11580 = !DILocation(line: 512, column: 27, scope: !11574)
!11581 = !DILocation(line: 513, column: 17, scope: !11574)
!11582 = !DILocation(line: 514, column: 14, scope: !11574)
!11583 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17h0548c6b8ef9b81ffE", scope: !11232, file: !8136, line: 532, type: !11584, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !11586, retainedNodes: !25)
!11584 = !DISubroutineType(types: !11585)
!11585 = !{!11232}
!11586 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17h0548c6b8ef9b81ffE", scope: !11232, file: !8136, line: 532, type: !11584, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!11587 = !DILocation(line: 533, column: 17, scope: !11583)
!11588 = !DILocation(line: 541, column: 14, scope: !11583)
!11589 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17ha9a81c1f60e95f5dE", scope: !11232, file: !8136, line: 545, type: !11590, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !11592, retainedNodes: !11593)
!11590 = !DISubroutineType(types: !11591)
!11591 = !{!49, !11231}
!11592 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17ha9a81c1f60e95f5dE", scope: !11232, file: !8136, line: 545, type: !11590, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!11593 = !{!11594}
!11594 = !DILocalVariable(name: "self", arg: 1, scope: !11589, file: !8136, line: 545, type: !11231)
!11595 = !DILocation(line: 545, column: 31, scope: !11589)
!11596 = !DILocation(line: 546, column: 17, scope: !11589)
!11597 = !DILocation(line: 547, column: 14, scope: !11589)
!11598 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h6e5ee4bced3dde73E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11603)
!11599 = !DINamespace(name: "{impl#0}", scope: !11600)
!11600 = !DINamespace(name: "fmt", scope: !11227)
!11601 = !DISubroutineType(types: !11602)
!11602 = !{!306, !11231}
!11603 = !{!11604}
!11604 = !DILocalVariable(name: "self", arg: 1, scope: !11605, file: !11606, line: 8, type: !11231)
!11605 = !DILexicalBlockFile(scope: !11598, file: !11606, discriminator: 0)
!11606 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11607 = !DILocation(line: 8, column: 1, scope: !11605)
!11608 = !DILocation(line: 875, column: 11, scope: !11598)
!11609 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3f18c3a55bde7658E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11610)
!11610 = !{!11611}
!11611 = !DILocalVariable(name: "self", arg: 1, scope: !11612, file: !11606, line: 8, type: !11231)
!11612 = !DILexicalBlockFile(scope: !11609, file: !11606, discriminator: 0)
!11613 = !DILocation(line: 8, column: 1, scope: !11612)
!11614 = !DILocation(line: 875, column: 11, scope: !11609)
!11615 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h03bd34373412295dE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11616)
!11616 = !{!11617}
!11617 = !DILocalVariable(name: "self", arg: 1, scope: !11618, file: !11606, line: 8, type: !11231)
!11618 = !DILexicalBlockFile(scope: !11615, file: !11606, discriminator: 0)
!11619 = !DILocation(line: 8, column: 1, scope: !11618)
!11620 = !DILocation(line: 875, column: 11, scope: !11615)
!11621 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hb57865a3e659e67dE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11622)
!11622 = !{!11623}
!11623 = !DILocalVariable(name: "self", arg: 1, scope: !11624, file: !11606, line: 8, type: !11231)
!11624 = !DILexicalBlockFile(scope: !11621, file: !11606, discriminator: 0)
!11625 = !DILocation(line: 8, column: 1, scope: !11624)
!11626 = !DILocation(line: 875, column: 11, scope: !11621)
!11627 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hfa7e50bcd52e26d1E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11628)
!11628 = !{!11629}
!11629 = !DILocalVariable(name: "self", arg: 1, scope: !11630, file: !11606, line: 8, type: !11231)
!11630 = !DILexicalBlockFile(scope: !11627, file: !11606, discriminator: 0)
!11631 = !DILocation(line: 8, column: 1, scope: !11630)
!11632 = !DILocation(line: 875, column: 11, scope: !11627)
!11633 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h941a0e658d778866E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11634)
!11634 = !{!11635}
!11635 = !DILocalVariable(name: "self", arg: 1, scope: !11636, file: !11606, line: 8, type: !11231)
!11636 = !DILexicalBlockFile(scope: !11633, file: !11606, discriminator: 0)
!11637 = !DILocation(line: 8, column: 1, scope: !11636)
!11638 = !DILocation(line: 875, column: 11, scope: !11633)
!11639 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h9e4bf074f6311c6dE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11640)
!11640 = !{!11641}
!11641 = !DILocalVariable(name: "self", arg: 1, scope: !11642, file: !11606, line: 8, type: !11231)
!11642 = !DILexicalBlockFile(scope: !11639, file: !11606, discriminator: 0)
!11643 = !DILocation(line: 8, column: 1, scope: !11642)
!11644 = !DILocation(line: 875, column: 11, scope: !11639)
!11645 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h6cd7b5c3f1bd34deE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11646)
!11646 = !{!11647}
!11647 = !DILocalVariable(name: "self", arg: 1, scope: !11648, file: !11606, line: 8, type: !11231)
!11648 = !DILexicalBlockFile(scope: !11645, file: !11606, discriminator: 0)
!11649 = !DILocation(line: 8, column: 1, scope: !11648)
!11650 = !DILocation(line: 875, column: 11, scope: !11645)
!11651 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17he096e93ec3010db5E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11652)
!11652 = !{!11653}
!11653 = !DILocalVariable(name: "self", arg: 1, scope: !11654, file: !11606, line: 8, type: !11231)
!11654 = !DILexicalBlockFile(scope: !11651, file: !11606, discriminator: 0)
!11655 = !DILocation(line: 8, column: 1, scope: !11654)
!11656 = !DILocation(line: 875, column: 11, scope: !11651)
!11657 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hacce12ee17f88a6cE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11658)
!11658 = !{!11659}
!11659 = !DILocalVariable(name: "self", arg: 1, scope: !11660, file: !11606, line: 8, type: !11231)
!11660 = !DILexicalBlockFile(scope: !11657, file: !11606, discriminator: 0)
!11661 = !DILocation(line: 8, column: 1, scope: !11660)
!11662 = !DILocation(line: 875, column: 11, scope: !11657)
!11663 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hb184504083b42d4bE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11664)
!11664 = !{!11665}
!11665 = !DILocalVariable(name: "self", arg: 1, scope: !11666, file: !11606, line: 8, type: !11231)
!11666 = !DILexicalBlockFile(scope: !11663, file: !11606, discriminator: 0)
!11667 = !DILocation(line: 8, column: 1, scope: !11666)
!11668 = !DILocation(line: 875, column: 11, scope: !11663)
!11669 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h5fc1038588514e92E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11670)
!11670 = !{!11671}
!11671 = !DILocalVariable(name: "self", arg: 1, scope: !11672, file: !11606, line: 8, type: !11231)
!11672 = !DILexicalBlockFile(scope: !11669, file: !11606, discriminator: 0)
!11673 = !DILocation(line: 8, column: 1, scope: !11672)
!11674 = !DILocation(line: 875, column: 11, scope: !11669)
!11675 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h0eae3b020cbad328E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11676)
!11676 = !{!11677}
!11677 = !DILocalVariable(name: "self", arg: 1, scope: !11678, file: !11606, line: 8, type: !11231)
!11678 = !DILexicalBlockFile(scope: !11675, file: !11606, discriminator: 0)
!11679 = !DILocation(line: 8, column: 1, scope: !11678)
!11680 = !DILocation(line: 875, column: 11, scope: !11675)
!11681 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h36f3faf88e5e62dcE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11682)
!11682 = !{!11683}
!11683 = !DILocalVariable(name: "self", arg: 1, scope: !11684, file: !11606, line: 8, type: !11231)
!11684 = !DILexicalBlockFile(scope: !11681, file: !11606, discriminator: 0)
!11685 = !DILocation(line: 8, column: 1, scope: !11684)
!11686 = !DILocation(line: 875, column: 11, scope: !11681)
!11687 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h84d465f8aa220b59E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11688)
!11688 = !{!11689}
!11689 = !DILocalVariable(name: "self", arg: 1, scope: !11690, file: !11606, line: 8, type: !11231)
!11690 = !DILexicalBlockFile(scope: !11687, file: !11606, discriminator: 0)
!11691 = !DILocation(line: 8, column: 1, scope: !11690)
!11692 = !DILocation(line: 875, column: 11, scope: !11687)
!11693 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h9e37907760522f7bE", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11694)
!11694 = !{!11695}
!11695 = !DILocalVariable(name: "self", arg: 1, scope: !11696, file: !11606, line: 8, type: !11231)
!11696 = !DILexicalBlockFile(scope: !11693, file: !11606, discriminator: 0)
!11697 = !DILocation(line: 8, column: 1, scope: !11696)
!11698 = !DILocation(line: 875, column: 11, scope: !11693)
!11699 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h96837ffa53328c04E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11700)
!11700 = !{!11701}
!11701 = !DILocalVariable(name: "self", arg: 1, scope: !11702, file: !11606, line: 8, type: !11231)
!11702 = !DILexicalBlockFile(scope: !11699, file: !11606, discriminator: 0)
!11703 = !DILocation(line: 8, column: 1, scope: !11702)
!11704 = !DILocation(line: 875, column: 11, scope: !11699)
!11705 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h6ecb13098037d2c2E", scope: !11599, file: !8136, line: 460, type: !11601, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11706)
!11706 = !{!11707}
!11707 = !DILocalVariable(name: "self", arg: 1, scope: !11708, file: !11606, line: 8, type: !11231)
!11708 = !DILexicalBlockFile(scope: !11705, file: !11606, discriminator: 0)
!11709 = !DILocation(line: 8, column: 1, scope: !11708)
!11710 = !DILocation(line: 875, column: 11, scope: !11705)
!11711 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h24751c90a68141cdE", scope: !11712, file: !5246, line: 129, type: !11713, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11717)
!11712 = !DINamespace(name: "{impl#11}", scope: !4886)
!11713 = !DISubroutineType(types: !11714)
!11714 = !{!188, !11715, !206}
!11715 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11716, size: 64, align: 64, dwarfAddressSpace: 0)
!11716 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !4886, file: !2, align: 8, elements: !25, identifier: "5ea2983384d39cfc64256a4a3ba08350")
!11717 = !{!11718, !11719}
!11718 = !DILocalVariable(name: "self", arg: 1, scope: !11711, file: !5246, line: 129, type: !11715)
!11719 = !DILocalVariable(name: "f", arg: 2, scope: !11711, file: !5246, line: 129, type: !206)
!11720 = !DILocation(line: 129, column: 10, scope: !11711)
!11721 = !DILocation(line: 129, column: 15, scope: !11711)
!11722 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha14ab8b04334b443E", scope: !11723, file: !5246, line: 143, type: !11724, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11728)
!11723 = !DINamespace(name: "{impl#12}", scope: !4886)
!11724 = !DISubroutineType(types: !11725)
!11725 = !{!188, !11726, !206}
!11726 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11727, size: 64, align: 64, dwarfAddressSpace: 0)
!11727 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !4886, file: !2, align: 8, elements: !25, identifier: "c6ba7893553f6c0cb8d68db782b52804")
!11728 = !{!11729, !11730}
!11729 = !DILocalVariable(name: "self", arg: 1, scope: !11722, file: !5246, line: 143, type: !11726)
!11730 = !DILocalVariable(name: "f", arg: 2, scope: !11722, file: !5246, line: 143, type: !206)
!11731 = !DILocation(line: 143, column: 10, scope: !11722)
!11732 = !DILocation(line: 143, column: 15, scope: !11722)
!11733 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc19f93746f401b40E", scope: !11734, file: !5246, line: 149, type: !11735, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11739)
!11734 = !DINamespace(name: "{impl#13}", scope: !4886)
!11735 = !DISubroutineType(types: !11736)
!11736 = !{!188, !11737, !206}
!11737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11738, size: 64, align: 64, dwarfAddressSpace: 0)
!11738 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !4886, file: !2, align: 8, elements: !25, identifier: "f8f6a4e5db6c3e3c5d21acfb11d215f5")
!11739 = !{!11740, !11741}
!11740 = !DILocalVariable(name: "self", arg: 1, scope: !11733, file: !5246, line: 149, type: !11737)
!11741 = !DILocalVariable(name: "f", arg: 2, scope: !11733, file: !5246, line: 149, type: !206)
!11742 = !DILocation(line: 149, column: 10, scope: !11733)
!11743 = !DILocation(line: 149, column: 15, scope: !11733)
!11744 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hb98af9cdd9ed0a92E", scope: !11745, file: !5246, line: 155, type: !11746, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11750)
!11745 = !DINamespace(name: "{impl#14}", scope: !4886)
!11746 = !DISubroutineType(types: !11747)
!11747 = !{!188, !11748, !206}
!11748 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11749, size: 64, align: 64, dwarfAddressSpace: 0)
!11749 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !4886, file: !2, align: 8, elements: !25, identifier: "d7270f53a412dfca6c88cc6e22514372")
!11750 = !{!11751, !11752}
!11751 = !DILocalVariable(name: "self", arg: 1, scope: !11744, file: !5246, line: 155, type: !11748)
!11752 = !DILocalVariable(name: "f", arg: 2, scope: !11744, file: !5246, line: 155, type: !206)
!11753 = !DILocation(line: 155, column: 10, scope: !11744)
!11754 = !DILocation(line: 155, column: 15, scope: !11744)
!11755 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17h25bca819b1bbd02fE", scope: !11756, file: !5246, line: 162, type: !11757, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11761)
!11756 = !DINamespace(name: "{impl#15}", scope: !4886)
!11757 = !DISubroutineType(types: !11758)
!11758 = !{!188, !11759, !206}
!11759 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11760, size: 64, align: 64, dwarfAddressSpace: 0)
!11760 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !4886, file: !2, align: 8, elements: !25, identifier: "7e269c2247992cf041ffabe7d62886eb")
!11761 = !{!11762, !11763}
!11762 = !DILocalVariable(name: "self", arg: 1, scope: !11755, file: !5246, line: 162, type: !11759)
!11763 = !DILocalVariable(name: "f", arg: 2, scope: !11755, file: !5246, line: 162, type: !206)
!11764 = !DILocation(line: 162, column: 10, scope: !11755)
!11765 = !DILocation(line: 162, column: 15, scope: !11755)
!11766 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc33ca26e68437158E", scope: !11767, file: !5246, line: 169, type: !11768, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11771)
!11767 = !DINamespace(name: "{impl#16}", scope: !4886)
!11768 = !DISubroutineType(types: !11769)
!11769 = !{!188, !11770, !206}
!11770 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !4905, size: 64, align: 64, dwarfAddressSpace: 0)
!11771 = !{!11772, !11773}
!11772 = !DILocalVariable(name: "self", arg: 1, scope: !11766, file: !5246, line: 169, type: !11770)
!11773 = !DILocalVariable(name: "f", arg: 2, scope: !11766, file: !5246, line: 169, type: !206)
!11774 = !DILocation(line: 169, column: 10, scope: !11766)
!11775 = !DILocation(line: 169, column: 15, scope: !11766)
!11776 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h97823d58dca68fefE", scope: !11778, file: !11777, line: 5, type: !11780, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11784)
!11777 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11778 = !DINamespace(name: "{impl#0}", scope: !11779)
!11779 = !DINamespace(name: "xcontrol", scope: !779)
!11780 = !DISubroutineType(types: !11781)
!11781 = !{!188, !11782, !206}
!11782 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11783, size: 64, align: 64, dwarfAddressSpace: 0)
!11783 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11779, file: !2, align: 8, elements: !25, identifier: "4ffabcf8cdc71406f41b60def1d7c5c2")
!11784 = !{!11785, !11786}
!11785 = !DILocalVariable(name: "self", arg: 1, scope: !11776, file: !11777, line: 5, type: !11782)
!11786 = !DILocalVariable(name: "f", arg: 2, scope: !11776, file: !11777, line: 5, type: !206)
!11787 = !DILocation(line: 5, column: 10, scope: !11776)
!11788 = !DILocation(line: 5, column: 15, scope: !11776)
!11789 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8d0204d87094b030E", scope: !11790, file: !8136, line: 434, type: !11791, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11797)
!11790 = !DINamespace(name: "{impl#10}", scope: !11779)
!11791 = !DISubroutineType(types: !11792)
!11792 = !{!188, !11793, !206}
!11793 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11794, size: 64, align: 64, dwarfAddressSpace: 0)
!11794 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11779, file: !2, size: 64, align: 64, elements: !11795, templateParams: !25, identifier: "90b21ddbac78361d2124e23b75dc03df")
!11795 = !{!11796}
!11796 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11794, file: !2, baseType: !49, size: 64, align: 64)
!11797 = !{!11798, !11799, !11800, !11802, !11804, !11806, !11808, !11810, !11812, !11814, !11816, !11818, !11820, !11822, !11824, !11826, !11828, !11830, !11832, !11834, !11836, !11838, !11840, !11842, !11844, !11846, !11848, !11850, !11852, !11854, !11856, !11858, !11860, !11862, !11864, !11866, !11868, !11870, !11872, !11874, !11876, !11878, !11880, !11882, !11884, !11886, !11888, !11890, !11892, !11894, !11896, !11898, !11900, !11902, !11904, !11906}
!11798 = !DILocalVariable(name: "self", arg: 1, scope: !11789, file: !8136, line: 434, type: !11793)
!11799 = !DILocalVariable(name: "f", arg: 2, scope: !11789, file: !8136, line: 434, type: !206)
!11800 = !DILocalVariable(name: "first", scope: !11801, file: !8136, line: 471, type: !306, align: 1)
!11801 = distinct !DILexicalBlock(scope: !11789, file: !8136, line: 471, column: 17)
!11802 = !DILocalVariable(name: "residual", scope: !11803, file: !8136, line: 475, type: !8151, align: 1)
!11803 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11804 = !DILocalVariable(name: "val", scope: !11805, file: !8136, line: 475, type: !7, align: 1)
!11805 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11806 = !DILocalVariable(name: "residual", scope: !11807, file: !8136, line: 478, type: !8151, align: 1)
!11807 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11808 = !DILocalVariable(name: "val", scope: !11809, file: !8136, line: 478, type: !7, align: 1)
!11809 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11810 = !DILocalVariable(name: "residual", scope: !11811, file: !8136, line: 475, type: !8151, align: 1)
!11811 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11812 = !DILocalVariable(name: "val", scope: !11813, file: !8136, line: 475, type: !7, align: 1)
!11813 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11814 = !DILocalVariable(name: "residual", scope: !11815, file: !8136, line: 478, type: !8151, align: 1)
!11815 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11816 = !DILocalVariable(name: "val", scope: !11817, file: !8136, line: 478, type: !7, align: 1)
!11817 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11818 = !DILocalVariable(name: "residual", scope: !11819, file: !8136, line: 475, type: !8151, align: 1)
!11819 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11820 = !DILocalVariable(name: "val", scope: !11821, file: !8136, line: 475, type: !7, align: 1)
!11821 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11822 = !DILocalVariable(name: "residual", scope: !11823, file: !8136, line: 478, type: !8151, align: 1)
!11823 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11824 = !DILocalVariable(name: "val", scope: !11825, file: !8136, line: 478, type: !7, align: 1)
!11825 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11826 = !DILocalVariable(name: "residual", scope: !11827, file: !8136, line: 475, type: !8151, align: 1)
!11827 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11828 = !DILocalVariable(name: "val", scope: !11829, file: !8136, line: 475, type: !7, align: 1)
!11829 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11830 = !DILocalVariable(name: "residual", scope: !11831, file: !8136, line: 478, type: !8151, align: 1)
!11831 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11832 = !DILocalVariable(name: "val", scope: !11833, file: !8136, line: 478, type: !7, align: 1)
!11833 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11834 = !DILocalVariable(name: "residual", scope: !11835, file: !8136, line: 475, type: !8151, align: 1)
!11835 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11836 = !DILocalVariable(name: "val", scope: !11837, file: !8136, line: 475, type: !7, align: 1)
!11837 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11838 = !DILocalVariable(name: "residual", scope: !11839, file: !8136, line: 478, type: !8151, align: 1)
!11839 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11840 = !DILocalVariable(name: "val", scope: !11841, file: !8136, line: 478, type: !7, align: 1)
!11841 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11842 = !DILocalVariable(name: "residual", scope: !11843, file: !8136, line: 475, type: !8151, align: 1)
!11843 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11844 = !DILocalVariable(name: "val", scope: !11845, file: !8136, line: 475, type: !7, align: 1)
!11845 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11846 = !DILocalVariable(name: "residual", scope: !11847, file: !8136, line: 478, type: !8151, align: 1)
!11847 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11848 = !DILocalVariable(name: "val", scope: !11849, file: !8136, line: 478, type: !7, align: 1)
!11849 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11850 = !DILocalVariable(name: "residual", scope: !11851, file: !8136, line: 475, type: !8151, align: 1)
!11851 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11852 = !DILocalVariable(name: "val", scope: !11853, file: !8136, line: 475, type: !7, align: 1)
!11853 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11854 = !DILocalVariable(name: "residual", scope: !11855, file: !8136, line: 478, type: !8151, align: 1)
!11855 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11856 = !DILocalVariable(name: "val", scope: !11857, file: !8136, line: 478, type: !7, align: 1)
!11857 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11858 = !DILocalVariable(name: "residual", scope: !11859, file: !8136, line: 475, type: !8151, align: 1)
!11859 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11860 = !DILocalVariable(name: "val", scope: !11861, file: !8136, line: 475, type: !7, align: 1)
!11861 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11862 = !DILocalVariable(name: "residual", scope: !11863, file: !8136, line: 478, type: !8151, align: 1)
!11863 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11864 = !DILocalVariable(name: "val", scope: !11865, file: !8136, line: 478, type: !7, align: 1)
!11865 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11866 = !DILocalVariable(name: "residual", scope: !11867, file: !8136, line: 475, type: !8151, align: 1)
!11867 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11868 = !DILocalVariable(name: "val", scope: !11869, file: !8136, line: 475, type: !7, align: 1)
!11869 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11870 = !DILocalVariable(name: "residual", scope: !11871, file: !8136, line: 478, type: !8151, align: 1)
!11871 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11872 = !DILocalVariable(name: "val", scope: !11873, file: !8136, line: 478, type: !7, align: 1)
!11873 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11874 = !DILocalVariable(name: "residual", scope: !11875, file: !8136, line: 475, type: !8151, align: 1)
!11875 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11876 = !DILocalVariable(name: "val", scope: !11877, file: !8136, line: 475, type: !7, align: 1)
!11877 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11878 = !DILocalVariable(name: "residual", scope: !11879, file: !8136, line: 478, type: !8151, align: 1)
!11879 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11880 = !DILocalVariable(name: "val", scope: !11881, file: !8136, line: 478, type: !7, align: 1)
!11881 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11882 = !DILocalVariable(name: "residual", scope: !11883, file: !8136, line: 475, type: !8151, align: 1)
!11883 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 47)
!11884 = !DILocalVariable(name: "val", scope: !11885, file: !8136, line: 475, type: !7, align: 1)
!11885 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 475, column: 29)
!11886 = !DILocalVariable(name: "residual", scope: !11887, file: !8136, line: 478, type: !8151, align: 1)
!11887 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 70)
!11888 = !DILocalVariable(name: "val", scope: !11889, file: !8136, line: 478, type: !7, align: 1)
!11889 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 478, column: 25)
!11890 = !DILocalVariable(name: "extra_bits", scope: !11891, file: !8136, line: 481, type: !49, align: 8)
!11891 = distinct !DILexicalBlock(scope: !11801, file: !8136, line: 481, column: 17)
!11892 = !DILocalVariable(name: "residual", scope: !11893, file: !8136, line: 484, type: !8151, align: 1)
!11893 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 484, column: 43)
!11894 = !DILocalVariable(name: "val", scope: !11895, file: !8136, line: 484, type: !7, align: 1)
!11895 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 484, column: 25)
!11896 = !DILocalVariable(name: "residual", scope: !11897, file: !8136, line: 487, type: !8151, align: 1)
!11897 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 487, column: 38)
!11898 = !DILocalVariable(name: "val", scope: !11899, file: !8136, line: 487, type: !7, align: 1)
!11899 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 487, column: 21)
!11900 = !DILocalVariable(name: "residual", scope: !11901, file: !8136, line: 488, type: !8151, align: 1)
!11901 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 488, column: 70)
!11902 = !DILocalVariable(name: "val", scope: !11903, file: !8136, line: 488, type: !7, align: 1)
!11903 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 488, column: 21)
!11904 = !DILocalVariable(name: "residual", scope: !11905, file: !8136, line: 491, type: !8151, align: 1)
!11905 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 491, column: 43)
!11906 = !DILocalVariable(name: "val", scope: !11907, file: !8136, line: 491, type: !7, align: 1)
!11907 = distinct !DILexicalBlock(scope: !11891, file: !8136, line: 491, column: 21)
!11908 = !DILocation(line: 475, column: 47, scope: !11803)
!11909 = !DILocation(line: 475, column: 29, scope: !11805)
!11910 = !DILocation(line: 478, column: 70, scope: !11807)
!11911 = !DILocation(line: 478, column: 25, scope: !11809)
!11912 = !DILocation(line: 475, column: 47, scope: !11811)
!11913 = !DILocation(line: 475, column: 29, scope: !11813)
!11914 = !DILocation(line: 478, column: 70, scope: !11815)
!11915 = !DILocation(line: 478, column: 25, scope: !11817)
!11916 = !DILocation(line: 475, column: 47, scope: !11819)
!11917 = !DILocation(line: 475, column: 29, scope: !11821)
!11918 = !DILocation(line: 478, column: 70, scope: !11823)
!11919 = !DILocation(line: 478, column: 25, scope: !11825)
!11920 = !DILocation(line: 475, column: 47, scope: !11827)
!11921 = !DILocation(line: 475, column: 29, scope: !11829)
!11922 = !DILocation(line: 478, column: 70, scope: !11831)
!11923 = !DILocation(line: 478, column: 25, scope: !11833)
!11924 = !DILocation(line: 475, column: 47, scope: !11835)
!11925 = !DILocation(line: 475, column: 29, scope: !11837)
!11926 = !DILocation(line: 478, column: 70, scope: !11839)
!11927 = !DILocation(line: 478, column: 25, scope: !11841)
!11928 = !DILocation(line: 475, column: 47, scope: !11843)
!11929 = !DILocation(line: 475, column: 29, scope: !11845)
!11930 = !DILocation(line: 478, column: 70, scope: !11847)
!11931 = !DILocation(line: 478, column: 25, scope: !11849)
!11932 = !DILocation(line: 475, column: 47, scope: !11851)
!11933 = !DILocation(line: 475, column: 29, scope: !11853)
!11934 = !DILocation(line: 478, column: 70, scope: !11855)
!11935 = !DILocation(line: 478, column: 25, scope: !11857)
!11936 = !DILocation(line: 475, column: 47, scope: !11859)
!11937 = !DILocation(line: 475, column: 29, scope: !11861)
!11938 = !DILocation(line: 478, column: 70, scope: !11863)
!11939 = !DILocation(line: 478, column: 25, scope: !11865)
!11940 = !DILocation(line: 475, column: 47, scope: !11867)
!11941 = !DILocation(line: 475, column: 29, scope: !11869)
!11942 = !DILocation(line: 478, column: 70, scope: !11871)
!11943 = !DILocation(line: 478, column: 25, scope: !11873)
!11944 = !DILocation(line: 475, column: 47, scope: !11875)
!11945 = !DILocation(line: 475, column: 29, scope: !11877)
!11946 = !DILocation(line: 478, column: 70, scope: !11879)
!11947 = !DILocation(line: 478, column: 25, scope: !11881)
!11948 = !DILocation(line: 475, column: 47, scope: !11883)
!11949 = !DILocation(line: 475, column: 29, scope: !11885)
!11950 = !DILocation(line: 478, column: 70, scope: !11887)
!11951 = !DILocation(line: 478, column: 25, scope: !11889)
!11952 = !DILocation(line: 484, column: 43, scope: !11893)
!11953 = !DILocation(line: 484, column: 25, scope: !11895)
!11954 = !DILocation(line: 487, column: 38, scope: !11897)
!11955 = !DILocation(line: 487, column: 21, scope: !11899)
!11956 = !DILocation(line: 488, column: 70, scope: !11901)
!11957 = !DILocation(line: 488, column: 21, scope: !11903)
!11958 = !DILocation(line: 491, column: 43, scope: !11905)
!11959 = !DILocation(line: 491, column: 21, scope: !11907)
!11960 = !DILocation(line: 434, column: 20, scope: !11789)
!11961 = !DILocation(line: 434, column: 27, scope: !11789)
!11962 = !DILocation(line: 471, column: 21, scope: !11801)
!11963 = !DILocation(line: 481, column: 21, scope: !11891)
!11964 = !DILocation(line: 471, column: 33, scope: !11789)
!11965 = !DILocation(line: 473, column: 46, scope: !11801)
!11966 = !DILocation(line: 474, column: 29, scope: !11801)
!11967 = !DILocation(line: 474, column: 28, scope: !11801)
!11968 = !DILocation(line: 477, column: 25, scope: !11801)
!11969 = !DILocation(line: 478, column: 25, scope: !11801)
!11970 = !DILocation(line: 475, column: 29, scope: !11801)
!11971 = !DILocation(line: 475, column: 29, scope: !11803)
!11972 = !DILocation(line: 494, column: 14, scope: !11789)
!11973 = !DILocation(line: 478, column: 25, scope: !11807)
!11974 = !DILocation(line: 475, column: 29, scope: !11811)
!11975 = !DILocation(line: 478, column: 25, scope: !11815)
!11976 = !DILocation(line: 475, column: 29, scope: !11819)
!11977 = !DILocation(line: 478, column: 25, scope: !11823)
!11978 = !DILocation(line: 475, column: 29, scope: !11827)
!11979 = !DILocation(line: 478, column: 25, scope: !11831)
!11980 = !DILocation(line: 475, column: 29, scope: !11835)
!11981 = !DILocation(line: 478, column: 25, scope: !11839)
!11982 = !DILocation(line: 475, column: 29, scope: !11843)
!11983 = !DILocation(line: 478, column: 25, scope: !11847)
!11984 = !DILocation(line: 475, column: 29, scope: !11851)
!11985 = !DILocation(line: 478, column: 25, scope: !11855)
!11986 = !DILocation(line: 475, column: 29, scope: !11859)
!11987 = !DILocation(line: 478, column: 25, scope: !11863)
!11988 = !DILocation(line: 475, column: 29, scope: !11867)
!11989 = !DILocation(line: 478, column: 25, scope: !11871)
!11990 = !DILocation(line: 475, column: 29, scope: !11875)
!11991 = !DILocation(line: 478, column: 25, scope: !11879)
!11992 = !DILocation(line: 481, column: 34, scope: !11801)
!11993 = !DILocation(line: 481, column: 47, scope: !11801)
!11994 = !DILocation(line: 481, column: 46, scope: !11801)
!11995 = !DILocation(line: 482, column: 20, scope: !11891)
!11996 = !DILocation(line: 475, column: 29, scope: !11883)
!11997 = !DILocation(line: 478, column: 25, scope: !11887)
!11998 = !DILocation(line: 490, column: 20, scope: !11891)
!11999 = !DILocation(line: 483, column: 25, scope: !11891)
!12000 = !DILocation(line: 483, column: 24, scope: !11891)
!12001 = !DILocation(line: 486, column: 21, scope: !11891)
!12002 = !DILocation(line: 487, column: 21, scope: !11891)
!12003 = !DILocation(line: 484, column: 25, scope: !11891)
!12004 = !DILocation(line: 484, column: 25, scope: !11893)
!12005 = !DILocation(line: 488, column: 21, scope: !11891)
!12006 = !DILocation(line: 487, column: 21, scope: !11897)
!12007 = !DILocation(line: 488, column: 21, scope: !11901)
!12008 = !DILocation(line: 493, column: 17, scope: !11891)
!12009 = !DILocation(line: 491, column: 21, scope: !11891)
!12010 = !DILocation(line: 491, column: 21, scope: !11905)
!12011 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h15cc97114ec42a12E", scope: !12012, file: !8136, line: 497, type: !11791, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12013)
!12012 = !DINamespace(name: "{impl#11}", scope: !11779)
!12013 = !{!12014, !12015}
!12014 = !DILocalVariable(name: "self", arg: 1, scope: !12011, file: !8136, line: 497, type: !11793)
!12015 = !DILocalVariable(name: "f", arg: 2, scope: !12011, file: !8136, line: 497, type: !206)
!12016 = !DILocation(line: 497, column: 20, scope: !12011)
!12017 = !DILocation(line: 497, column: 27, scope: !12011)
!12018 = !DILocation(line: 498, column: 17, scope: !12011)
!12019 = !DILocation(line: 499, column: 14, scope: !12011)
!12020 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h2ef5673b823a0f15E", scope: !12021, file: !8136, line: 502, type: !11791, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12022)
!12021 = !DINamespace(name: "{impl#12}", scope: !11779)
!12022 = !{!12023, !12024}
!12023 = !DILocalVariable(name: "self", arg: 1, scope: !12020, file: !8136, line: 502, type: !11793)
!12024 = !DILocalVariable(name: "f", arg: 2, scope: !12020, file: !8136, line: 502, type: !206)
!12025 = !DILocation(line: 502, column: 20, scope: !12020)
!12026 = !DILocation(line: 502, column: 27, scope: !12020)
!12027 = !DILocation(line: 503, column: 17, scope: !12020)
!12028 = !DILocation(line: 504, column: 14, scope: !12020)
!12029 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h63a479867eff41b4E", scope: !12030, file: !8136, line: 507, type: !11791, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12031)
!12030 = !DINamespace(name: "{impl#13}", scope: !11779)
!12031 = !{!12032, !12033}
!12032 = !DILocalVariable(name: "self", arg: 1, scope: !12029, file: !8136, line: 507, type: !11793)
!12033 = !DILocalVariable(name: "f", arg: 2, scope: !12029, file: !8136, line: 507, type: !206)
!12034 = !DILocation(line: 507, column: 20, scope: !12029)
!12035 = !DILocation(line: 507, column: 27, scope: !12029)
!12036 = !DILocation(line: 508, column: 17, scope: !12029)
!12037 = !DILocation(line: 509, column: 14, scope: !12029)
!12038 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7b8083d8cfd5c1ecE", scope: !12039, file: !8136, line: 512, type: !11791, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12040)
!12039 = !DINamespace(name: "{impl#14}", scope: !11779)
!12040 = !{!12041, !12042}
!12041 = !DILocalVariable(name: "self", arg: 1, scope: !12038, file: !8136, line: 512, type: !11793)
!12042 = !DILocalVariable(name: "f", arg: 2, scope: !12038, file: !8136, line: 512, type: !206)
!12043 = !DILocation(line: 512, column: 20, scope: !12038)
!12044 = !DILocation(line: 512, column: 27, scope: !12038)
!12045 = !DILocation(line: 513, column: 17, scope: !12038)
!12046 = !DILocation(line: 514, column: 14, scope: !12038)
!12047 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17hae8989f3515d02abE", scope: !11794, file: !8136, line: 532, type: !12048, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !12050, retainedNodes: !25)
!12048 = !DISubroutineType(types: !12049)
!12049 = !{!11794}
!12050 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17hae8989f3515d02abE", scope: !11794, file: !8136, line: 532, type: !12048, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!12051 = !DILocation(line: 533, column: 17, scope: !12047)
!12052 = !DILocation(line: 541, column: 14, scope: !12047)
!12053 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h076e62f9dcfebe5fE", scope: !11794, file: !8136, line: 545, type: !12054, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !12056, retainedNodes: !12057)
!12054 = !DISubroutineType(types: !12055)
!12055 = !{!49, !11793}
!12056 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h076e62f9dcfebe5fE", scope: !11794, file: !8136, line: 545, type: !12054, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!12057 = !{!12058}
!12058 = !DILocalVariable(name: "self", arg: 1, scope: !12053, file: !8136, line: 545, type: !11793)
!12059 = !DILocation(line: 545, column: 31, scope: !12053)
!12060 = !DILocation(line: 546, column: 17, scope: !12053)
!12061 = !DILocation(line: 547, column: 14, scope: !12053)
!12062 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h458278b8f2f4299aE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12067)
!12063 = !DINamespace(name: "{impl#0}", scope: !12064)
!12064 = !DINamespace(name: "fmt", scope: !11790)
!12065 = !DISubroutineType(types: !12066)
!12066 = !{!306, !11793}
!12067 = !{!12068}
!12068 = !DILocalVariable(name: "self", arg: 1, scope: !12069, file: !11777, line: 8, type: !11793)
!12069 = !DILexicalBlockFile(scope: !12062, file: !11777, discriminator: 0)
!12070 = !DILocation(line: 8, column: 1, scope: !12069)
!12071 = !DILocation(line: 875, column: 11, scope: !12062)
!12072 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hb86417a9c210179eE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12073)
!12073 = !{!12074}
!12074 = !DILocalVariable(name: "self", arg: 1, scope: !12075, file: !11777, line: 8, type: !11793)
!12075 = !DILexicalBlockFile(scope: !12072, file: !11777, discriminator: 0)
!12076 = !DILocation(line: 8, column: 1, scope: !12075)
!12077 = !DILocation(line: 875, column: 11, scope: !12072)
!12078 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h84160cfea6e40fd9E", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12079)
!12079 = !{!12080}
!12080 = !DILocalVariable(name: "self", arg: 1, scope: !12081, file: !11777, line: 8, type: !11793)
!12081 = !DILexicalBlockFile(scope: !12078, file: !11777, discriminator: 0)
!12082 = !DILocation(line: 8, column: 1, scope: !12081)
!12083 = !DILocation(line: 875, column: 11, scope: !12078)
!12084 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17haa3e4e1e5af477a5E", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12085)
!12085 = !{!12086}
!12086 = !DILocalVariable(name: "self", arg: 1, scope: !12087, file: !11777, line: 8, type: !11793)
!12087 = !DILexicalBlockFile(scope: !12084, file: !11777, discriminator: 0)
!12088 = !DILocation(line: 8, column: 1, scope: !12087)
!12089 = !DILocation(line: 875, column: 11, scope: !12084)
!12090 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h638bcb819e482b2eE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12091)
!12091 = !{!12092}
!12092 = !DILocalVariable(name: "self", arg: 1, scope: !12093, file: !11777, line: 8, type: !11793)
!12093 = !DILexicalBlockFile(scope: !12090, file: !11777, discriminator: 0)
!12094 = !DILocation(line: 8, column: 1, scope: !12093)
!12095 = !DILocation(line: 875, column: 11, scope: !12090)
!12096 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h66c2088a018e155fE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12097)
!12097 = !{!12098}
!12098 = !DILocalVariable(name: "self", arg: 1, scope: !12099, file: !11777, line: 8, type: !11793)
!12099 = !DILexicalBlockFile(scope: !12096, file: !11777, discriminator: 0)
!12100 = !DILocation(line: 8, column: 1, scope: !12099)
!12101 = !DILocation(line: 875, column: 11, scope: !12096)
!12102 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hd5a5d8dcbf629ee5E", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12103)
!12103 = !{!12104}
!12104 = !DILocalVariable(name: "self", arg: 1, scope: !12105, file: !11777, line: 8, type: !11793)
!12105 = !DILexicalBlockFile(scope: !12102, file: !11777, discriminator: 0)
!12106 = !DILocation(line: 8, column: 1, scope: !12105)
!12107 = !DILocation(line: 875, column: 11, scope: !12102)
!12108 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h94ceae3c4f208d0cE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12109)
!12109 = !{!12110}
!12110 = !DILocalVariable(name: "self", arg: 1, scope: !12111, file: !11777, line: 8, type: !11793)
!12111 = !DILexicalBlockFile(scope: !12108, file: !11777, discriminator: 0)
!12112 = !DILocation(line: 8, column: 1, scope: !12111)
!12113 = !DILocation(line: 875, column: 11, scope: !12108)
!12114 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h8c2fc5fcfae296afE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12115)
!12115 = !{!12116}
!12116 = !DILocalVariable(name: "self", arg: 1, scope: !12117, file: !11777, line: 8, type: !11793)
!12117 = !DILexicalBlockFile(scope: !12114, file: !11777, discriminator: 0)
!12118 = !DILocation(line: 8, column: 1, scope: !12117)
!12119 = !DILocation(line: 875, column: 11, scope: !12114)
!12120 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17he2f27abd2545c813E", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12121)
!12121 = !{!12122}
!12122 = !DILocalVariable(name: "self", arg: 1, scope: !12123, file: !11777, line: 8, type: !11793)
!12123 = !DILexicalBlockFile(scope: !12120, file: !11777, discriminator: 0)
!12124 = !DILocation(line: 8, column: 1, scope: !12123)
!12125 = !DILocation(line: 875, column: 11, scope: !12120)
!12126 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hd8198fca698c66beE", scope: !12063, file: !8136, line: 460, type: !12065, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12127)
!12127 = !{!12128}
!12128 = !DILocalVariable(name: "self", arg: 1, scope: !12129, file: !11777, line: 8, type: !11793)
!12129 = !DILexicalBlockFile(scope: !12126, file: !11777, discriminator: 0)
!12130 = !DILocation(line: 8, column: 1, scope: !12129)
!12131 = !DILocation(line: 875, column: 11, scope: !12126)
!12132 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17heae7711baa501bcdE", scope: !12133, file: !5292, line: 47, type: !12134, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12136)
!12133 = !DINamespace(name: "{impl#3}", scope: !5294)
!12134 = !DISubroutineType(types: !12135)
!12135 = !{!188, !5304, !206}
!12136 = !{!12137, !12138}
!12137 = !DILocalVariable(name: "self", arg: 1, scope: !12132, file: !5292, line: 47, type: !5304)
!12138 = !DILocalVariable(name: "f", arg: 2, scope: !12132, file: !5292, line: 47, type: !206)
!12139 = !DILocation(line: 47, column: 10, scope: !12132)
!12140 = !DILocation(line: 50, column: 5, scope: !12132)
!12141 = !DILocation(line: 47, column: 15, scope: !12132)
!12142 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e273a14eec76a3E", scope: !12143, file: !5292, line: 190, type: !12144, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12161)
!12143 = !DINamespace(name: "{impl#5}", scope: !5294)
!12144 = !DISubroutineType(types: !12145)
!12145 = !{!188, !12146, !206}
!12146 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12147, size: 64, align: 64, dwarfAddressSpace: 0)
!12147 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5294, file: !2, size: 192, align: 64, elements: !12148, templateParams: !25, identifier: "adab9394581c95f5ea6c77971ae58c03")
!12148 = !{!12149}
!12149 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12147, file: !2, size: 192, align: 64, elements: !12150, templateParams: !25, identifier: "94e39889a33ce25414ddc9040997d5be", discriminator: !12160)
!12150 = !{!12151, !12155}
!12151 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12149, file: !2, baseType: !12152, size: 192, align: 64, extraData: i64 0)
!12152 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12147, file: !2, size: 192, align: 64, elements: !12153, templateParams: !25, identifier: "89f7382b866da702156a97b6c1ae8304")
!12153 = !{!12154}
!12154 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12152, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!12155 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12149, file: !2, baseType: !12156, size: 192, align: 64, extraData: i64 1)
!12156 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12147, file: !2, size: 192, align: 64, elements: !12157, templateParams: !25, identifier: "b763d6bebbbee709daa54129da3077af")
!12157 = !{!12158, !12159}
!12158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12156, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!12159 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12156, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!12160 = !DIDerivedType(tag: DW_TAG_member, scope: !12147, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!12161 = !{!12162, !12163, !12164, !12166, !12168}
!12162 = !DILocalVariable(name: "self", arg: 1, scope: !12142, file: !5292, line: 190, type: !12146)
!12163 = !DILocalVariable(name: "f", arg: 2, scope: !12142, file: !5292, line: 190, type: !206)
!12164 = !DILocalVariable(name: "__self_0", scope: !12165, file: !5292, line: 196, type: !64, align: 8)
!12165 = distinct !DILexicalBlock(scope: !12142, file: !5292, line: 190, column: 10)
!12166 = !DILocalVariable(name: "__self_0", scope: !12167, file: !5292, line: 198, type: !64, align: 8)
!12167 = distinct !DILexicalBlock(scope: !12142, file: !5292, line: 190, column: 10)
!12168 = !DILocalVariable(name: "__self_1", scope: !12167, file: !5292, line: 198, type: !64, align: 8)
!12169 = !DILocation(line: 190, column: 10, scope: !12142)
!12170 = !DILocation(line: 196, column: 17, scope: !12165)
!12171 = !DILocation(line: 198, column: 24, scope: !12167)
!12172 = !DILocation(line: 196, column: 17, scope: !12142)
!12173 = !DILocation(line: 190, column: 10, scope: !12165)
!12174 = !DILocation(line: 198, column: 19, scope: !12142)
!12175 = !DILocation(line: 198, column: 19, scope: !12167)
!12176 = !DILocation(line: 198, column: 24, scope: !12142)
!12177 = !DILocation(line: 190, column: 10, scope: !12167)
!12178 = !DILocation(line: 190, column: 15, scope: !12142)
!12179 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h0394b7864544f93cE", scope: !12180, file: !8136, line: 434, type: !12181, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12187)
!12180 = !DINamespace(name: "{impl#16}", scope: !5294)
!12181 = !DISubroutineType(types: !12182)
!12182 = !{!188, !12183, !206}
!12183 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12184, size: 64, align: 64, dwarfAddressSpace: 0)
!12184 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5294, file: !2, size: 64, align: 64, elements: !12185, templateParams: !25, identifier: "34364aa7951ba10d83fd330734597983")
!12185 = !{!12186}
!12186 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12184, file: !2, baseType: !49, size: 64, align: 64)
!12187 = !{!12188, !12189, !12190, !12192, !12194, !12196, !12198, !12200, !12202, !12204, !12206, !12208, !12210, !12212, !12214, !12216, !12218, !12220, !12222, !12224, !12226, !12228, !12230, !12232, !12234, !12236, !12238, !12240, !12242, !12244, !12246, !12248, !12250, !12252, !12254, !12256, !12258, !12260, !12262, !12264, !12266, !12268, !12270, !12272, !12274, !12276, !12278, !12280, !12282, !12284, !12286, !12288, !12290, !12292, !12294, !12296, !12298, !12300, !12302, !12304, !12306, !12308, !12310, !12312, !12314, !12316, !12318, !12320, !12322, !12324, !12326, !12328}
!12188 = !DILocalVariable(name: "self", arg: 1, scope: !12179, file: !8136, line: 434, type: !12183)
!12189 = !DILocalVariable(name: "f", arg: 2, scope: !12179, file: !8136, line: 434, type: !206)
!12190 = !DILocalVariable(name: "first", scope: !12191, file: !8136, line: 471, type: !306, align: 1)
!12191 = distinct !DILexicalBlock(scope: !12179, file: !8136, line: 471, column: 17)
!12192 = !DILocalVariable(name: "residual", scope: !12193, file: !8136, line: 475, type: !8151, align: 1)
!12193 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12194 = !DILocalVariable(name: "val", scope: !12195, file: !8136, line: 475, type: !7, align: 1)
!12195 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12196 = !DILocalVariable(name: "residual", scope: !12197, file: !8136, line: 478, type: !8151, align: 1)
!12197 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12198 = !DILocalVariable(name: "val", scope: !12199, file: !8136, line: 478, type: !7, align: 1)
!12199 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12200 = !DILocalVariable(name: "residual", scope: !12201, file: !8136, line: 475, type: !8151, align: 1)
!12201 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12202 = !DILocalVariable(name: "val", scope: !12203, file: !8136, line: 475, type: !7, align: 1)
!12203 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12204 = !DILocalVariable(name: "residual", scope: !12205, file: !8136, line: 478, type: !8151, align: 1)
!12205 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12206 = !DILocalVariable(name: "val", scope: !12207, file: !8136, line: 478, type: !7, align: 1)
!12207 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12208 = !DILocalVariable(name: "residual", scope: !12209, file: !8136, line: 475, type: !8151, align: 1)
!12209 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12210 = !DILocalVariable(name: "val", scope: !12211, file: !8136, line: 475, type: !7, align: 1)
!12211 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12212 = !DILocalVariable(name: "residual", scope: !12213, file: !8136, line: 478, type: !8151, align: 1)
!12213 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12214 = !DILocalVariable(name: "val", scope: !12215, file: !8136, line: 478, type: !7, align: 1)
!12215 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12216 = !DILocalVariable(name: "residual", scope: !12217, file: !8136, line: 475, type: !8151, align: 1)
!12217 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12218 = !DILocalVariable(name: "val", scope: !12219, file: !8136, line: 475, type: !7, align: 1)
!12219 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12220 = !DILocalVariable(name: "residual", scope: !12221, file: !8136, line: 478, type: !8151, align: 1)
!12221 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12222 = !DILocalVariable(name: "val", scope: !12223, file: !8136, line: 478, type: !7, align: 1)
!12223 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12224 = !DILocalVariable(name: "residual", scope: !12225, file: !8136, line: 475, type: !8151, align: 1)
!12225 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12226 = !DILocalVariable(name: "val", scope: !12227, file: !8136, line: 475, type: !7, align: 1)
!12227 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12228 = !DILocalVariable(name: "residual", scope: !12229, file: !8136, line: 478, type: !8151, align: 1)
!12229 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12230 = !DILocalVariable(name: "val", scope: !12231, file: !8136, line: 478, type: !7, align: 1)
!12231 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12232 = !DILocalVariable(name: "residual", scope: !12233, file: !8136, line: 475, type: !8151, align: 1)
!12233 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12234 = !DILocalVariable(name: "val", scope: !12235, file: !8136, line: 475, type: !7, align: 1)
!12235 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12236 = !DILocalVariable(name: "residual", scope: !12237, file: !8136, line: 478, type: !8151, align: 1)
!12237 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12238 = !DILocalVariable(name: "val", scope: !12239, file: !8136, line: 478, type: !7, align: 1)
!12239 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12240 = !DILocalVariable(name: "residual", scope: !12241, file: !8136, line: 475, type: !8151, align: 1)
!12241 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12242 = !DILocalVariable(name: "val", scope: !12243, file: !8136, line: 475, type: !7, align: 1)
!12243 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12244 = !DILocalVariable(name: "residual", scope: !12245, file: !8136, line: 478, type: !8151, align: 1)
!12245 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12246 = !DILocalVariable(name: "val", scope: !12247, file: !8136, line: 478, type: !7, align: 1)
!12247 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12248 = !DILocalVariable(name: "residual", scope: !12249, file: !8136, line: 475, type: !8151, align: 1)
!12249 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12250 = !DILocalVariable(name: "val", scope: !12251, file: !8136, line: 475, type: !7, align: 1)
!12251 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12252 = !DILocalVariable(name: "residual", scope: !12253, file: !8136, line: 478, type: !8151, align: 1)
!12253 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12254 = !DILocalVariable(name: "val", scope: !12255, file: !8136, line: 478, type: !7, align: 1)
!12255 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12256 = !DILocalVariable(name: "residual", scope: !12257, file: !8136, line: 475, type: !8151, align: 1)
!12257 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12258 = !DILocalVariable(name: "val", scope: !12259, file: !8136, line: 475, type: !7, align: 1)
!12259 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12260 = !DILocalVariable(name: "residual", scope: !12261, file: !8136, line: 478, type: !8151, align: 1)
!12261 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12262 = !DILocalVariable(name: "val", scope: !12263, file: !8136, line: 478, type: !7, align: 1)
!12263 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12264 = !DILocalVariable(name: "residual", scope: !12265, file: !8136, line: 475, type: !8151, align: 1)
!12265 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12266 = !DILocalVariable(name: "val", scope: !12267, file: !8136, line: 475, type: !7, align: 1)
!12267 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12268 = !DILocalVariable(name: "residual", scope: !12269, file: !8136, line: 478, type: !8151, align: 1)
!12269 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12270 = !DILocalVariable(name: "val", scope: !12271, file: !8136, line: 478, type: !7, align: 1)
!12271 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12272 = !DILocalVariable(name: "residual", scope: !12273, file: !8136, line: 475, type: !8151, align: 1)
!12273 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12274 = !DILocalVariable(name: "val", scope: !12275, file: !8136, line: 475, type: !7, align: 1)
!12275 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12276 = !DILocalVariable(name: "residual", scope: !12277, file: !8136, line: 478, type: !8151, align: 1)
!12277 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12278 = !DILocalVariable(name: "val", scope: !12279, file: !8136, line: 478, type: !7, align: 1)
!12279 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12280 = !DILocalVariable(name: "residual", scope: !12281, file: !8136, line: 475, type: !8151, align: 1)
!12281 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12282 = !DILocalVariable(name: "val", scope: !12283, file: !8136, line: 475, type: !7, align: 1)
!12283 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12284 = !DILocalVariable(name: "residual", scope: !12285, file: !8136, line: 478, type: !8151, align: 1)
!12285 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12286 = !DILocalVariable(name: "val", scope: !12287, file: !8136, line: 478, type: !7, align: 1)
!12287 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12288 = !DILocalVariable(name: "residual", scope: !12289, file: !8136, line: 475, type: !8151, align: 1)
!12289 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12290 = !DILocalVariable(name: "val", scope: !12291, file: !8136, line: 475, type: !7, align: 1)
!12291 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12292 = !DILocalVariable(name: "residual", scope: !12293, file: !8136, line: 478, type: !8151, align: 1)
!12293 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12294 = !DILocalVariable(name: "val", scope: !12295, file: !8136, line: 478, type: !7, align: 1)
!12295 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12296 = !DILocalVariable(name: "residual", scope: !12297, file: !8136, line: 475, type: !8151, align: 1)
!12297 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12298 = !DILocalVariable(name: "val", scope: !12299, file: !8136, line: 475, type: !7, align: 1)
!12299 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12300 = !DILocalVariable(name: "residual", scope: !12301, file: !8136, line: 478, type: !8151, align: 1)
!12301 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12302 = !DILocalVariable(name: "val", scope: !12303, file: !8136, line: 478, type: !7, align: 1)
!12303 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12304 = !DILocalVariable(name: "residual", scope: !12305, file: !8136, line: 475, type: !8151, align: 1)
!12305 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 47)
!12306 = !DILocalVariable(name: "val", scope: !12307, file: !8136, line: 475, type: !7, align: 1)
!12307 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 475, column: 29)
!12308 = !DILocalVariable(name: "residual", scope: !12309, file: !8136, line: 478, type: !8151, align: 1)
!12309 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 70)
!12310 = !DILocalVariable(name: "val", scope: !12311, file: !8136, line: 478, type: !7, align: 1)
!12311 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 478, column: 25)
!12312 = !DILocalVariable(name: "extra_bits", scope: !12313, file: !8136, line: 481, type: !49, align: 8)
!12313 = distinct !DILexicalBlock(scope: !12191, file: !8136, line: 481, column: 17)
!12314 = !DILocalVariable(name: "residual", scope: !12315, file: !8136, line: 484, type: !8151, align: 1)
!12315 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 484, column: 43)
!12316 = !DILocalVariable(name: "val", scope: !12317, file: !8136, line: 484, type: !7, align: 1)
!12317 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 484, column: 25)
!12318 = !DILocalVariable(name: "residual", scope: !12319, file: !8136, line: 487, type: !8151, align: 1)
!12319 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 487, column: 38)
!12320 = !DILocalVariable(name: "val", scope: !12321, file: !8136, line: 487, type: !7, align: 1)
!12321 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 487, column: 21)
!12322 = !DILocalVariable(name: "residual", scope: !12323, file: !8136, line: 488, type: !8151, align: 1)
!12323 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 488, column: 70)
!12324 = !DILocalVariable(name: "val", scope: !12325, file: !8136, line: 488, type: !7, align: 1)
!12325 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 488, column: 21)
!12326 = !DILocalVariable(name: "residual", scope: !12327, file: !8136, line: 491, type: !8151, align: 1)
!12327 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 491, column: 43)
!12328 = !DILocalVariable(name: "val", scope: !12329, file: !8136, line: 491, type: !7, align: 1)
!12329 = distinct !DILexicalBlock(scope: !12313, file: !8136, line: 491, column: 21)
!12330 = !DILocation(line: 475, column: 47, scope: !12193)
!12331 = !DILocation(line: 475, column: 29, scope: !12195)
!12332 = !DILocation(line: 478, column: 70, scope: !12197)
!12333 = !DILocation(line: 478, column: 25, scope: !12199)
!12334 = !DILocation(line: 475, column: 47, scope: !12201)
!12335 = !DILocation(line: 475, column: 29, scope: !12203)
!12336 = !DILocation(line: 478, column: 70, scope: !12205)
!12337 = !DILocation(line: 478, column: 25, scope: !12207)
!12338 = !DILocation(line: 475, column: 47, scope: !12209)
!12339 = !DILocation(line: 475, column: 29, scope: !12211)
!12340 = !DILocation(line: 478, column: 70, scope: !12213)
!12341 = !DILocation(line: 478, column: 25, scope: !12215)
!12342 = !DILocation(line: 475, column: 47, scope: !12217)
!12343 = !DILocation(line: 475, column: 29, scope: !12219)
!12344 = !DILocation(line: 478, column: 70, scope: !12221)
!12345 = !DILocation(line: 478, column: 25, scope: !12223)
!12346 = !DILocation(line: 475, column: 47, scope: !12225)
!12347 = !DILocation(line: 475, column: 29, scope: !12227)
!12348 = !DILocation(line: 478, column: 70, scope: !12229)
!12349 = !DILocation(line: 478, column: 25, scope: !12231)
!12350 = !DILocation(line: 475, column: 47, scope: !12233)
!12351 = !DILocation(line: 475, column: 29, scope: !12235)
!12352 = !DILocation(line: 478, column: 70, scope: !12237)
!12353 = !DILocation(line: 478, column: 25, scope: !12239)
!12354 = !DILocation(line: 475, column: 47, scope: !12241)
!12355 = !DILocation(line: 475, column: 29, scope: !12243)
!12356 = !DILocation(line: 478, column: 70, scope: !12245)
!12357 = !DILocation(line: 478, column: 25, scope: !12247)
!12358 = !DILocation(line: 475, column: 47, scope: !12249)
!12359 = !DILocation(line: 475, column: 29, scope: !12251)
!12360 = !DILocation(line: 478, column: 70, scope: !12253)
!12361 = !DILocation(line: 478, column: 25, scope: !12255)
!12362 = !DILocation(line: 475, column: 47, scope: !12257)
!12363 = !DILocation(line: 475, column: 29, scope: !12259)
!12364 = !DILocation(line: 478, column: 70, scope: !12261)
!12365 = !DILocation(line: 478, column: 25, scope: !12263)
!12366 = !DILocation(line: 475, column: 47, scope: !12265)
!12367 = !DILocation(line: 475, column: 29, scope: !12267)
!12368 = !DILocation(line: 478, column: 70, scope: !12269)
!12369 = !DILocation(line: 478, column: 25, scope: !12271)
!12370 = !DILocation(line: 475, column: 47, scope: !12273)
!12371 = !DILocation(line: 475, column: 29, scope: !12275)
!12372 = !DILocation(line: 478, column: 70, scope: !12277)
!12373 = !DILocation(line: 478, column: 25, scope: !12279)
!12374 = !DILocation(line: 475, column: 47, scope: !12281)
!12375 = !DILocation(line: 475, column: 29, scope: !12283)
!12376 = !DILocation(line: 478, column: 70, scope: !12285)
!12377 = !DILocation(line: 478, column: 25, scope: !12287)
!12378 = !DILocation(line: 475, column: 47, scope: !12289)
!12379 = !DILocation(line: 475, column: 29, scope: !12291)
!12380 = !DILocation(line: 478, column: 70, scope: !12293)
!12381 = !DILocation(line: 478, column: 25, scope: !12295)
!12382 = !DILocation(line: 475, column: 47, scope: !12297)
!12383 = !DILocation(line: 475, column: 29, scope: !12299)
!12384 = !DILocation(line: 478, column: 70, scope: !12301)
!12385 = !DILocation(line: 478, column: 25, scope: !12303)
!12386 = !DILocation(line: 475, column: 47, scope: !12305)
!12387 = !DILocation(line: 475, column: 29, scope: !12307)
!12388 = !DILocation(line: 478, column: 70, scope: !12309)
!12389 = !DILocation(line: 478, column: 25, scope: !12311)
!12390 = !DILocation(line: 484, column: 43, scope: !12315)
!12391 = !DILocation(line: 484, column: 25, scope: !12317)
!12392 = !DILocation(line: 487, column: 38, scope: !12319)
!12393 = !DILocation(line: 487, column: 21, scope: !12321)
!12394 = !DILocation(line: 488, column: 70, scope: !12323)
!12395 = !DILocation(line: 488, column: 21, scope: !12325)
!12396 = !DILocation(line: 491, column: 43, scope: !12327)
!12397 = !DILocation(line: 491, column: 21, scope: !12329)
!12398 = !DILocation(line: 434, column: 20, scope: !12179)
!12399 = !DILocation(line: 434, column: 27, scope: !12179)
!12400 = !DILocation(line: 471, column: 21, scope: !12191)
!12401 = !DILocation(line: 481, column: 21, scope: !12313)
!12402 = !DILocation(line: 471, column: 33, scope: !12179)
!12403 = !DILocation(line: 473, column: 46, scope: !12191)
!12404 = !DILocation(line: 474, column: 29, scope: !12191)
!12405 = !DILocation(line: 474, column: 28, scope: !12191)
!12406 = !DILocation(line: 477, column: 25, scope: !12191)
!12407 = !DILocation(line: 478, column: 25, scope: !12191)
!12408 = !DILocation(line: 475, column: 29, scope: !12191)
!12409 = !DILocation(line: 475, column: 29, scope: !12193)
!12410 = !DILocation(line: 494, column: 14, scope: !12179)
!12411 = !DILocation(line: 478, column: 25, scope: !12197)
!12412 = !DILocation(line: 475, column: 29, scope: !12201)
!12413 = !DILocation(line: 478, column: 25, scope: !12205)
!12414 = !DILocation(line: 475, column: 29, scope: !12209)
!12415 = !DILocation(line: 478, column: 25, scope: !12213)
!12416 = !DILocation(line: 475, column: 29, scope: !12217)
!12417 = !DILocation(line: 478, column: 25, scope: !12221)
!12418 = !DILocation(line: 475, column: 29, scope: !12225)
!12419 = !DILocation(line: 478, column: 25, scope: !12229)
!12420 = !DILocation(line: 475, column: 29, scope: !12233)
!12421 = !DILocation(line: 478, column: 25, scope: !12237)
!12422 = !DILocation(line: 475, column: 29, scope: !12241)
!12423 = !DILocation(line: 478, column: 25, scope: !12245)
!12424 = !DILocation(line: 475, column: 29, scope: !12249)
!12425 = !DILocation(line: 478, column: 25, scope: !12253)
!12426 = !DILocation(line: 475, column: 29, scope: !12257)
!12427 = !DILocation(line: 478, column: 25, scope: !12261)
!12428 = !DILocation(line: 475, column: 29, scope: !12265)
!12429 = !DILocation(line: 478, column: 25, scope: !12269)
!12430 = !DILocation(line: 475, column: 29, scope: !12273)
!12431 = !DILocation(line: 478, column: 25, scope: !12277)
!12432 = !DILocation(line: 475, column: 29, scope: !12281)
!12433 = !DILocation(line: 478, column: 25, scope: !12285)
!12434 = !DILocation(line: 475, column: 29, scope: !12289)
!12435 = !DILocation(line: 478, column: 25, scope: !12293)
!12436 = !DILocation(line: 475, column: 29, scope: !12297)
!12437 = !DILocation(line: 478, column: 25, scope: !12301)
!12438 = !DILocation(line: 481, column: 34, scope: !12191)
!12439 = !DILocation(line: 481, column: 47, scope: !12191)
!12440 = !DILocation(line: 481, column: 46, scope: !12191)
!12441 = !DILocation(line: 482, column: 20, scope: !12313)
!12442 = !DILocation(line: 475, column: 29, scope: !12305)
!12443 = !DILocation(line: 478, column: 25, scope: !12309)
!12444 = !DILocation(line: 490, column: 20, scope: !12313)
!12445 = !DILocation(line: 483, column: 25, scope: !12313)
!12446 = !DILocation(line: 483, column: 24, scope: !12313)
!12447 = !DILocation(line: 486, column: 21, scope: !12313)
!12448 = !DILocation(line: 487, column: 21, scope: !12313)
!12449 = !DILocation(line: 484, column: 25, scope: !12313)
!12450 = !DILocation(line: 484, column: 25, scope: !12315)
!12451 = !DILocation(line: 488, column: 21, scope: !12313)
!12452 = !DILocation(line: 487, column: 21, scope: !12319)
!12453 = !DILocation(line: 488, column: 21, scope: !12323)
!12454 = !DILocation(line: 493, column: 17, scope: !12313)
!12455 = !DILocation(line: 491, column: 21, scope: !12313)
!12456 = !DILocation(line: 491, column: 21, scope: !12327)
!12457 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h29a0e81a136874a8E", scope: !12458, file: !8136, line: 497, type: !12181, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12459)
!12458 = !DINamespace(name: "{impl#17}", scope: !5294)
!12459 = !{!12460, !12461}
!12460 = !DILocalVariable(name: "self", arg: 1, scope: !12457, file: !8136, line: 497, type: !12183)
!12461 = !DILocalVariable(name: "f", arg: 2, scope: !12457, file: !8136, line: 497, type: !206)
!12462 = !DILocation(line: 497, column: 20, scope: !12457)
!12463 = !DILocation(line: 497, column: 27, scope: !12457)
!12464 = !DILocation(line: 498, column: 17, scope: !12457)
!12465 = !DILocation(line: 499, column: 14, scope: !12457)
!12466 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h267517d80356d921E", scope: !12467, file: !8136, line: 502, type: !12181, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12468)
!12467 = !DINamespace(name: "{impl#18}", scope: !5294)
!12468 = !{!12469, !12470}
!12469 = !DILocalVariable(name: "self", arg: 1, scope: !12466, file: !8136, line: 502, type: !12183)
!12470 = !DILocalVariable(name: "f", arg: 2, scope: !12466, file: !8136, line: 502, type: !206)
!12471 = !DILocation(line: 502, column: 20, scope: !12466)
!12472 = !DILocation(line: 502, column: 27, scope: !12466)
!12473 = !DILocation(line: 503, column: 17, scope: !12466)
!12474 = !DILocation(line: 504, column: 14, scope: !12466)
!12475 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf164f8cf427bab7cE", scope: !12476, file: !8136, line: 507, type: !12181, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12477)
!12476 = !DINamespace(name: "{impl#19}", scope: !5294)
!12477 = !{!12478, !12479}
!12478 = !DILocalVariable(name: "self", arg: 1, scope: !12475, file: !8136, line: 507, type: !12183)
!12479 = !DILocalVariable(name: "f", arg: 2, scope: !12475, file: !8136, line: 507, type: !206)
!12480 = !DILocation(line: 507, column: 20, scope: !12475)
!12481 = !DILocation(line: 507, column: 27, scope: !12475)
!12482 = !DILocation(line: 508, column: 17, scope: !12475)
!12483 = !DILocation(line: 509, column: 14, scope: !12475)
!12484 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17had48638af871c08fE", scope: !12485, file: !8136, line: 512, type: !12181, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12486)
!12485 = !DINamespace(name: "{impl#20}", scope: !5294)
!12486 = !{!12487, !12488}
!12487 = !DILocalVariable(name: "self", arg: 1, scope: !12484, file: !8136, line: 512, type: !12183)
!12488 = !DILocalVariable(name: "f", arg: 2, scope: !12484, file: !8136, line: 512, type: !206)
!12489 = !DILocation(line: 512, column: 20, scope: !12484)
!12490 = !DILocation(line: 512, column: 27, scope: !12484)
!12491 = !DILocation(line: 513, column: 17, scope: !12484)
!12492 = !DILocation(line: 514, column: 14, scope: !12484)
!12493 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6be45a84043e1127E", scope: !12184, file: !8136, line: 532, type: !12494, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !12496, retainedNodes: !25)
!12494 = !DISubroutineType(types: !12495)
!12495 = !{!12184}
!12496 = !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h6be45a84043e1127E", scope: !12184, file: !8136, line: 532, type: !12494, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!12497 = !DILocation(line: 533, column: 17, scope: !12493)
!12498 = !DILocation(line: 541, column: 14, scope: !12493)
!12499 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h14e3c38ca42ea8e3E", scope: !12184, file: !8136, line: 545, type: !12500, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !12502, retainedNodes: !12503)
!12500 = !DISubroutineType(types: !12501)
!12501 = !{!49, !12183}
!12502 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h14e3c38ca42ea8e3E", scope: !12184, file: !8136, line: 545, type: !12500, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!12503 = !{!12504}
!12504 = !DILocalVariable(name: "self", arg: 1, scope: !12499, file: !8136, line: 545, type: !12183)
!12505 = !DILocation(line: 545, column: 31, scope: !12499)
!12506 = !DILocation(line: 546, column: 17, scope: !12499)
!12507 = !DILocation(line: 547, column: 14, scope: !12499)
!12508 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb8ac5022956321aeE", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12513)
!12509 = !DINamespace(name: "{impl#0}", scope: !12510)
!12510 = !DINamespace(name: "fmt", scope: !12180)
!12511 = !DISubroutineType(types: !12512)
!12512 = !{!306, !12183}
!12513 = !{!12514}
!12514 = !DILocalVariable(name: "self", arg: 1, scope: !12515, file: !5292, line: 201, type: !12183)
!12515 = !DILexicalBlockFile(scope: !12508, file: !5292, discriminator: 0)
!12516 = !DILocation(line: 201, column: 1, scope: !12515)
!12517 = !DILocation(line: 875, column: 11, scope: !12508)
!12518 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h5553a2b6399586e2E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12519)
!12519 = !{!12520}
!12520 = !DILocalVariable(name: "self", arg: 1, scope: !12521, file: !5292, line: 201, type: !12183)
!12521 = !DILexicalBlockFile(scope: !12518, file: !5292, discriminator: 0)
!12522 = !DILocation(line: 201, column: 1, scope: !12521)
!12523 = !DILocation(line: 875, column: 11, scope: !12518)
!12524 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h0a4a801487b7f26aE", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12525)
!12525 = !{!12526}
!12526 = !DILocalVariable(name: "self", arg: 1, scope: !12527, file: !5292, line: 201, type: !12183)
!12527 = !DILexicalBlockFile(scope: !12524, file: !5292, discriminator: 0)
!12528 = !DILocation(line: 201, column: 1, scope: !12527)
!12529 = !DILocation(line: 875, column: 11, scope: !12524)
!12530 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h3c23b9fd5b1b21f8E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12531)
!12531 = !{!12532}
!12532 = !DILocalVariable(name: "self", arg: 1, scope: !12533, file: !5292, line: 201, type: !12183)
!12533 = !DILexicalBlockFile(scope: !12530, file: !5292, discriminator: 0)
!12534 = !DILocation(line: 201, column: 1, scope: !12533)
!12535 = !DILocation(line: 875, column: 11, scope: !12530)
!12536 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17hacd1d78a53ad0b39E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12537)
!12537 = !{!12538}
!12538 = !DILocalVariable(name: "self", arg: 1, scope: !12539, file: !5292, line: 201, type: !12183)
!12539 = !DILexicalBlockFile(scope: !12536, file: !5292, discriminator: 0)
!12540 = !DILocation(line: 201, column: 1, scope: !12539)
!12541 = !DILocation(line: 875, column: 11, scope: !12536)
!12542 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317ha340fab0c5627743E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12543)
!12543 = !{!12544}
!12544 = !DILocalVariable(name: "self", arg: 1, scope: !12545, file: !5292, line: 201, type: !12183)
!12545 = !DILexicalBlockFile(scope: !12542, file: !5292, discriminator: 0)
!12546 = !DILocation(line: 201, column: 1, scope: !12545)
!12547 = !DILocation(line: 875, column: 11, scope: !12542)
!12548 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hb30c6e0080e59976E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12549)
!12549 = !{!12550}
!12550 = !DILocalVariable(name: "self", arg: 1, scope: !12551, file: !5292, line: 201, type: !12183)
!12551 = !DILexicalBlockFile(scope: !12548, file: !5292, discriminator: 0)
!12552 = !DILocation(line: 201, column: 1, scope: !12551)
!12553 = !DILocation(line: 875, column: 11, scope: !12548)
!12554 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hdf432c97ffd5512bE", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12555)
!12555 = !{!12556}
!12556 = !DILocalVariable(name: "self", arg: 1, scope: !12557, file: !5292, line: 201, type: !12183)
!12557 = !DILexicalBlockFile(scope: !12554, file: !5292, discriminator: 0)
!12558 = !DILocation(line: 201, column: 1, scope: !12557)
!12559 = !DILocation(line: 875, column: 11, scope: !12554)
!12560 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hdee4192732bc292aE", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12561)
!12561 = !{!12562}
!12562 = !DILocalVariable(name: "self", arg: 1, scope: !12563, file: !5292, line: 201, type: !12183)
!12563 = !DILexicalBlockFile(scope: !12560, file: !5292, discriminator: 0)
!12564 = !DILocation(line: 201, column: 1, scope: !12563)
!12565 = !DILocation(line: 875, column: 11, scope: !12560)
!12566 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h372d444724b31617E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12567)
!12567 = !{!12568}
!12568 = !DILocalVariable(name: "self", arg: 1, scope: !12569, file: !5292, line: 201, type: !12183)
!12569 = !DILexicalBlockFile(scope: !12566, file: !5292, discriminator: 0)
!12570 = !DILocation(line: 201, column: 1, scope: !12569)
!12571 = !DILocation(line: 875, column: 11, scope: !12566)
!12572 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17he44cb5880f96e1f0E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12573)
!12573 = !{!12574}
!12574 = !DILocalVariable(name: "self", arg: 1, scope: !12575, file: !5292, line: 201, type: !12183)
!12575 = !DILexicalBlockFile(scope: !12572, file: !5292, discriminator: 0)
!12576 = !DILocation(line: 201, column: 1, scope: !12575)
!12577 = !DILocation(line: 875, column: 11, scope: !12572)
!12578 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h44c1c6955534f346E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12579)
!12579 = !{!12580}
!12580 = !DILocalVariable(name: "self", arg: 1, scope: !12581, file: !5292, line: 201, type: !12183)
!12581 = !DILexicalBlockFile(scope: !12578, file: !5292, discriminator: 0)
!12582 = !DILocation(line: 201, column: 1, scope: !12581)
!12583 = !DILocation(line: 875, column: 11, scope: !12578)
!12584 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917ha1780310dedfe873E", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12585)
!12585 = !{!12586}
!12586 = !DILocalVariable(name: "self", arg: 1, scope: !12587, file: !5292, line: 201, type: !12183)
!12587 = !DILexicalBlockFile(scope: !12584, file: !5292, discriminator: 0)
!12588 = !DILocation(line: 201, column: 1, scope: !12587)
!12589 = !DILocation(line: 875, column: 11, scope: !12584)
!12590 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h1f0a3cb97cd0d55fE", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12591)
!12591 = !{!12592}
!12592 = !DILocalVariable(name: "self", arg: 1, scope: !12593, file: !5292, line: 201, type: !12183)
!12593 = !DILexicalBlockFile(scope: !12590, file: !5292, discriminator: 0)
!12594 = !DILocation(line: 201, column: 1, scope: !12593)
!12595 = !DILocation(line: 875, column: 11, scope: !12590)
!12596 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h004b36196d8b95dbE", scope: !12509, file: !8136, line: 460, type: !12511, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12597)
!12597 = !{!12598}
!12598 = !DILocalVariable(name: "self", arg: 1, scope: !12599, file: !5292, line: 201, type: !12183)
!12599 = !DILexicalBlockFile(scope: !12596, file: !5292, discriminator: 0)
!12600 = !DILocation(line: 201, column: 1, scope: !12599)
!12601 = !DILocation(line: 875, column: 11, scope: !12596)
!12602 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hd22c67045358d967E", scope: !12603, file: !5318, line: 47, type: !12604, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12606)
!12603 = !DINamespace(name: "{impl#15}", scope: !14)
!12604 = !DISubroutineType(types: !12605)
!12605 = !{!188, !5349, !206}
!12606 = !{!12607, !12608, !12609, !12615}
!12607 = !DILocalVariable(name: "self", arg: 1, scope: !12602, file: !5318, line: 47, type: !5349)
!12608 = !DILocalVariable(name: "f", arg: 2, scope: !12602, file: !5318, line: 47, type: !206)
!12609 = !DILocalVariable(name: "names", scope: !12610, file: !5318, line: 47, type: !12611, align: 8)
!12610 = distinct !DILexicalBlock(scope: !12602, file: !5318, line: 47, column: 17)
!12611 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12612, size: 64, align: 64, dwarfAddressSpace: 0)
!12612 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12613)
!12613 = !{!12614}
!12614 = !DISubrange(count: 26, lowerBound: 0)
!12615 = !DILocalVariable(name: "values", scope: !12616, file: !5318, line: 47, type: !12617, align: 8)
!12616 = distinct !DILexicalBlock(scope: !12610, file: !5318, line: 47, column: 17)
!12617 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12618, templateParams: !25, identifier: "552047c2570b0c69398a89f7719f327f")
!12618 = !{!12619, !12627}
!12619 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12617, file: !2, baseType: !12620, size: 64, align: 64)
!12620 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12621, size: 64, align: 64, dwarfAddressSpace: 0)
!12621 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12622, templateParams: !25, identifier: "b74a21b4b8590d67a41f5b025fb2851a")
!12622 = !{!12623, !12626}
!12623 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12621, file: !2, baseType: !12624, size: 64, align: 64)
!12624 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12625, size: 64, align: 64, dwarfAddressSpace: 0)
!12625 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !25, identifier: "c061ba98cf88e7c04b26584a98f9df5c")
!12626 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12621, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!12627 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12617, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12628 = !DILocation(line: 47, column: 17, scope: !12610)
!12629 = !DILocation(line: 47, column: 17, scope: !12602)
!12630 = !DILocation(line: 90, column: 5, scope: !12610)
!12631 = !DILocation(line: 100, column: 5, scope: !12610)
!12632 = !DILocation(line: 108, column: 5, scope: !12610)
!12633 = !DILocation(line: 117, column: 5, scope: !12610)
!12634 = !DILocation(line: 127, column: 5, scope: !12610)
!12635 = !DILocation(line: 161, column: 5, scope: !12610)
!12636 = !DILocation(line: 178, column: 5, scope: !12610)
!12637 = !DILocation(line: 212, column: 5, scope: !12610)
!12638 = !DILocation(line: 219, column: 5, scope: !12610)
!12639 = !DILocation(line: 229, column: 5, scope: !12610)
!12640 = !DILocation(line: 239, column: 5, scope: !12610)
!12641 = !DILocation(line: 256, column: 5, scope: !12610)
!12642 = !DILocation(line: 272, column: 5, scope: !12610)
!12643 = !DILocation(line: 293, column: 5, scope: !12610)
!12644 = !DILocation(line: 296, column: 5, scope: !12610)
!12645 = !DILocation(line: 304, column: 5, scope: !12610)
!12646 = !DILocation(line: 313, column: 5, scope: !12610)
!12647 = !DILocation(line: 322, column: 5, scope: !12610)
!12648 = !DILocation(line: 338, column: 5, scope: !12610)
!12649 = !DILocation(line: 341, column: 5, scope: !12610)
!12650 = !DILocation(line: 344, column: 5, scope: !12610)
!12651 = !DILocation(line: 373, column: 5, scope: !12610)
!12652 = !DILocation(line: 384, column: 5, scope: !12610)
!12653 = !DILocation(line: 387, column: 5, scope: !12610)
!12654 = !DILocation(line: 409, column: 5, scope: !12610)
!12655 = !DILocation(line: 47, column: 17, scope: !12616)
!12656 = !DILocation(line: 47, column: 22, scope: !12602)
!12657 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h4c078a0a49405956E", scope: !12658, file: !8136, line: 434, type: !12659, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12662)
!12658 = !DINamespace(name: "{impl#38}", scope: !14)
!12659 = !DISubroutineType(types: !12660)
!12660 = !{!188, !12661, !206}
!12661 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !508, size: 64, align: 64, dwarfAddressSpace: 0)
!12662 = !{!12663, !12664, !12665, !12667, !12669, !12671, !12673, !12675, !12677, !12679, !12681, !12683, !12685, !12687, !12689, !12691, !12693, !12695, !12697, !12699, !12701, !12703, !12705, !12707, !12709, !12711, !12713, !12715, !12717, !12719, !12721, !12723, !12725, !12727, !12729, !12731, !12733, !12735, !12737, !12739, !12741, !12743, !12745, !12747, !12749, !12751, !12753, !12755}
!12663 = !DILocalVariable(name: "self", arg: 1, scope: !12657, file: !8136, line: 434, type: !12661)
!12664 = !DILocalVariable(name: "f", arg: 2, scope: !12657, file: !8136, line: 434, type: !206)
!12665 = !DILocalVariable(name: "first", scope: !12666, file: !8136, line: 471, type: !306, align: 1)
!12666 = distinct !DILexicalBlock(scope: !12657, file: !8136, line: 471, column: 17)
!12667 = !DILocalVariable(name: "residual", scope: !12668, file: !8136, line: 475, type: !8151, align: 1)
!12668 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12669 = !DILocalVariable(name: "val", scope: !12670, file: !8136, line: 475, type: !7, align: 1)
!12670 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12671 = !DILocalVariable(name: "residual", scope: !12672, file: !8136, line: 478, type: !8151, align: 1)
!12672 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12673 = !DILocalVariable(name: "val", scope: !12674, file: !8136, line: 478, type: !7, align: 1)
!12674 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12675 = !DILocalVariable(name: "residual", scope: !12676, file: !8136, line: 475, type: !8151, align: 1)
!12676 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12677 = !DILocalVariable(name: "val", scope: !12678, file: !8136, line: 475, type: !7, align: 1)
!12678 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12679 = !DILocalVariable(name: "residual", scope: !12680, file: !8136, line: 478, type: !8151, align: 1)
!12680 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12681 = !DILocalVariable(name: "val", scope: !12682, file: !8136, line: 478, type: !7, align: 1)
!12682 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12683 = !DILocalVariable(name: "residual", scope: !12684, file: !8136, line: 475, type: !8151, align: 1)
!12684 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12685 = !DILocalVariable(name: "val", scope: !12686, file: !8136, line: 475, type: !7, align: 1)
!12686 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12687 = !DILocalVariable(name: "residual", scope: !12688, file: !8136, line: 478, type: !8151, align: 1)
!12688 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12689 = !DILocalVariable(name: "val", scope: !12690, file: !8136, line: 478, type: !7, align: 1)
!12690 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12691 = !DILocalVariable(name: "residual", scope: !12692, file: !8136, line: 475, type: !8151, align: 1)
!12692 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12693 = !DILocalVariable(name: "val", scope: !12694, file: !8136, line: 475, type: !7, align: 1)
!12694 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12695 = !DILocalVariable(name: "residual", scope: !12696, file: !8136, line: 478, type: !8151, align: 1)
!12696 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12697 = !DILocalVariable(name: "val", scope: !12698, file: !8136, line: 478, type: !7, align: 1)
!12698 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12699 = !DILocalVariable(name: "residual", scope: !12700, file: !8136, line: 475, type: !8151, align: 1)
!12700 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12701 = !DILocalVariable(name: "val", scope: !12702, file: !8136, line: 475, type: !7, align: 1)
!12702 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12703 = !DILocalVariable(name: "residual", scope: !12704, file: !8136, line: 478, type: !8151, align: 1)
!12704 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12705 = !DILocalVariable(name: "val", scope: !12706, file: !8136, line: 478, type: !7, align: 1)
!12706 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12707 = !DILocalVariable(name: "residual", scope: !12708, file: !8136, line: 475, type: !8151, align: 1)
!12708 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12709 = !DILocalVariable(name: "val", scope: !12710, file: !8136, line: 475, type: !7, align: 1)
!12710 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12711 = !DILocalVariable(name: "residual", scope: !12712, file: !8136, line: 478, type: !8151, align: 1)
!12712 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12713 = !DILocalVariable(name: "val", scope: !12714, file: !8136, line: 478, type: !7, align: 1)
!12714 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12715 = !DILocalVariable(name: "residual", scope: !12716, file: !8136, line: 475, type: !8151, align: 1)
!12716 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12717 = !DILocalVariable(name: "val", scope: !12718, file: !8136, line: 475, type: !7, align: 1)
!12718 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12719 = !DILocalVariable(name: "residual", scope: !12720, file: !8136, line: 478, type: !8151, align: 1)
!12720 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12721 = !DILocalVariable(name: "val", scope: !12722, file: !8136, line: 478, type: !7, align: 1)
!12722 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12723 = !DILocalVariable(name: "residual", scope: !12724, file: !8136, line: 475, type: !8151, align: 1)
!12724 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12725 = !DILocalVariable(name: "val", scope: !12726, file: !8136, line: 475, type: !7, align: 1)
!12726 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12727 = !DILocalVariable(name: "residual", scope: !12728, file: !8136, line: 478, type: !8151, align: 1)
!12728 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12729 = !DILocalVariable(name: "val", scope: !12730, file: !8136, line: 478, type: !7, align: 1)
!12730 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12731 = !DILocalVariable(name: "residual", scope: !12732, file: !8136, line: 475, type: !8151, align: 1)
!12732 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 47)
!12733 = !DILocalVariable(name: "val", scope: !12734, file: !8136, line: 475, type: !7, align: 1)
!12734 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 475, column: 29)
!12735 = !DILocalVariable(name: "residual", scope: !12736, file: !8136, line: 478, type: !8151, align: 1)
!12736 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 70)
!12737 = !DILocalVariable(name: "val", scope: !12738, file: !8136, line: 478, type: !7, align: 1)
!12738 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 478, column: 25)
!12739 = !DILocalVariable(name: "extra_bits", scope: !12740, file: !8136, line: 481, type: !49, align: 8)
!12740 = distinct !DILexicalBlock(scope: !12666, file: !8136, line: 481, column: 17)
!12741 = !DILocalVariable(name: "residual", scope: !12742, file: !8136, line: 484, type: !8151, align: 1)
!12742 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 484, column: 43)
!12743 = !DILocalVariable(name: "val", scope: !12744, file: !8136, line: 484, type: !7, align: 1)
!12744 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 484, column: 25)
!12745 = !DILocalVariable(name: "residual", scope: !12746, file: !8136, line: 487, type: !8151, align: 1)
!12746 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 487, column: 38)
!12747 = !DILocalVariable(name: "val", scope: !12748, file: !8136, line: 487, type: !7, align: 1)
!12748 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 487, column: 21)
!12749 = !DILocalVariable(name: "residual", scope: !12750, file: !8136, line: 488, type: !8151, align: 1)
!12750 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 488, column: 70)
!12751 = !DILocalVariable(name: "val", scope: !12752, file: !8136, line: 488, type: !7, align: 1)
!12752 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 488, column: 21)
!12753 = !DILocalVariable(name: "residual", scope: !12754, file: !8136, line: 491, type: !8151, align: 1)
!12754 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 491, column: 43)
!12755 = !DILocalVariable(name: "val", scope: !12756, file: !8136, line: 491, type: !7, align: 1)
!12756 = distinct !DILexicalBlock(scope: !12740, file: !8136, line: 491, column: 21)
!12757 = !DILocation(line: 475, column: 47, scope: !12668)
!12758 = !DILocation(line: 475, column: 29, scope: !12670)
!12759 = !DILocation(line: 478, column: 70, scope: !12672)
!12760 = !DILocation(line: 478, column: 25, scope: !12674)
!12761 = !DILocation(line: 475, column: 47, scope: !12676)
!12762 = !DILocation(line: 475, column: 29, scope: !12678)
!12763 = !DILocation(line: 478, column: 70, scope: !12680)
!12764 = !DILocation(line: 478, column: 25, scope: !12682)
!12765 = !DILocation(line: 475, column: 47, scope: !12684)
!12766 = !DILocation(line: 475, column: 29, scope: !12686)
!12767 = !DILocation(line: 478, column: 70, scope: !12688)
!12768 = !DILocation(line: 478, column: 25, scope: !12690)
!12769 = !DILocation(line: 475, column: 47, scope: !12692)
!12770 = !DILocation(line: 475, column: 29, scope: !12694)
!12771 = !DILocation(line: 478, column: 70, scope: !12696)
!12772 = !DILocation(line: 478, column: 25, scope: !12698)
!12773 = !DILocation(line: 475, column: 47, scope: !12700)
!12774 = !DILocation(line: 475, column: 29, scope: !12702)
!12775 = !DILocation(line: 478, column: 70, scope: !12704)
!12776 = !DILocation(line: 478, column: 25, scope: !12706)
!12777 = !DILocation(line: 475, column: 47, scope: !12708)
!12778 = !DILocation(line: 475, column: 29, scope: !12710)
!12779 = !DILocation(line: 478, column: 70, scope: !12712)
!12780 = !DILocation(line: 478, column: 25, scope: !12714)
!12781 = !DILocation(line: 475, column: 47, scope: !12716)
!12782 = !DILocation(line: 475, column: 29, scope: !12718)
!12783 = !DILocation(line: 478, column: 70, scope: !12720)
!12784 = !DILocation(line: 478, column: 25, scope: !12722)
!12785 = !DILocation(line: 475, column: 47, scope: !12724)
!12786 = !DILocation(line: 475, column: 29, scope: !12726)
!12787 = !DILocation(line: 478, column: 70, scope: !12728)
!12788 = !DILocation(line: 478, column: 25, scope: !12730)
!12789 = !DILocation(line: 475, column: 47, scope: !12732)
!12790 = !DILocation(line: 475, column: 29, scope: !12734)
!12791 = !DILocation(line: 478, column: 70, scope: !12736)
!12792 = !DILocation(line: 478, column: 25, scope: !12738)
!12793 = !DILocation(line: 484, column: 43, scope: !12742)
!12794 = !DILocation(line: 484, column: 25, scope: !12744)
!12795 = !DILocation(line: 487, column: 38, scope: !12746)
!12796 = !DILocation(line: 487, column: 21, scope: !12748)
!12797 = !DILocation(line: 488, column: 70, scope: !12750)
!12798 = !DILocation(line: 488, column: 21, scope: !12752)
!12799 = !DILocation(line: 491, column: 43, scope: !12754)
!12800 = !DILocation(line: 491, column: 21, scope: !12756)
!12801 = !DILocation(line: 434, column: 20, scope: !12657)
!12802 = !DILocation(line: 434, column: 27, scope: !12657)
!12803 = !DILocation(line: 471, column: 21, scope: !12666)
!12804 = !DILocation(line: 481, column: 21, scope: !12740)
!12805 = !DILocation(line: 471, column: 33, scope: !12657)
!12806 = !DILocation(line: 473, column: 46, scope: !12666)
!12807 = !DILocation(line: 474, column: 29, scope: !12666)
!12808 = !DILocation(line: 474, column: 28, scope: !12666)
!12809 = !DILocation(line: 477, column: 25, scope: !12666)
!12810 = !DILocation(line: 478, column: 25, scope: !12666)
!12811 = !DILocation(line: 475, column: 29, scope: !12666)
!12812 = !DILocation(line: 475, column: 29, scope: !12668)
!12813 = !DILocation(line: 494, column: 14, scope: !12657)
!12814 = !DILocation(line: 478, column: 25, scope: !12672)
!12815 = !DILocation(line: 475, column: 29, scope: !12676)
!12816 = !DILocation(line: 478, column: 25, scope: !12680)
!12817 = !DILocation(line: 475, column: 29, scope: !12684)
!12818 = !DILocation(line: 478, column: 25, scope: !12688)
!12819 = !DILocation(line: 475, column: 29, scope: !12692)
!12820 = !DILocation(line: 478, column: 25, scope: !12696)
!12821 = !DILocation(line: 475, column: 29, scope: !12700)
!12822 = !DILocation(line: 478, column: 25, scope: !12704)
!12823 = !DILocation(line: 475, column: 29, scope: !12708)
!12824 = !DILocation(line: 478, column: 25, scope: !12712)
!12825 = !DILocation(line: 475, column: 29, scope: !12716)
!12826 = !DILocation(line: 478, column: 25, scope: !12720)
!12827 = !DILocation(line: 475, column: 29, scope: !12724)
!12828 = !DILocation(line: 478, column: 25, scope: !12728)
!12829 = !DILocation(line: 481, column: 34, scope: !12666)
!12830 = !DILocation(line: 481, column: 47, scope: !12666)
!12831 = !DILocation(line: 481, column: 46, scope: !12666)
!12832 = !DILocation(line: 482, column: 20, scope: !12740)
!12833 = !DILocation(line: 475, column: 29, scope: !12732)
!12834 = !DILocation(line: 478, column: 25, scope: !12736)
!12835 = !DILocation(line: 490, column: 20, scope: !12740)
!12836 = !DILocation(line: 483, column: 25, scope: !12740)
!12837 = !DILocation(line: 483, column: 24, scope: !12740)
!12838 = !DILocation(line: 486, column: 21, scope: !12740)
!12839 = !DILocation(line: 487, column: 21, scope: !12740)
!12840 = !DILocation(line: 484, column: 25, scope: !12740)
!12841 = !DILocation(line: 484, column: 25, scope: !12742)
!12842 = !DILocation(line: 488, column: 21, scope: !12740)
!12843 = !DILocation(line: 487, column: 21, scope: !12746)
!12844 = !DILocation(line: 488, column: 21, scope: !12750)
!12845 = !DILocation(line: 493, column: 17, scope: !12740)
!12846 = !DILocation(line: 491, column: 21, scope: !12740)
!12847 = !DILocation(line: 491, column: 21, scope: !12754)
!12848 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h7cca38b64dd9565dE", scope: !12849, file: !8136, line: 497, type: !12659, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12850)
!12849 = !DINamespace(name: "{impl#39}", scope: !14)
!12850 = !{!12851, !12852}
!12851 = !DILocalVariable(name: "self", arg: 1, scope: !12848, file: !8136, line: 497, type: !12661)
!12852 = !DILocalVariable(name: "f", arg: 2, scope: !12848, file: !8136, line: 497, type: !206)
!12853 = !DILocation(line: 497, column: 20, scope: !12848)
!12854 = !DILocation(line: 497, column: 27, scope: !12848)
!12855 = !DILocation(line: 498, column: 17, scope: !12848)
!12856 = !DILocation(line: 499, column: 14, scope: !12848)
!12857 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h3c2bb31ac171413dE", scope: !12858, file: !8136, line: 502, type: !12659, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12859)
!12858 = !DINamespace(name: "{impl#40}", scope: !14)
!12859 = !{!12860, !12861}
!12860 = !DILocalVariable(name: "self", arg: 1, scope: !12857, file: !8136, line: 502, type: !12661)
!12861 = !DILocalVariable(name: "f", arg: 2, scope: !12857, file: !8136, line: 502, type: !206)
!12862 = !DILocation(line: 502, column: 20, scope: !12857)
!12863 = !DILocation(line: 502, column: 27, scope: !12857)
!12864 = !DILocation(line: 503, column: 17, scope: !12857)
!12865 = !DILocation(line: 504, column: 14, scope: !12857)
!12866 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h89ebce520c0461e6E", scope: !12867, file: !8136, line: 507, type: !12659, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12868)
!12867 = !DINamespace(name: "{impl#41}", scope: !14)
!12868 = !{!12869, !12870}
!12869 = !DILocalVariable(name: "self", arg: 1, scope: !12866, file: !8136, line: 507, type: !12661)
!12870 = !DILocalVariable(name: "f", arg: 2, scope: !12866, file: !8136, line: 507, type: !206)
!12871 = !DILocation(line: 507, column: 20, scope: !12866)
!12872 = !DILocation(line: 507, column: 27, scope: !12866)
!12873 = !DILocation(line: 508, column: 17, scope: !12866)
!12874 = !DILocation(line: 509, column: 14, scope: !12866)
!12875 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3023bb288be4891eE", scope: !12876, file: !8136, line: 512, type: !12659, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12877)
!12876 = !DINamespace(name: "{impl#42}", scope: !14)
!12877 = !{!12878, !12879}
!12878 = !DILocalVariable(name: "self", arg: 1, scope: !12875, file: !8136, line: 512, type: !12661)
!12879 = !DILocalVariable(name: "f", arg: 2, scope: !12875, file: !8136, line: 512, type: !206)
!12880 = !DILocation(line: 512, column: 20, scope: !12875)
!12881 = !DILocation(line: 512, column: 27, scope: !12875)
!12882 = !DILocation(line: 513, column: 17, scope: !12875)
!12883 = !DILocation(line: 514, column: 14, scope: !12875)
!12884 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h0ce88c970297ea18E", scope: !508, file: !8136, line: 532, type: !12885, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !12887, retainedNodes: !25)
!12885 = !DISubroutineType(types: !12886)
!12886 = !{!508}
!12887 = !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h0ce88c970297ea18E", scope: !508, file: !8136, line: 532, type: !12885, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!12888 = !DILocation(line: 533, column: 17, scope: !12884)
!12889 = !DILocation(line: 541, column: 14, scope: !12884)
!12890 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h318daebdc96328a1E", scope: !508, file: !8136, line: 545, type: !12891, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !12893, retainedNodes: !12894)
!12891 = !DISubroutineType(types: !12892)
!12892 = !{!49, !12661}
!12893 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h318daebdc96328a1E", scope: !508, file: !8136, line: 545, type: !12891, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!12894 = !{!12895}
!12895 = !DILocalVariable(name: "self", arg: 1, scope: !12890, file: !8136, line: 545, type: !12661)
!12896 = !DILocation(line: 545, column: 31, scope: !12890)
!12897 = !DILocation(line: 546, column: 17, scope: !12890)
!12898 = !DILocation(line: 547, column: 14, scope: !12890)
!12899 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17hecfce0ad36d52f8eE", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12904)
!12900 = !DINamespace(name: "{impl#0}", scope: !12901)
!12901 = !DINamespace(name: "fmt", scope: !12658)
!12902 = !DISubroutineType(types: !12903)
!12903 = !{!306, !12661}
!12904 = !{!12905}
!12905 = !DILocalVariable(name: "self", arg: 1, scope: !12906, file: !5318, line: 930, type: !12661)
!12906 = !DILexicalBlockFile(scope: !12899, file: !5318, discriminator: 0)
!12907 = !DILocation(line: 930, column: 1, scope: !12906)
!12908 = !DILocation(line: 875, column: 11, scope: !12899)
!12909 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h14f62cbdb3e14718E", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12910)
!12910 = !{!12911}
!12911 = !DILocalVariable(name: "self", arg: 1, scope: !12912, file: !5318, line: 930, type: !12661)
!12912 = !DILexicalBlockFile(scope: !12909, file: !5318, discriminator: 0)
!12913 = !DILocation(line: 930, column: 1, scope: !12912)
!12914 = !DILocation(line: 875, column: 11, scope: !12909)
!12915 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17he9d1aa47cd3d81b0E", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12916)
!12916 = !{!12917}
!12917 = !DILocalVariable(name: "self", arg: 1, scope: !12918, file: !5318, line: 930, type: !12661)
!12918 = !DILexicalBlockFile(scope: !12915, file: !5318, discriminator: 0)
!12919 = !DILocation(line: 930, column: 1, scope: !12918)
!12920 = !DILocation(line: 875, column: 11, scope: !12915)
!12921 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h18f49f9cba43570aE", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12922)
!12922 = !{!12923}
!12923 = !DILocalVariable(name: "self", arg: 1, scope: !12924, file: !5318, line: 930, type: !12661)
!12924 = !DILexicalBlockFile(scope: !12921, file: !5318, discriminator: 0)
!12925 = !DILocation(line: 930, column: 1, scope: !12924)
!12926 = !DILocation(line: 875, column: 11, scope: !12921)
!12927 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h307e76bc756162aaE", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12928)
!12928 = !{!12929}
!12929 = !DILocalVariable(name: "self", arg: 1, scope: !12930, file: !5318, line: 930, type: !12661)
!12930 = !DILexicalBlockFile(scope: !12927, file: !5318, discriminator: 0)
!12931 = !DILocation(line: 930, column: 1, scope: !12930)
!12932 = !DILocation(line: 875, column: 11, scope: !12927)
!12933 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h18091535c386ac00E", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12934)
!12934 = !{!12935}
!12935 = !DILocalVariable(name: "self", arg: 1, scope: !12936, file: !5318, line: 930, type: !12661)
!12936 = !DILexicalBlockFile(scope: !12933, file: !5318, discriminator: 0)
!12937 = !DILocation(line: 930, column: 1, scope: !12936)
!12938 = !DILocation(line: 875, column: 11, scope: !12933)
!12939 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hb6c157b7437e4d7bE", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12940)
!12940 = !{!12941}
!12941 = !DILocalVariable(name: "self", arg: 1, scope: !12942, file: !5318, line: 930, type: !12661)
!12942 = !DILexicalBlockFile(scope: !12939, file: !5318, discriminator: 0)
!12943 = !DILocation(line: 930, column: 1, scope: !12942)
!12944 = !DILocation(line: 875, column: 11, scope: !12939)
!12945 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hf4d78a437430a06eE", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12946)
!12946 = !{!12947}
!12947 = !DILocalVariable(name: "self", arg: 1, scope: !12948, file: !5318, line: 930, type: !12661)
!12948 = !DILexicalBlockFile(scope: !12945, file: !5318, discriminator: 0)
!12949 = !DILocation(line: 930, column: 1, scope: !12948)
!12950 = !DILocation(line: 875, column: 11, scope: !12945)
!12951 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hbf81c60b51011365E", scope: !12900, file: !8136, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12952)
!12952 = !{!12953}
!12953 = !DILocalVariable(name: "self", arg: 1, scope: !12954, file: !5318, line: 930, type: !12661)
!12954 = !DILexicalBlockFile(scope: !12951, file: !5318, discriminator: 0)
!12955 = !DILocation(line: 930, column: 1, scope: !12954)
!12956 = !DILocation(line: 875, column: 11, scope: !12951)
!12957 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h82bbae25597a74d9E", scope: !12958, file: !5318, line: 1042, type: !12959, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12962)
!12958 = !DINamespace(name: "{impl#62}", scope: !14)
!12959 = !DISubroutineType(types: !12960)
!12960 = !{!188, !12961, !206}
!12961 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !315, size: 64, align: 64, dwarfAddressSpace: 0)
!12962 = !{!12963, !12964}
!12963 = !DILocalVariable(name: "self", arg: 1, scope: !12957, file: !5318, line: 1042, type: !12961)
!12964 = !DILocalVariable(name: "f", arg: 2, scope: !12957, file: !5318, line: 1042, type: !206)
!12965 = !DILocation(line: 1042, column: 10, scope: !12957)
!12966 = !DILocation(line: 1042, column: 14, scope: !12957)
!12967 = !DILocation(line: 1042, column: 15, scope: !12957)
!12968 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h8152b8c2180a953aE", scope: !12969, file: !5318, line: 1059, type: !12970, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12973)
!12969 = !DINamespace(name: "{impl#72}", scope: !14)
!12970 = !DISubroutineType(types: !12971)
!12971 = !{!188, !12972, !206}
!12972 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !816, size: 64, align: 64, dwarfAddressSpace: 0)
!12973 = !{!12974, !12975}
!12974 = !DILocalVariable(name: "self", arg: 1, scope: !12968, file: !5318, line: 1059, type: !12972)
!12975 = !DILocalVariable(name: "f", arg: 2, scope: !12968, file: !5318, line: 1059, type: !206)
!12976 = !DILocation(line: 1059, column: 23, scope: !12968)
!12977 = !{i8 0, i8 31}
!12978 = !DILocation(line: 1059, column: 27, scope: !12968)
!12979 = !DILocation(line: 1059, column: 28, scope: !12968)
!12980 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h14870966d25b5a61E", scope: !694, file: !5814, line: 40, type: !5864, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !12981, retainedNodes: !12982)
!12981 = !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h14870966d25b5a61E", scope: !694, file: !5814, line: 40, type: !5864, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!12982 = !{!12983}
!12983 = !DILocalVariable(name: "start_address", arg: 1, scope: !12980, file: !5814, line: 40, type: !351)
!12984 = !DILocation(line: 40, column: 48, scope: !12980)
!12985 = !DILocation(line: 41, column: 9, scope: !12980)
!12986 = !DILocation(line: 45, column: 6, scope: !12980)
!12987 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8c21173349000112E", scope: !678, file: !5814, line: 40, type: !5854, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !12988, retainedNodes: !12989)
!12988 = !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8c21173349000112E", scope: !678, file: !5814, line: 40, type: !5854, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!12989 = !{!12990}
!12990 = !DILocalVariable(name: "start_address", arg: 1, scope: !12987, file: !5814, line: 40, type: !351)
!12991 = !DILocation(line: 40, column: 48, scope: !12987)
!12992 = !DILocation(line: 41, column: 9, scope: !12987)
!12993 = !DILocation(line: 45, column: 6, scope: !12987)
!12994 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha0ee96c1fa6c5176E", scope: !660, file: !5814, line: 40, type: !5874, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !12995, retainedNodes: !12996)
!12995 = !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha0ee96c1fa6c5176E", scope: !660, file: !5814, line: 40, type: !5874, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!12996 = !{!12997}
!12997 = !DILocalVariable(name: "start_address", arg: 1, scope: !12994, file: !5814, line: 40, type: !351)
!12998 = !DILocation(line: 40, column: 48, scope: !12994)
!12999 = !DILocation(line: 41, column: 9, scope: !12994)
!13000 = !DILocation(line: 45, column: 6, scope: !12994)
!13001 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h58442659ea622005E", scope: !694, file: !5814, line: 59, type: !13002, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !13004, retainedNodes: !13005)
!13002 = !DISubroutineType(types: !13003)
!13003 = !{!351, !694}
!13004 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h58442659ea622005E", scope: !694, file: !5814, line: 59, type: !13002, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!13005 = !{!13006}
!13006 = !DILocalVariable(name: "self", arg: 1, scope: !13001, file: !5814, line: 59, type: !694)
!13007 = !DILocation(line: 59, column: 26, scope: !13001)
!13008 = !DILocation(line: 60, column: 9, scope: !13001)
!13009 = !DILocation(line: 61, column: 6, scope: !13001)
!13010 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h6b62a26e44c33497E", scope: !678, file: !5814, line: 59, type: !13011, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !13013, retainedNodes: !13014)
!13011 = !DISubroutineType(types: !13012)
!13012 = !{!351, !678}
!13013 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h6b62a26e44c33497E", scope: !678, file: !5814, line: 59, type: !13011, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!13014 = !{!13015}
!13015 = !DILocalVariable(name: "self", arg: 1, scope: !13010, file: !5814, line: 59, type: !678)
!13016 = !DILocation(line: 59, column: 26, scope: !13010)
!13017 = !DILocation(line: 60, column: 9, scope: !13010)
!13018 = !DILocation(line: 61, column: 6, scope: !13010)
!13019 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h9e421ac7a78474c7E", scope: !660, file: !5814, line: 59, type: !13020, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !13022, retainedNodes: !13023)
!13020 = !DISubroutineType(types: !13021)
!13021 = !{!351, !660}
!13022 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h9e421ac7a78474c7E", scope: !660, file: !5814, line: 59, type: !13020, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!13023 = !{!13024}
!13024 = !DILocalVariable(name: "self", arg: 1, scope: !13019, file: !5814, line: 59, type: !660)
!13025 = !DILocation(line: 59, column: 26, scope: !13019)
!13026 = !DILocation(line: 60, column: 9, scope: !13019)
!13027 = !DILocation(line: 61, column: 6, scope: !13019)
!13028 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3878cbc1b3bf357bE", scope: !13029, file: !6036, line: 16, type: !13030, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !13032)
!13029 = !DINamespace(name: "{impl#14}", scope: !568)
!13030 = !DISubroutineType(types: !13031)
!13031 = !{!188, !610, !206}
!13032 = !{!13033, !13034}
!13033 = !DILocalVariable(name: "self", arg: 1, scope: !13028, file: !6036, line: 16, type: !610)
!13034 = !DILocalVariable(name: "f", arg: 2, scope: !13028, file: !6036, line: 16, type: !206)
!13035 = !DILocation(line: 16, column: 10, scope: !13028)
!13036 = !DILocation(line: 18, column: 5, scope: !13028)
!13037 = !DILocation(line: 19, column: 5, scope: !13028)
!13038 = !DILocation(line: 16, column: 15, scope: !13028)
!13039 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd7d531fb1711de0E", scope: !13040, file: !6036, line: 682, type: !13041, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !13044)
!13040 = !DINamespace(name: "{impl#15}", scope: !568)
!13041 = !DISubroutineType(types: !13042)
!13042 = !{!188, !13043, !206}
!13043 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !567, size: 64, align: 64, dwarfAddressSpace: 0)
!13044 = !{!13045, !13046}
!13045 = !DILocalVariable(name: "self", arg: 1, scope: !13039, file: !6036, line: 682, type: !13043)
!13046 = !DILocalVariable(name: "f", arg: 2, scope: !13039, file: !6036, line: 682, type: !206)
!13047 = !DILocation(line: 682, column: 10, scope: !13039)
!13048 = !DILocation(line: 684, column: 5, scope: !13039)
!13049 = !DILocation(line: 682, column: 15, scope: !13039)
!13050 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h93411f8e7d95148fE", scope: !13051, file: !6036, line: 780, type: !13052, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13055)
!13051 = !DINamespace(name: "{impl#16}", scope: !568)
!13052 = !DISubroutineType(types: !13053)
!13053 = !{!188, !13054, !206}
!13054 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !841, size: 64, align: 64, dwarfAddressSpace: 0)
!13055 = !{!13056, !13057}
!13056 = !DILocalVariable(name: "self", arg: 1, scope: !13050, file: !6036, line: 780, type: !13054)
!13057 = !DILocalVariable(name: "f", arg: 2, scope: !13050, file: !6036, line: 780, type: !206)
!13058 = !DILocation(line: 780, column: 10, scope: !13050)
!13059 = !DILocation(line: 780, column: 14, scope: !13050)
!13060 = !DILocation(line: 780, column: 15, scope: !13050)
!13061 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17heb0e3acf5695a6a7E", scope: !13062, file: !6036, line: 786, type: !13063, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13066)
!13062 = !DINamespace(name: "{impl#17}", scope: !568)
!13063 = !DISubroutineType(types: !13064)
!13064 = !{!188, !13065, !206}
!13065 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!13066 = !{!13067, !13068}
!13067 = !DILocalVariable(name: "self", arg: 1, scope: !13061, file: !6036, line: 786, type: !13065)
!13068 = !DILocalVariable(name: "f", arg: 2, scope: !13061, file: !6036, line: 786, type: !206)
!13069 = !DILocation(line: 786, column: 10, scope: !13061)
!13070 = !DILocation(line: 786, column: 14, scope: !13061)
!13071 = !DILocation(line: 786, column: 15, scope: !13061)
!13072 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17he100055dc11e3eb1E", scope: !13073, file: !6056, line: 10, type: !13074, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13076)
!13073 = !DINamespace(name: "{impl#7}", scope: !572)
!13074 = !DISubroutineType(types: !13075)
!13075 = !{!188, !6072, !206}
!13076 = !{!13077, !13078}
!13077 = !DILocalVariable(name: "self", arg: 1, scope: !13072, file: !6056, line: 10, type: !6072)
!13078 = !DILocalVariable(name: "f", arg: 2, scope: !13072, file: !6056, line: 10, type: !206)
!13079 = !DILocation(line: 10, column: 10, scope: !13072)
!13080 = !DILocation(line: 12, column: 5, scope: !13072)
!13081 = !DILocation(line: 10, column: 15, scope: !13072)
!13082 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6d52b63a229fd19E", scope: !13083, file: !6056, line: 52, type: !13084, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13086)
!13083 = !DINamespace(name: "{impl#8}", scope: !572)
!13084 = !DISubroutineType(types: !13085)
!13085 = !{!188, !601, !206}
!13086 = !{!13087, !13088}
!13087 = !DILocalVariable(name: "self", arg: 1, scope: !13082, file: !6056, line: 52, type: !601)
!13088 = !DILocalVariable(name: "f", arg: 2, scope: !13082, file: !6056, line: 52, type: !206)
!13089 = !DILocation(line: 52, column: 10, scope: !13082)
!13090 = !DILocation(line: 54, column: 5, scope: !13082)
!13091 = !DILocation(line: 52, column: 15, scope: !13082)
!13092 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h93b6cb697c323249E", scope: !13093, file: !6096, line: 32, type: !13094, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13096)
!13093 = !DINamespace(name: "{impl#7}", scope: !806)
!13094 = !DISubroutineType(types: !13095)
!13095 = !{!188, !6329, !206}
!13096 = !{!13097, !13098}
!13097 = !DILocalVariable(name: "self", arg: 1, scope: !13092, file: !6096, line: 32, type: !6329)
!13098 = !DILocalVariable(name: "f", arg: 2, scope: !13092, file: !6096, line: 32, type: !206)
!13099 = !DILocation(line: 32, column: 10, scope: !13092)
!13100 = !DILocation(line: 35, column: 5, scope: !13092)
!13101 = !DILocation(line: 32, column: 15, scope: !13092)
!13102 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h04d65ea72fd869c5E", scope: !13103, file: !6096, line: 920, type: !7300, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13104)
!13103 = !DINamespace(name: "{impl#8}", scope: !806)
!13104 = !{!13105, !13106}
!13105 = !DILocalVariable(name: "self", arg: 1, scope: !13102, file: !6096, line: 920, type: !7302)
!13106 = !DILocalVariable(name: "f", arg: 2, scope: !13102, file: !6096, line: 920, type: !206)
!13107 = !DILocation(line: 920, column: 10, scope: !13102)
!13108 = !DILocation(line: 920, column: 14, scope: !13102)
!13109 = !DILocation(line: 920, column: 15, scope: !13102)
!13110 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h90133ec73ffa8c64E", scope: !13111, file: !323, line: 57, type: !13112, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13115)
!13111 = !DINamespace(name: "{impl#4}", scope: !322)
!13112 = !DISubroutineType(types: !13113)
!13113 = !{!188, !13114, !206}
!13114 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7132, size: 64, align: 64, dwarfAddressSpace: 0)
!13115 = !{!13116, !13117, !13118, !13120, !13121, !13122}
!13116 = !DILocalVariable(name: "self", arg: 1, scope: !13110, file: !323, line: 57, type: !13114)
!13117 = !DILocalVariable(name: "f", arg: 2, scope: !13110, file: !323, line: 57, type: !206)
!13118 = !DILocalVariable(name: "__self_0", scope: !13119, file: !323, line: 62, type: !7434, align: 8)
!13119 = distinct !DILexicalBlock(scope: !13110, file: !323, line: 57, column: 10)
!13120 = !DILocalVariable(name: "__self_1", scope: !13119, file: !323, line: 64, type: !64, align: 8)
!13121 = !DILocalVariable(name: "__self_2", scope: !13119, file: !323, line: 70, type: !715, align: 8)
!13122 = !DILocalVariable(name: "__self_0", scope: !13123, file: !323, line: 75, type: !643, align: 8)
!13123 = distinct !DILexicalBlock(scope: !13110, file: !323, line: 57, column: 10)
!13124 = !DILocation(line: 57, column: 10, scope: !13110)
!13125 = !DILocation(line: 70, column: 9, scope: !13119)
!13126 = !DILocation(line: 75, column: 25, scope: !13123)
!13127 = !{i64 0, i64 5}
!13128 = !DILocation(line: 62, column: 9, scope: !13110)
!13129 = !DILocation(line: 62, column: 9, scope: !13119)
!13130 = !DILocation(line: 64, column: 9, scope: !13110)
!13131 = !DILocation(line: 64, column: 9, scope: !13119)
!13132 = !DILocation(line: 70, column: 9, scope: !13110)
!13133 = !DILocation(line: 57, column: 10, scope: !13119)
!13134 = !DILocation(line: 75, column: 25, scope: !13110)
!13135 = !DILocation(line: 57, column: 10, scope: !13123)
!13136 = !DILocation(line: 57, column: 15, scope: !13110)
!13137 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h6105a4b6d872eab6E", scope: !13138, file: !323, line: 79, type: !13139, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13141)
!13138 = !DINamespace(name: "{impl#5}", scope: !322)
!13139 = !DISubroutineType(types: !13140)
!13140 = !{!188, !7434, !206}
!13141 = !{!13142, !13143, !13144, !13146, !13148}
!13142 = !DILocalVariable(name: "self", arg: 1, scope: !13137, file: !323, line: 79, type: !7434)
!13143 = !DILocalVariable(name: "f", arg: 2, scope: !13137, file: !323, line: 79, type: !206)
!13144 = !DILocalVariable(name: "__self_0", scope: !13145, file: !323, line: 82, type: !742, align: 8)
!13145 = distinct !DILexicalBlock(scope: !13137, file: !323, line: 79, column: 10)
!13146 = !DILocalVariable(name: "__self_0", scope: !13147, file: !323, line: 84, type: !733, align: 8)
!13147 = distinct !DILexicalBlock(scope: !13137, file: !323, line: 79, column: 10)
!13148 = !DILocalVariable(name: "__self_0", scope: !13149, file: !323, line: 86, type: !724, align: 8)
!13149 = distinct !DILexicalBlock(scope: !13137, file: !323, line: 79, column: 10)
!13150 = !DILocation(line: 79, column: 10, scope: !13137)
!13151 = !DILocation(line: 82, column: 14, scope: !13145)
!13152 = !DILocation(line: 84, column: 14, scope: !13147)
!13153 = !DILocation(line: 86, column: 14, scope: !13149)
!13154 = !DILocation(line: 82, column: 14, scope: !13137)
!13155 = !DILocation(line: 79, column: 10, scope: !13145)
!13156 = !DILocation(line: 84, column: 14, scope: !13137)
!13157 = !DILocation(line: 79, column: 10, scope: !13147)
!13158 = !DILocation(line: 86, column: 14, scope: !13137)
!13159 = !DILocation(line: 79, column: 10, scope: !13149)
!13160 = !DILocation(line: 79, column: 15, scope: !13137)
!13161 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h42ef955bae777177E", scope: !13162, file: !323, line: 413, type: !13163, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13166)
!13162 = !DINamespace(name: "{impl#7}", scope: !322)
!13163 = !DISubroutineType(types: !13164)
!13164 = !{!188, !13165, !206}
!13165 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6270, size: 64, align: 64, dwarfAddressSpace: 0)
!13166 = !{!13167, !13168}
!13167 = !DILocalVariable(name: "self", arg: 1, scope: !13161, file: !323, line: 413, type: !13165)
!13168 = !DILocalVariable(name: "f", arg: 2, scope: !13161, file: !323, line: 413, type: !206)
!13169 = !DILocation(line: 413, column: 10, scope: !13161)
!13170 = !DILocation(line: 415, column: 27, scope: !13161)
!13171 = !DILocation(line: 413, column: 15, scope: !13161)
!13172 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hde4854cb384024ebE", scope: !13173, file: !323, line: 453, type: !13174, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13177)
!13173 = !DINamespace(name: "{impl#10}", scope: !322)
!13174 = !DISubroutineType(types: !13175)
!13175 = !{!188, !13176, !206}
!13176 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !877, size: 64, align: 64, dwarfAddressSpace: 0)
!13177 = !{!13178, !13179, !13180}
!13178 = !DILocalVariable(name: "self", arg: 1, scope: !13172, file: !323, line: 453, type: !13176)
!13179 = !DILocalVariable(name: "f", arg: 2, scope: !13172, file: !323, line: 453, type: !206)
!13180 = !DILocalVariable(name: "__self_0", scope: !13181, file: !323, line: 461, type: !643, align: 8)
!13181 = distinct !DILexicalBlock(scope: !13172, file: !323, line: 453, column: 10)
!13182 = !DILocation(line: 453, column: 10, scope: !13172)
!13183 = !DILocation(line: 461, column: 25, scope: !13181)
!13184 = !DILocation(line: 461, column: 25, scope: !13172)
!13185 = !DILocation(line: 453, column: 10, scope: !13181)
!13186 = !DILocation(line: 453, column: 15, scope: !13172)
!13187 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17he07e49ecdad554f6E", scope: !13188, file: !323, line: 465, type: !13189, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13192)
!13188 = !DINamespace(name: "{impl#11}", scope: !322)
!13189 = !DISubroutineType(types: !13190)
!13190 = !{!188, !13191, !206}
!13191 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !801, size: 64, align: 64, dwarfAddressSpace: 0)
!13192 = !{!13193, !13194}
!13193 = !DILocalVariable(name: "self", arg: 1, scope: !13187, file: !323, line: 465, type: !13191)
!13194 = !DILocalVariable(name: "f", arg: 2, scope: !13187, file: !323, line: 465, type: !206)
!13195 = !DILocation(line: 465, column: 10, scope: !13187)
!13196 = !DILocation(line: 465, column: 14, scope: !13187)
!13197 = !DILocation(line: 465, column: 15, scope: !13187)
!13198 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h133e32efcb8f70a8E", scope: !13199, file: !323, line: 475, type: !13200, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13203)
!13199 = !DINamespace(name: "{impl#12}", scope: !322)
!13200 = !DISubroutineType(types: !13201)
!13201 = !{!188, !13202, !206}
!13202 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3303, size: 64, align: 64, dwarfAddressSpace: 0)
!13203 = !{!13204, !13205, !13206}
!13204 = !DILocalVariable(name: "self", arg: 1, scope: !13198, file: !323, line: 475, type: !13202)
!13205 = !DILocalVariable(name: "f", arg: 2, scope: !13198, file: !323, line: 475, type: !206)
!13206 = !DILocalVariable(name: "__self_0", scope: !13207, file: !323, line: 483, type: !643, align: 8)
!13207 = distinct !DILexicalBlock(scope: !13198, file: !323, line: 475, column: 10)
!13208 = !DILocation(line: 475, column: 10, scope: !13198)
!13209 = !DILocation(line: 483, column: 25, scope: !13207)
!13210 = !DILocation(line: 483, column: 25, scope: !13198)
!13211 = !DILocation(line: 475, column: 10, scope: !13207)
!13212 = !DILocation(line: 475, column: 15, scope: !13198)
!13213 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h75a4c49a54c146fdE", scope: !13214, file: !7504, line: 25, type: !13215, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13218)
!13214 = !DINamespace(name: "{impl#25}", scope: !669)
!13215 = !DISubroutineType(types: !13216)
!13216 = !{!188, !13217, !206}
!13217 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !668, size: 64, align: 64, dwarfAddressSpace: 0)
!13218 = !{!13219, !13220}
!13219 = !DILocalVariable(name: "self", arg: 1, scope: !13213, file: !7504, line: 25, type: !13217)
!13220 = !DILocalVariable(name: "f", arg: 2, scope: !13213, file: !7504, line: 25, type: !206)
!13221 = !DILocation(line: 25, column: 10, scope: !13213)
!13222 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h5bca3111f179b879E", scope: !13223, file: !7504, line: 29, type: !13224, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13227)
!13223 = !DINamespace(name: "{impl#34}", scope: !669)
!13224 = !DISubroutineType(types: !13225)
!13225 = !{!188, !13226, !206}
!13226 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !685, size: 64, align: 64, dwarfAddressSpace: 0)
!13227 = !{!13228, !13229}
!13228 = !DILocalVariable(name: "self", arg: 1, scope: !13222, file: !7504, line: 29, type: !13226)
!13229 = !DILocalVariable(name: "f", arg: 2, scope: !13222, file: !7504, line: 29, type: !206)
!13230 = !DILocation(line: 29, column: 10, scope: !13222)
!13231 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cfc00f916d2122dE", scope: !13232, file: !7504, line: 35, type: !13233, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13236)
!13232 = !DINamespace(name: "{impl#43}", scope: !669)
!13233 = !DISubroutineType(types: !13234)
!13234 = !{!188, !13235, !206}
!13235 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !701, size: 64, align: 64, dwarfAddressSpace: 0)
!13236 = !{!13237, !13238}
!13237 = !DILocalVariable(name: "self", arg: 1, scope: !13231, file: !7504, line: 35, type: !13235)
!13238 = !DILocalVariable(name: "f", arg: 2, scope: !13231, file: !7504, line: 35, type: !206)
!13239 = !DILocation(line: 35, column: 10, scope: !13231)
!13240 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h40d3e82f7e18482dE", scope: !964, file: !7504, line: 106, type: !13241, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !13243, retainedNodes: !13244)
!13241 = !DISubroutineType(types: !13242)
!13242 = !{!45, !964}
!13243 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h40d3e82f7e18482dE", scope: !964, file: !7504, line: 106, type: !13241, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!13244 = !{!13245}
!13245 = !DILocalVariable(name: "self", arg: 1, scope: !13240, file: !7504, line: 106, type: !964)
!13246 = !DILocation(line: 106, column: 26, scope: !13240)
!13247 = !DILocation(line: 107, column: 9, scope: !13240)
!13248 = !DILocation(line: 108, column: 6, scope: !13240)
!13249 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE", scope: !870, file: !7504, line: 106, type: !13250, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !13252, retainedNodes: !13253)
!13250 = !DISubroutineType(types: !13251)
!13251 = !{!45, !870}
!13252 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h7979e98a1975c90bE", scope: !870, file: !7504, line: 106, type: !13250, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!13253 = !{!13254}
!13254 = !DILocalVariable(name: "self", arg: 1, scope: !13249, file: !7504, line: 106, type: !870)
!13255 = !DILocation(line: 106, column: 26, scope: !13249)
!13256 = !DILocation(line: 107, column: 9, scope: !13249)
!13257 = !DILocation(line: 108, column: 6, scope: !13249)
!13258 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hfc19431745db0101E", scope: !1007, file: !7504, line: 106, type: !13259, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !13261, retainedNodes: !13262)
!13259 = !DISubroutineType(types: !13260)
!13260 = !{!45, !1007}
!13261 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hfc19431745db0101E", scope: !1007, file: !7504, line: 106, type: !13259, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!13262 = !{!13263}
!13263 = !DILocalVariable(name: "self", arg: 1, scope: !13258, file: !7504, line: 106, type: !1007)
!13264 = !DILocation(line: 106, column: 26, scope: !13258)
!13265 = !DILocation(line: 107, column: 9, scope: !13258)
!13266 = !DILocation(line: 108, column: 6, scope: !13258)
!13267 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E", scope: !1007, file: !7504, line: 120, type: !13268, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !13270, retainedNodes: !13271)
!13268 = !DISubroutineType(types: !13269)
!13269 = !{!632, !1007}
!13270 = !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h06880908b9984fe5E", scope: !1007, file: !7504, line: 120, type: !13268, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!13271 = !{!13272}
!13272 = !DILocalVariable(name: "self", arg: 1, scope: !13267, file: !7504, line: 120, type: !1007)
!13273 = !DILocation(line: 120, column: 21, scope: !13267)
!13274 = !DILocation(line: 121, column: 9, scope: !13267)
!13275 = !DILocation(line: 122, column: 6, scope: !13267)
!13276 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E", scope: !964, file: !7504, line: 120, type: !13277, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !13279, retainedNodes: !13280)
!13277 = !DISubroutineType(types: !13278)
!13278 = !{!632, !964}
!13279 = !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hac5b207ba55b0c50E", scope: !964, file: !7504, line: 120, type: !13277, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!13280 = !{!13281}
!13281 = !DILocalVariable(name: "self", arg: 1, scope: !13276, file: !7504, line: 120, type: !964)
!13282 = !DILocation(line: 120, column: 21, scope: !13276)
!13283 = !DILocation(line: 121, column: 9, scope: !13276)
!13284 = !DILocation(line: 122, column: 6, scope: !13276)
!13285 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E", scope: !870, file: !7504, line: 120, type: !7548, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !13286, retainedNodes: !13287)
!13286 = !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hecda87fb33a7e906E", scope: !870, file: !7504, line: 120, type: !7548, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!13287 = !{!13288}
!13288 = !DILocalVariable(name: "self", arg: 1, scope: !13285, file: !7504, line: 120, type: !870)
!13289 = !DILocation(line: 120, column: 21, scope: !13285)
!13290 = !DILocation(line: 121, column: 9, scope: !13285)
!13291 = !DILocation(line: 122, column: 6, scope: !13285)
!13292 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E", scope: !1007, file: !7504, line: 127, type: !13268, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !13293, retainedNodes: !13294)
!13293 = !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h74e07eaa78ef82c0E", scope: !1007, file: !7504, line: 127, type: !13268, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!13294 = !{!13295}
!13295 = !DILocalVariable(name: "self", arg: 1, scope: !13292, file: !7504, line: 127, type: !1007)
!13296 = !DILocation(line: 127, column: 21, scope: !13292)
!13297 = !DILocation(line: 128, column: 9, scope: !13292)
!13298 = !DILocation(line: 129, column: 6, scope: !13292)
!13299 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E", scope: !870, file: !7504, line: 127, type: !7548, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !13300, retainedNodes: !13301)
!13300 = !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h85af92eea1acfb05E", scope: !870, file: !7504, line: 127, type: !7548, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!13301 = !{!13302}
!13302 = !DILocalVariable(name: "self", arg: 1, scope: !13299, file: !7504, line: 127, type: !870)
!13303 = !DILocation(line: 127, column: 21, scope: !13299)
!13304 = !DILocation(line: 128, column: 9, scope: !13299)
!13305 = !DILocation(line: 129, column: 6, scope: !13299)
!13306 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E", scope: !964, file: !7504, line: 127, type: !13277, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, declaration: !13307, retainedNodes: !13308)
!13307 = !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9d474f28c1b9f640E", scope: !964, file: !7504, line: 127, type: !13277, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !704)
!13308 = !{!13309}
!13309 = !DILocalVariable(name: "self", arg: 1, scope: !13306, file: !7504, line: 127, type: !964)
!13310 = !DILocation(line: 127, column: 21, scope: !13306)
!13311 = !DILocation(line: 128, column: 9, scope: !13306)
!13312 = !DILocation(line: 129, column: 6, scope: !13306)
!13313 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE", scope: !1007, file: !7504, line: 157, type: !13268, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, declaration: !13314, retainedNodes: !13315)
!13314 = !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h086b4ac521f9a6dbE", scope: !1007, file: !7504, line: 157, type: !13268, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !688)
!13315 = !{!13316}
!13316 = !DILocalVariable(name: "self", arg: 1, scope: !13313, file: !7504, line: 157, type: !1007)
!13317 = !DILocation(line: 157, column: 21, scope: !13313)
!13318 = !DILocation(line: 158, column: 9, scope: !13313)
!13319 = !DILocation(line: 159, column: 6, scope: !13313)
!13320 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E", scope: !870, file: !7504, line: 157, type: !7548, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, declaration: !13321, retainedNodes: !13322)
!13321 = !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h46769f018a079d40E", scope: !870, file: !7504, line: 157, type: !7548, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !672)
!13322 = !{!13323}
!13323 = !DILocalVariable(name: "self", arg: 1, scope: !13320, file: !7504, line: 157, type: !870)
!13324 = !DILocation(line: 157, column: 21, scope: !13320)
!13325 = !DILocation(line: 158, column: 9, scope: !13320)
!13326 = !DILocation(line: 159, column: 6, scope: !13320)
!13327 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h50b89cb376a2ff6aE", scope: !13328, file: !7504, line: 401, type: !7558, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13329)
!13328 = !DINamespace(name: "{impl#75}", scope: !669)
!13329 = !{!13330, !13331}
!13330 = !DILocalVariable(name: "self", arg: 1, scope: !13327, file: !7504, line: 401, type: !7560)
!13331 = !DILocalVariable(name: "f", arg: 2, scope: !13327, file: !7504, line: 401, type: !206)
!13332 = !DILocation(line: 401, column: 10, scope: !13327)
!13333 = !DILocation(line: 401, column: 15, scope: !13327)
!13334 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h881617ce5ccd502bE", scope: !13335, file: !7569, line: 12, type: !13336, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13339)
!13335 = !DINamespace(name: "{impl#20}", scope: !84)
!13336 = !DISubroutineType(types: !13337)
!13337 = !{!188, !13338, !206}
!13338 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !791, size: 64, align: 64, dwarfAddressSpace: 0)
!13339 = !{!13340, !13341}
!13340 = !DILocalVariable(name: "self", arg: 1, scope: !13334, file: !7569, line: 12, type: !13338)
!13341 = !DILocalVariable(name: "f", arg: 2, scope: !13334, file: !7569, line: 12, type: !206)
!13342 = !DILocation(line: 12, column: 10, scope: !13334)
!13343 = !DILocation(line: 12, column: 14, scope: !13334)
!13344 = !DILocation(line: 12, column: 15, scope: !13334)
!13345 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa07a5fa842557c9E", scope: !13346, file: !8136, line: 434, type: !13347, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13349)
!13346 = !DINamespace(name: "{impl#35}", scope: !84)
!13347 = !DISubroutineType(types: !13348)
!13348 = !{!188, !715, !206}
!13349 = !{!13350, !13351, !13352, !13354, !13356, !13358, !13360, !13362, !13364, !13366, !13368, !13370, !13372, !13374, !13376, !13378, !13380, !13382, !13384, !13386, !13388, !13390, !13392, !13394, !13396, !13398, !13400, !13402, !13404, !13406, !13408, !13410, !13412, !13414, !13416, !13418, !13420, !13422, !13424, !13426, !13428, !13430, !13432, !13434, !13436, !13438, !13440, !13442, !13444, !13446, !13448, !13450, !13452, !13454, !13456, !13458, !13460, !13462, !13464, !13466, !13468, !13470, !13472, !13474, !13476, !13478, !13480, !13482, !13484, !13486, !13488, !13490, !13492, !13494, !13496, !13498, !13500, !13502, !13504, !13506, !13508, !13510, !13512, !13514, !13516, !13518, !13520, !13522, !13524, !13526, !13528, !13530, !13532, !13534, !13536, !13538, !13540, !13542, !13544, !13546, !13548, !13550, !13552, !13554, !13556, !13558, !13560, !13562}
!13350 = !DILocalVariable(name: "self", arg: 1, scope: !13345, file: !8136, line: 434, type: !715)
!13351 = !DILocalVariable(name: "f", arg: 2, scope: !13345, file: !8136, line: 434, type: !206)
!13352 = !DILocalVariable(name: "first", scope: !13353, file: !8136, line: 471, type: !306, align: 1)
!13353 = distinct !DILexicalBlock(scope: !13345, file: !8136, line: 471, column: 17)
!13354 = !DILocalVariable(name: "residual", scope: !13355, file: !8136, line: 475, type: !8151, align: 1)
!13355 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13356 = !DILocalVariable(name: "val", scope: !13357, file: !8136, line: 475, type: !7, align: 1)
!13357 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13358 = !DILocalVariable(name: "residual", scope: !13359, file: !8136, line: 478, type: !8151, align: 1)
!13359 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13360 = !DILocalVariable(name: "val", scope: !13361, file: !8136, line: 478, type: !7, align: 1)
!13361 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13362 = !DILocalVariable(name: "residual", scope: !13363, file: !8136, line: 475, type: !8151, align: 1)
!13363 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13364 = !DILocalVariable(name: "val", scope: !13365, file: !8136, line: 475, type: !7, align: 1)
!13365 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13366 = !DILocalVariable(name: "residual", scope: !13367, file: !8136, line: 478, type: !8151, align: 1)
!13367 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13368 = !DILocalVariable(name: "val", scope: !13369, file: !8136, line: 478, type: !7, align: 1)
!13369 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13370 = !DILocalVariable(name: "residual", scope: !13371, file: !8136, line: 475, type: !8151, align: 1)
!13371 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13372 = !DILocalVariable(name: "val", scope: !13373, file: !8136, line: 475, type: !7, align: 1)
!13373 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13374 = !DILocalVariable(name: "residual", scope: !13375, file: !8136, line: 478, type: !8151, align: 1)
!13375 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13376 = !DILocalVariable(name: "val", scope: !13377, file: !8136, line: 478, type: !7, align: 1)
!13377 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13378 = !DILocalVariable(name: "residual", scope: !13379, file: !8136, line: 475, type: !8151, align: 1)
!13379 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13380 = !DILocalVariable(name: "val", scope: !13381, file: !8136, line: 475, type: !7, align: 1)
!13381 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13382 = !DILocalVariable(name: "residual", scope: !13383, file: !8136, line: 478, type: !8151, align: 1)
!13383 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13384 = !DILocalVariable(name: "val", scope: !13385, file: !8136, line: 478, type: !7, align: 1)
!13385 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13386 = !DILocalVariable(name: "residual", scope: !13387, file: !8136, line: 475, type: !8151, align: 1)
!13387 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13388 = !DILocalVariable(name: "val", scope: !13389, file: !8136, line: 475, type: !7, align: 1)
!13389 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13390 = !DILocalVariable(name: "residual", scope: !13391, file: !8136, line: 478, type: !8151, align: 1)
!13391 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13392 = !DILocalVariable(name: "val", scope: !13393, file: !8136, line: 478, type: !7, align: 1)
!13393 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13394 = !DILocalVariable(name: "residual", scope: !13395, file: !8136, line: 475, type: !8151, align: 1)
!13395 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13396 = !DILocalVariable(name: "val", scope: !13397, file: !8136, line: 475, type: !7, align: 1)
!13397 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13398 = !DILocalVariable(name: "residual", scope: !13399, file: !8136, line: 478, type: !8151, align: 1)
!13399 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13400 = !DILocalVariable(name: "val", scope: !13401, file: !8136, line: 478, type: !7, align: 1)
!13401 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13402 = !DILocalVariable(name: "residual", scope: !13403, file: !8136, line: 475, type: !8151, align: 1)
!13403 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13404 = !DILocalVariable(name: "val", scope: !13405, file: !8136, line: 475, type: !7, align: 1)
!13405 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13406 = !DILocalVariable(name: "residual", scope: !13407, file: !8136, line: 478, type: !8151, align: 1)
!13407 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13408 = !DILocalVariable(name: "val", scope: !13409, file: !8136, line: 478, type: !7, align: 1)
!13409 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13410 = !DILocalVariable(name: "residual", scope: !13411, file: !8136, line: 475, type: !8151, align: 1)
!13411 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13412 = !DILocalVariable(name: "val", scope: !13413, file: !8136, line: 475, type: !7, align: 1)
!13413 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13414 = !DILocalVariable(name: "residual", scope: !13415, file: !8136, line: 478, type: !8151, align: 1)
!13415 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13416 = !DILocalVariable(name: "val", scope: !13417, file: !8136, line: 478, type: !7, align: 1)
!13417 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13418 = !DILocalVariable(name: "residual", scope: !13419, file: !8136, line: 475, type: !8151, align: 1)
!13419 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13420 = !DILocalVariable(name: "val", scope: !13421, file: !8136, line: 475, type: !7, align: 1)
!13421 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13422 = !DILocalVariable(name: "residual", scope: !13423, file: !8136, line: 478, type: !8151, align: 1)
!13423 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13424 = !DILocalVariable(name: "val", scope: !13425, file: !8136, line: 478, type: !7, align: 1)
!13425 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13426 = !DILocalVariable(name: "residual", scope: !13427, file: !8136, line: 475, type: !8151, align: 1)
!13427 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13428 = !DILocalVariable(name: "val", scope: !13429, file: !8136, line: 475, type: !7, align: 1)
!13429 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13430 = !DILocalVariable(name: "residual", scope: !13431, file: !8136, line: 478, type: !8151, align: 1)
!13431 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13432 = !DILocalVariable(name: "val", scope: !13433, file: !8136, line: 478, type: !7, align: 1)
!13433 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13434 = !DILocalVariable(name: "residual", scope: !13435, file: !8136, line: 475, type: !8151, align: 1)
!13435 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13436 = !DILocalVariable(name: "val", scope: !13437, file: !8136, line: 475, type: !7, align: 1)
!13437 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13438 = !DILocalVariable(name: "residual", scope: !13439, file: !8136, line: 478, type: !8151, align: 1)
!13439 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13440 = !DILocalVariable(name: "val", scope: !13441, file: !8136, line: 478, type: !7, align: 1)
!13441 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13442 = !DILocalVariable(name: "residual", scope: !13443, file: !8136, line: 475, type: !8151, align: 1)
!13443 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13444 = !DILocalVariable(name: "val", scope: !13445, file: !8136, line: 475, type: !7, align: 1)
!13445 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13446 = !DILocalVariable(name: "residual", scope: !13447, file: !8136, line: 478, type: !8151, align: 1)
!13447 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13448 = !DILocalVariable(name: "val", scope: !13449, file: !8136, line: 478, type: !7, align: 1)
!13449 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13450 = !DILocalVariable(name: "residual", scope: !13451, file: !8136, line: 475, type: !8151, align: 1)
!13451 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13452 = !DILocalVariable(name: "val", scope: !13453, file: !8136, line: 475, type: !7, align: 1)
!13453 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13454 = !DILocalVariable(name: "residual", scope: !13455, file: !8136, line: 478, type: !8151, align: 1)
!13455 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13456 = !DILocalVariable(name: "val", scope: !13457, file: !8136, line: 478, type: !7, align: 1)
!13457 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13458 = !DILocalVariable(name: "residual", scope: !13459, file: !8136, line: 475, type: !8151, align: 1)
!13459 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13460 = !DILocalVariable(name: "val", scope: !13461, file: !8136, line: 475, type: !7, align: 1)
!13461 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13462 = !DILocalVariable(name: "residual", scope: !13463, file: !8136, line: 478, type: !8151, align: 1)
!13463 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13464 = !DILocalVariable(name: "val", scope: !13465, file: !8136, line: 478, type: !7, align: 1)
!13465 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13466 = !DILocalVariable(name: "residual", scope: !13467, file: !8136, line: 475, type: !8151, align: 1)
!13467 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13468 = !DILocalVariable(name: "val", scope: !13469, file: !8136, line: 475, type: !7, align: 1)
!13469 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13470 = !DILocalVariable(name: "residual", scope: !13471, file: !8136, line: 478, type: !8151, align: 1)
!13471 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13472 = !DILocalVariable(name: "val", scope: !13473, file: !8136, line: 478, type: !7, align: 1)
!13473 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13474 = !DILocalVariable(name: "residual", scope: !13475, file: !8136, line: 475, type: !8151, align: 1)
!13475 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13476 = !DILocalVariable(name: "val", scope: !13477, file: !8136, line: 475, type: !7, align: 1)
!13477 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13478 = !DILocalVariable(name: "residual", scope: !13479, file: !8136, line: 478, type: !8151, align: 1)
!13479 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13480 = !DILocalVariable(name: "val", scope: !13481, file: !8136, line: 478, type: !7, align: 1)
!13481 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13482 = !DILocalVariable(name: "residual", scope: !13483, file: !8136, line: 475, type: !8151, align: 1)
!13483 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13484 = !DILocalVariable(name: "val", scope: !13485, file: !8136, line: 475, type: !7, align: 1)
!13485 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13486 = !DILocalVariable(name: "residual", scope: !13487, file: !8136, line: 478, type: !8151, align: 1)
!13487 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13488 = !DILocalVariable(name: "val", scope: !13489, file: !8136, line: 478, type: !7, align: 1)
!13489 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13490 = !DILocalVariable(name: "residual", scope: !13491, file: !8136, line: 475, type: !8151, align: 1)
!13491 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13492 = !DILocalVariable(name: "val", scope: !13493, file: !8136, line: 475, type: !7, align: 1)
!13493 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13494 = !DILocalVariable(name: "residual", scope: !13495, file: !8136, line: 478, type: !8151, align: 1)
!13495 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13496 = !DILocalVariable(name: "val", scope: !13497, file: !8136, line: 478, type: !7, align: 1)
!13497 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13498 = !DILocalVariable(name: "residual", scope: !13499, file: !8136, line: 475, type: !8151, align: 1)
!13499 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13500 = !DILocalVariable(name: "val", scope: !13501, file: !8136, line: 475, type: !7, align: 1)
!13501 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13502 = !DILocalVariable(name: "residual", scope: !13503, file: !8136, line: 478, type: !8151, align: 1)
!13503 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13504 = !DILocalVariable(name: "val", scope: !13505, file: !8136, line: 478, type: !7, align: 1)
!13505 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13506 = !DILocalVariable(name: "residual", scope: !13507, file: !8136, line: 475, type: !8151, align: 1)
!13507 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13508 = !DILocalVariable(name: "val", scope: !13509, file: !8136, line: 475, type: !7, align: 1)
!13509 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13510 = !DILocalVariable(name: "residual", scope: !13511, file: !8136, line: 478, type: !8151, align: 1)
!13511 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13512 = !DILocalVariable(name: "val", scope: !13513, file: !8136, line: 478, type: !7, align: 1)
!13513 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13514 = !DILocalVariable(name: "residual", scope: !13515, file: !8136, line: 475, type: !8151, align: 1)
!13515 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13516 = !DILocalVariable(name: "val", scope: !13517, file: !8136, line: 475, type: !7, align: 1)
!13517 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13518 = !DILocalVariable(name: "residual", scope: !13519, file: !8136, line: 478, type: !8151, align: 1)
!13519 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13520 = !DILocalVariable(name: "val", scope: !13521, file: !8136, line: 478, type: !7, align: 1)
!13521 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13522 = !DILocalVariable(name: "residual", scope: !13523, file: !8136, line: 475, type: !8151, align: 1)
!13523 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13524 = !DILocalVariable(name: "val", scope: !13525, file: !8136, line: 475, type: !7, align: 1)
!13525 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13526 = !DILocalVariable(name: "residual", scope: !13527, file: !8136, line: 478, type: !8151, align: 1)
!13527 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13528 = !DILocalVariable(name: "val", scope: !13529, file: !8136, line: 478, type: !7, align: 1)
!13529 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13530 = !DILocalVariable(name: "residual", scope: !13531, file: !8136, line: 475, type: !8151, align: 1)
!13531 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13532 = !DILocalVariable(name: "val", scope: !13533, file: !8136, line: 475, type: !7, align: 1)
!13533 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13534 = !DILocalVariable(name: "residual", scope: !13535, file: !8136, line: 478, type: !8151, align: 1)
!13535 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13536 = !DILocalVariable(name: "val", scope: !13537, file: !8136, line: 478, type: !7, align: 1)
!13537 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13538 = !DILocalVariable(name: "residual", scope: !13539, file: !8136, line: 475, type: !8151, align: 1)
!13539 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 47)
!13540 = !DILocalVariable(name: "val", scope: !13541, file: !8136, line: 475, type: !7, align: 1)
!13541 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 475, column: 29)
!13542 = !DILocalVariable(name: "residual", scope: !13543, file: !8136, line: 478, type: !8151, align: 1)
!13543 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 70)
!13544 = !DILocalVariable(name: "val", scope: !13545, file: !8136, line: 478, type: !7, align: 1)
!13545 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 478, column: 25)
!13546 = !DILocalVariable(name: "extra_bits", scope: !13547, file: !8136, line: 481, type: !49, align: 8)
!13547 = distinct !DILexicalBlock(scope: !13353, file: !8136, line: 481, column: 17)
!13548 = !DILocalVariable(name: "residual", scope: !13549, file: !8136, line: 484, type: !8151, align: 1)
!13549 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 484, column: 43)
!13550 = !DILocalVariable(name: "val", scope: !13551, file: !8136, line: 484, type: !7, align: 1)
!13551 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 484, column: 25)
!13552 = !DILocalVariable(name: "residual", scope: !13553, file: !8136, line: 487, type: !8151, align: 1)
!13553 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 487, column: 38)
!13554 = !DILocalVariable(name: "val", scope: !13555, file: !8136, line: 487, type: !7, align: 1)
!13555 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 487, column: 21)
!13556 = !DILocalVariable(name: "residual", scope: !13557, file: !8136, line: 488, type: !8151, align: 1)
!13557 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 488, column: 70)
!13558 = !DILocalVariable(name: "val", scope: !13559, file: !8136, line: 488, type: !7, align: 1)
!13559 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 488, column: 21)
!13560 = !DILocalVariable(name: "residual", scope: !13561, file: !8136, line: 491, type: !8151, align: 1)
!13561 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 491, column: 43)
!13562 = !DILocalVariable(name: "val", scope: !13563, file: !8136, line: 491, type: !7, align: 1)
!13563 = distinct !DILexicalBlock(scope: !13547, file: !8136, line: 491, column: 21)
!13564 = !DILocation(line: 475, column: 47, scope: !13355)
!13565 = !DILocation(line: 475, column: 29, scope: !13357)
!13566 = !DILocation(line: 478, column: 70, scope: !13359)
!13567 = !DILocation(line: 478, column: 25, scope: !13361)
!13568 = !DILocation(line: 475, column: 47, scope: !13363)
!13569 = !DILocation(line: 475, column: 29, scope: !13365)
!13570 = !DILocation(line: 478, column: 70, scope: !13367)
!13571 = !DILocation(line: 478, column: 25, scope: !13369)
!13572 = !DILocation(line: 475, column: 47, scope: !13371)
!13573 = !DILocation(line: 475, column: 29, scope: !13373)
!13574 = !DILocation(line: 478, column: 70, scope: !13375)
!13575 = !DILocation(line: 478, column: 25, scope: !13377)
!13576 = !DILocation(line: 475, column: 47, scope: !13379)
!13577 = !DILocation(line: 475, column: 29, scope: !13381)
!13578 = !DILocation(line: 478, column: 70, scope: !13383)
!13579 = !DILocation(line: 478, column: 25, scope: !13385)
!13580 = !DILocation(line: 475, column: 47, scope: !13387)
!13581 = !DILocation(line: 475, column: 29, scope: !13389)
!13582 = !DILocation(line: 478, column: 70, scope: !13391)
!13583 = !DILocation(line: 478, column: 25, scope: !13393)
!13584 = !DILocation(line: 475, column: 47, scope: !13395)
!13585 = !DILocation(line: 475, column: 29, scope: !13397)
!13586 = !DILocation(line: 478, column: 70, scope: !13399)
!13587 = !DILocation(line: 478, column: 25, scope: !13401)
!13588 = !DILocation(line: 475, column: 47, scope: !13403)
!13589 = !DILocation(line: 475, column: 29, scope: !13405)
!13590 = !DILocation(line: 478, column: 70, scope: !13407)
!13591 = !DILocation(line: 478, column: 25, scope: !13409)
!13592 = !DILocation(line: 475, column: 47, scope: !13411)
!13593 = !DILocation(line: 475, column: 29, scope: !13413)
!13594 = !DILocation(line: 478, column: 70, scope: !13415)
!13595 = !DILocation(line: 478, column: 25, scope: !13417)
!13596 = !DILocation(line: 475, column: 47, scope: !13419)
!13597 = !DILocation(line: 475, column: 29, scope: !13421)
!13598 = !DILocation(line: 478, column: 70, scope: !13423)
!13599 = !DILocation(line: 478, column: 25, scope: !13425)
!13600 = !DILocation(line: 475, column: 47, scope: !13427)
!13601 = !DILocation(line: 475, column: 29, scope: !13429)
!13602 = !DILocation(line: 478, column: 70, scope: !13431)
!13603 = !DILocation(line: 478, column: 25, scope: !13433)
!13604 = !DILocation(line: 475, column: 47, scope: !13435)
!13605 = !DILocation(line: 475, column: 29, scope: !13437)
!13606 = !DILocation(line: 478, column: 70, scope: !13439)
!13607 = !DILocation(line: 478, column: 25, scope: !13441)
!13608 = !DILocation(line: 475, column: 47, scope: !13443)
!13609 = !DILocation(line: 475, column: 29, scope: !13445)
!13610 = !DILocation(line: 478, column: 70, scope: !13447)
!13611 = !DILocation(line: 478, column: 25, scope: !13449)
!13612 = !DILocation(line: 475, column: 47, scope: !13451)
!13613 = !DILocation(line: 475, column: 29, scope: !13453)
!13614 = !DILocation(line: 478, column: 70, scope: !13455)
!13615 = !DILocation(line: 478, column: 25, scope: !13457)
!13616 = !DILocation(line: 475, column: 47, scope: !13459)
!13617 = !DILocation(line: 475, column: 29, scope: !13461)
!13618 = !DILocation(line: 478, column: 70, scope: !13463)
!13619 = !DILocation(line: 478, column: 25, scope: !13465)
!13620 = !DILocation(line: 475, column: 47, scope: !13467)
!13621 = !DILocation(line: 475, column: 29, scope: !13469)
!13622 = !DILocation(line: 478, column: 70, scope: !13471)
!13623 = !DILocation(line: 478, column: 25, scope: !13473)
!13624 = !DILocation(line: 475, column: 47, scope: !13475)
!13625 = !DILocation(line: 475, column: 29, scope: !13477)
!13626 = !DILocation(line: 478, column: 70, scope: !13479)
!13627 = !DILocation(line: 478, column: 25, scope: !13481)
!13628 = !DILocation(line: 475, column: 47, scope: !13483)
!13629 = !DILocation(line: 475, column: 29, scope: !13485)
!13630 = !DILocation(line: 478, column: 70, scope: !13487)
!13631 = !DILocation(line: 478, column: 25, scope: !13489)
!13632 = !DILocation(line: 475, column: 47, scope: !13491)
!13633 = !DILocation(line: 475, column: 29, scope: !13493)
!13634 = !DILocation(line: 478, column: 70, scope: !13495)
!13635 = !DILocation(line: 478, column: 25, scope: !13497)
!13636 = !DILocation(line: 475, column: 47, scope: !13499)
!13637 = !DILocation(line: 475, column: 29, scope: !13501)
!13638 = !DILocation(line: 478, column: 70, scope: !13503)
!13639 = !DILocation(line: 478, column: 25, scope: !13505)
!13640 = !DILocation(line: 475, column: 47, scope: !13507)
!13641 = !DILocation(line: 475, column: 29, scope: !13509)
!13642 = !DILocation(line: 478, column: 70, scope: !13511)
!13643 = !DILocation(line: 478, column: 25, scope: !13513)
!13644 = !DILocation(line: 475, column: 47, scope: !13515)
!13645 = !DILocation(line: 475, column: 29, scope: !13517)
!13646 = !DILocation(line: 478, column: 70, scope: !13519)
!13647 = !DILocation(line: 478, column: 25, scope: !13521)
!13648 = !DILocation(line: 475, column: 47, scope: !13523)
!13649 = !DILocation(line: 475, column: 29, scope: !13525)
!13650 = !DILocation(line: 478, column: 70, scope: !13527)
!13651 = !DILocation(line: 478, column: 25, scope: !13529)
!13652 = !DILocation(line: 475, column: 47, scope: !13531)
!13653 = !DILocation(line: 475, column: 29, scope: !13533)
!13654 = !DILocation(line: 478, column: 70, scope: !13535)
!13655 = !DILocation(line: 478, column: 25, scope: !13537)
!13656 = !DILocation(line: 475, column: 47, scope: !13539)
!13657 = !DILocation(line: 475, column: 29, scope: !13541)
!13658 = !DILocation(line: 478, column: 70, scope: !13543)
!13659 = !DILocation(line: 478, column: 25, scope: !13545)
!13660 = !DILocation(line: 484, column: 43, scope: !13549)
!13661 = !DILocation(line: 484, column: 25, scope: !13551)
!13662 = !DILocation(line: 487, column: 38, scope: !13553)
!13663 = !DILocation(line: 487, column: 21, scope: !13555)
!13664 = !DILocation(line: 488, column: 70, scope: !13557)
!13665 = !DILocation(line: 488, column: 21, scope: !13559)
!13666 = !DILocation(line: 491, column: 43, scope: !13561)
!13667 = !DILocation(line: 491, column: 21, scope: !13563)
!13668 = !DILocation(line: 434, column: 20, scope: !13345)
!13669 = !DILocation(line: 434, column: 27, scope: !13345)
!13670 = !DILocation(line: 471, column: 21, scope: !13353)
!13671 = !DILocation(line: 481, column: 21, scope: !13547)
!13672 = !DILocation(line: 471, column: 33, scope: !13345)
!13673 = !DILocation(line: 473, column: 46, scope: !13353)
!13674 = !DILocation(line: 474, column: 29, scope: !13353)
!13675 = !DILocation(line: 474, column: 28, scope: !13353)
!13676 = !DILocation(line: 477, column: 25, scope: !13353)
!13677 = !DILocation(line: 478, column: 25, scope: !13353)
!13678 = !DILocation(line: 475, column: 29, scope: !13353)
!13679 = !DILocation(line: 475, column: 29, scope: !13355)
!13680 = !DILocation(line: 494, column: 14, scope: !13345)
!13681 = !DILocation(line: 478, column: 25, scope: !13359)
!13682 = !DILocation(line: 475, column: 29, scope: !13363)
!13683 = !DILocation(line: 478, column: 25, scope: !13367)
!13684 = !DILocation(line: 475, column: 29, scope: !13371)
!13685 = !DILocation(line: 478, column: 25, scope: !13375)
!13686 = !DILocation(line: 475, column: 29, scope: !13379)
!13687 = !DILocation(line: 478, column: 25, scope: !13383)
!13688 = !DILocation(line: 475, column: 29, scope: !13387)
!13689 = !DILocation(line: 478, column: 25, scope: !13391)
!13690 = !DILocation(line: 475, column: 29, scope: !13395)
!13691 = !DILocation(line: 478, column: 25, scope: !13399)
!13692 = !DILocation(line: 475, column: 29, scope: !13403)
!13693 = !DILocation(line: 478, column: 25, scope: !13407)
!13694 = !DILocation(line: 475, column: 29, scope: !13411)
!13695 = !DILocation(line: 478, column: 25, scope: !13415)
!13696 = !DILocation(line: 475, column: 29, scope: !13419)
!13697 = !DILocation(line: 478, column: 25, scope: !13423)
!13698 = !DILocation(line: 475, column: 29, scope: !13427)
!13699 = !DILocation(line: 478, column: 25, scope: !13431)
!13700 = !DILocation(line: 475, column: 29, scope: !13435)
!13701 = !DILocation(line: 478, column: 25, scope: !13439)
!13702 = !DILocation(line: 475, column: 29, scope: !13443)
!13703 = !DILocation(line: 478, column: 25, scope: !13447)
!13704 = !DILocation(line: 475, column: 29, scope: !13451)
!13705 = !DILocation(line: 478, column: 25, scope: !13455)
!13706 = !DILocation(line: 475, column: 29, scope: !13459)
!13707 = !DILocation(line: 478, column: 25, scope: !13463)
!13708 = !DILocation(line: 475, column: 29, scope: !13467)
!13709 = !DILocation(line: 478, column: 25, scope: !13471)
!13710 = !DILocation(line: 475, column: 29, scope: !13475)
!13711 = !DILocation(line: 478, column: 25, scope: !13479)
!13712 = !DILocation(line: 475, column: 29, scope: !13483)
!13713 = !DILocation(line: 478, column: 25, scope: !13487)
!13714 = !DILocation(line: 475, column: 29, scope: !13491)
!13715 = !DILocation(line: 478, column: 25, scope: !13495)
!13716 = !DILocation(line: 475, column: 29, scope: !13499)
!13717 = !DILocation(line: 478, column: 25, scope: !13503)
!13718 = !DILocation(line: 475, column: 29, scope: !13507)
!13719 = !DILocation(line: 478, column: 25, scope: !13511)
!13720 = !DILocation(line: 475, column: 29, scope: !13515)
!13721 = !DILocation(line: 478, column: 25, scope: !13519)
!13722 = !DILocation(line: 475, column: 29, scope: !13523)
!13723 = !DILocation(line: 478, column: 25, scope: !13527)
!13724 = !DILocation(line: 475, column: 29, scope: !13531)
!13725 = !DILocation(line: 478, column: 25, scope: !13535)
!13726 = !DILocation(line: 481, column: 34, scope: !13353)
!13727 = !DILocation(line: 481, column: 47, scope: !13353)
!13728 = !DILocation(line: 481, column: 46, scope: !13353)
!13729 = !DILocation(line: 482, column: 20, scope: !13547)
!13730 = !DILocation(line: 475, column: 29, scope: !13539)
!13731 = !DILocation(line: 478, column: 25, scope: !13543)
!13732 = !DILocation(line: 490, column: 20, scope: !13547)
!13733 = !DILocation(line: 483, column: 25, scope: !13547)
!13734 = !DILocation(line: 483, column: 24, scope: !13547)
!13735 = !DILocation(line: 486, column: 21, scope: !13547)
!13736 = !DILocation(line: 487, column: 21, scope: !13547)
!13737 = !DILocation(line: 484, column: 25, scope: !13547)
!13738 = !DILocation(line: 484, column: 25, scope: !13549)
!13739 = !DILocation(line: 488, column: 21, scope: !13547)
!13740 = !DILocation(line: 487, column: 21, scope: !13553)
!13741 = !DILocation(line: 488, column: 21, scope: !13557)
!13742 = !DILocation(line: 493, column: 17, scope: !13547)
!13743 = !DILocation(line: 491, column: 21, scope: !13547)
!13744 = !DILocation(line: 491, column: 21, scope: !13561)
!13745 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb60ce678a37b7956E", scope: !13746, file: !8136, line: 497, type: !13347, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13747)
!13746 = !DINamespace(name: "{impl#36}", scope: !84)
!13747 = !{!13748, !13749}
!13748 = !DILocalVariable(name: "self", arg: 1, scope: !13745, file: !8136, line: 497, type: !715)
!13749 = !DILocalVariable(name: "f", arg: 2, scope: !13745, file: !8136, line: 497, type: !206)
!13750 = !DILocation(line: 497, column: 20, scope: !13745)
!13751 = !DILocation(line: 497, column: 27, scope: !13745)
!13752 = !DILocation(line: 498, column: 17, scope: !13745)
!13753 = !DILocation(line: 499, column: 14, scope: !13745)
!13754 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h939871bd883ce1e7E", scope: !13755, file: !8136, line: 502, type: !13347, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13756)
!13755 = !DINamespace(name: "{impl#37}", scope: !84)
!13756 = !{!13757, !13758}
!13757 = !DILocalVariable(name: "self", arg: 1, scope: !13754, file: !8136, line: 502, type: !715)
!13758 = !DILocalVariable(name: "f", arg: 2, scope: !13754, file: !8136, line: 502, type: !206)
!13759 = !DILocation(line: 502, column: 20, scope: !13754)
!13760 = !DILocation(line: 502, column: 27, scope: !13754)
!13761 = !DILocation(line: 503, column: 17, scope: !13754)
!13762 = !DILocation(line: 504, column: 14, scope: !13754)
!13763 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hdf188bf5a8dad65fE", scope: !13764, file: !8136, line: 507, type: !13347, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13765)
!13764 = !DINamespace(name: "{impl#38}", scope: !84)
!13765 = !{!13766, !13767}
!13766 = !DILocalVariable(name: "self", arg: 1, scope: !13763, file: !8136, line: 507, type: !715)
!13767 = !DILocalVariable(name: "f", arg: 2, scope: !13763, file: !8136, line: 507, type: !206)
!13768 = !DILocation(line: 507, column: 20, scope: !13763)
!13769 = !DILocation(line: 507, column: 27, scope: !13763)
!13770 = !DILocation(line: 508, column: 17, scope: !13763)
!13771 = !DILocation(line: 509, column: 14, scope: !13763)
!13772 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17heee0f4f3bc55622bE", scope: !13773, file: !8136, line: 512, type: !13347, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13774)
!13773 = !DINamespace(name: "{impl#39}", scope: !84)
!13774 = !{!13775, !13776}
!13775 = !DILocalVariable(name: "self", arg: 1, scope: !13772, file: !8136, line: 512, type: !715)
!13776 = !DILocalVariable(name: "f", arg: 2, scope: !13772, file: !8136, line: 512, type: !206)
!13777 = !DILocation(line: 512, column: 20, scope: !13772)
!13778 = !DILocation(line: 512, column: 27, scope: !13772)
!13779 = !DILocation(line: 513, column: 17, scope: !13772)
!13780 = !DILocation(line: 514, column: 14, scope: !13772)
!13781 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hf9f766413306586dE", scope: !362, file: !8136, line: 532, type: !13782, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !13784, retainedNodes: !25)
!13782 = !DISubroutineType(types: !13783)
!13783 = !{!362}
!13784 = !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hf9f766413306586dE", scope: !362, file: !8136, line: 532, type: !13782, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!13785 = !DILocation(line: 533, column: 17, scope: !13781)
!13786 = !DILocation(line: 541, column: 14, scope: !13781)
!13787 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17he3334099e12453ddE", scope: !362, file: !8136, line: 545, type: !13788, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !13790, retainedNodes: !13791)
!13788 = !DISubroutineType(types: !13789)
!13789 = !{!49, !715}
!13790 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17he3334099e12453ddE", scope: !362, file: !8136, line: 545, type: !13788, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!13791 = !{!13792}
!13792 = !DILocalVariable(name: "self", arg: 1, scope: !13787, file: !8136, line: 545, type: !715)
!13793 = !DILocation(line: 545, column: 31, scope: !13787)
!13794 = !DILocation(line: 546, column: 17, scope: !13787)
!13795 = !DILocation(line: 547, column: 14, scope: !13787)
!13796 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h782567e72b26b3deE", scope: !362, file: !8136, line: 563, type: !13797, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !13799, retainedNodes: !13800)
!13797 = !DISubroutineType(types: !13798)
!13798 = !{!362, !49}
!13799 = !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h782567e72b26b3deE", scope: !362, file: !8136, line: 563, type: !13797, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!13800 = !{!13801}
!13801 = !DILocalVariable(name: "bits", arg: 1, scope: !13796, file: !8136, line: 563, type: !49)
!13802 = !DILocation(line: 563, column: 45, scope: !13796)
!13803 = !DILocation(line: 564, column: 37, scope: !13796)
!13804 = !DILocation(line: 564, column: 30, scope: !13796)
!13805 = !DILocation(line: 564, column: 17, scope: !13796)
!13806 = !DILocation(line: 565, column: 14, scope: !13796)
!13807 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E", scope: !362, file: !8136, line: 603, type: !13808, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, declaration: !13810, retainedNodes: !13811)
!13808 = !DISubroutineType(types: !13809)
!13809 = !{!306, !715, !362}
!13810 = !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hbaf6cdac4348e688E", scope: !362, file: !8136, line: 603, type: !13808, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !25)
!13811 = !{!13812, !13813}
!13812 = !DILocalVariable(name: "self", arg: 1, scope: !13807, file: !8136, line: 603, type: !715)
!13813 = !DILocalVariable(name: "other", arg: 2, scope: !13807, file: !8136, line: 603, type: !362)
!13814 = !DILocation(line: 603, column: 35, scope: !13807)
!13815 = !DILocation(line: 603, column: 42, scope: !13807)
!13816 = !DILocation(line: 604, column: 18, scope: !13807)
!13817 = !DILocation(line: 604, column: 17, scope: !13807)
!13818 = !DILocation(line: 605, column: 14, scope: !13807)
!13819 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h193c0a3f1d5c5714E", scope: !13820, file: !8136, line: 731, type: !13821, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13823)
!13820 = !DINamespace(name: "{impl#41}", scope: !84)
!13821 = !DISubroutineType(types: !13822)
!13822 = !{!362, !362, !362}
!13823 = !{!13824, !13825}
!13824 = !DILocalVariable(name: "self", arg: 1, scope: !13819, file: !8136, line: 731, type: !362)
!13825 = !DILocalVariable(name: "other", arg: 2, scope: !13819, file: !8136, line: 731, type: !362)
!13826 = !DILocation(line: 731, column: 22, scope: !13819)
!13827 = !DILocation(line: 731, column: 28, scope: !13819)
!13828 = !DILocation(line: 732, column: 30, scope: !13819)
!13829 = !DILocation(line: 732, column: 17, scope: !13819)
!13830 = !DILocation(line: 733, column: 14, scope: !13819)
!13831 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hafeaf45a47527dcdE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13836)
!13832 = !DINamespace(name: "{impl#0}", scope: !13833)
!13833 = !DINamespace(name: "fmt", scope: !13346)
!13834 = !DISubroutineType(types: !13835)
!13835 = !{!306, !715}
!13836 = !{!13837}
!13837 = !DILocalVariable(name: "self", arg: 1, scope: !13838, file: !7569, line: 107, type: !715)
!13838 = !DILexicalBlockFile(scope: !13831, file: !7569, discriminator: 0)
!13839 = !DILocation(line: 107, column: 1, scope: !13838)
!13840 = !DILocation(line: 875, column: 11, scope: !13831)
!13841 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb20ff76ccc1ec127E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13842)
!13842 = !{!13843}
!13843 = !DILocalVariable(name: "self", arg: 1, scope: !13844, file: !7569, line: 107, type: !715)
!13844 = !DILexicalBlockFile(scope: !13841, file: !7569, discriminator: 0)
!13845 = !DILocation(line: 107, column: 1, scope: !13844)
!13846 = !DILocation(line: 875, column: 11, scope: !13841)
!13847 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hbeed0b53752a791fE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13848)
!13848 = !{!13849}
!13849 = !DILocalVariable(name: "self", arg: 1, scope: !13850, file: !7569, line: 107, type: !715)
!13850 = !DILexicalBlockFile(scope: !13847, file: !7569, discriminator: 0)
!13851 = !DILocation(line: 107, column: 1, scope: !13850)
!13852 = !DILocation(line: 875, column: 11, scope: !13847)
!13853 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h1bde0ccb849fb1b3E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13854)
!13854 = !{!13855}
!13855 = !DILocalVariable(name: "self", arg: 1, scope: !13856, file: !7569, line: 107, type: !715)
!13856 = !DILexicalBlockFile(scope: !13853, file: !7569, discriminator: 0)
!13857 = !DILocation(line: 107, column: 1, scope: !13856)
!13858 = !DILocation(line: 875, column: 11, scope: !13853)
!13859 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h74254688404b35e3E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13860)
!13860 = !{!13861}
!13861 = !DILocalVariable(name: "self", arg: 1, scope: !13862, file: !7569, line: 107, type: !715)
!13862 = !DILexicalBlockFile(scope: !13859, file: !7569, discriminator: 0)
!13863 = !DILocation(line: 107, column: 1, scope: !13862)
!13864 = !DILocation(line: 875, column: 11, scope: !13859)
!13865 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h3324b69822ab18e8E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13866)
!13866 = !{!13867}
!13867 = !DILocalVariable(name: "self", arg: 1, scope: !13868, file: !7569, line: 107, type: !715)
!13868 = !DILexicalBlockFile(scope: !13865, file: !7569, discriminator: 0)
!13869 = !DILocation(line: 107, column: 1, scope: !13868)
!13870 = !DILocation(line: 875, column: 11, scope: !13865)
!13871 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h609c3a40518bdc75E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13872)
!13872 = !{!13873}
!13873 = !DILocalVariable(name: "self", arg: 1, scope: !13874, file: !7569, line: 107, type: !715)
!13874 = !DILexicalBlockFile(scope: !13871, file: !7569, discriminator: 0)
!13875 = !DILocation(line: 107, column: 1, scope: !13874)
!13876 = !DILocation(line: 875, column: 11, scope: !13871)
!13877 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h3b8b3a307f5e7795E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13878)
!13878 = !{!13879}
!13879 = !DILocalVariable(name: "self", arg: 1, scope: !13880, file: !7569, line: 107, type: !715)
!13880 = !DILexicalBlockFile(scope: !13877, file: !7569, discriminator: 0)
!13881 = !DILocation(line: 107, column: 1, scope: !13880)
!13882 = !DILocation(line: 875, column: 11, scope: !13877)
!13883 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h70f9e54c89e74e4dE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13884)
!13884 = !{!13885}
!13885 = !DILocalVariable(name: "self", arg: 1, scope: !13886, file: !7569, line: 107, type: !715)
!13886 = !DILexicalBlockFile(scope: !13883, file: !7569, discriminator: 0)
!13887 = !DILocation(line: 107, column: 1, scope: !13886)
!13888 = !DILocation(line: 875, column: 11, scope: !13883)
!13889 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h260748b550db9419E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13890)
!13890 = !{!13891}
!13891 = !DILocalVariable(name: "self", arg: 1, scope: !13892, file: !7569, line: 107, type: !715)
!13892 = !DILexicalBlockFile(scope: !13889, file: !7569, discriminator: 0)
!13893 = !DILocation(line: 107, column: 1, scope: !13892)
!13894 = !DILocation(line: 875, column: 11, scope: !13889)
!13895 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h57b3a442e015d1b6E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13896)
!13896 = !{!13897}
!13897 = !DILocalVariable(name: "self", arg: 1, scope: !13898, file: !7569, line: 107, type: !715)
!13898 = !DILexicalBlockFile(scope: !13895, file: !7569, discriminator: 0)
!13899 = !DILocation(line: 107, column: 1, scope: !13898)
!13900 = !DILocation(line: 875, column: 11, scope: !13895)
!13901 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117ha69edf236bb0bf3cE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13902)
!13902 = !{!13903}
!13903 = !DILocalVariable(name: "self", arg: 1, scope: !13904, file: !7569, line: 107, type: !715)
!13904 = !DILexicalBlockFile(scope: !13901, file: !7569, discriminator: 0)
!13905 = !DILocation(line: 107, column: 1, scope: !13904)
!13906 = !DILocation(line: 875, column: 11, scope: !13901)
!13907 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217hf6fba838f7329758E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13908)
!13908 = !{!13909}
!13909 = !DILocalVariable(name: "self", arg: 1, scope: !13910, file: !7569, line: 107, type: !715)
!13910 = !DILexicalBlockFile(scope: !13907, file: !7569, discriminator: 0)
!13911 = !DILocation(line: 107, column: 1, scope: !13910)
!13912 = !DILocation(line: 875, column: 11, scope: !13907)
!13913 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h611105a69d9445ffE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13914)
!13914 = !{!13915}
!13915 = !DILocalVariable(name: "self", arg: 1, scope: !13916, file: !7569, line: 107, type: !715)
!13916 = !DILexicalBlockFile(scope: !13913, file: !7569, discriminator: 0)
!13917 = !DILocation(line: 107, column: 1, scope: !13916)
!13918 = !DILocation(line: 875, column: 11, scope: !13913)
!13919 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h7580aa4b9f149714E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13920)
!13920 = !{!13921}
!13921 = !DILocalVariable(name: "self", arg: 1, scope: !13922, file: !7569, line: 107, type: !715)
!13922 = !DILexicalBlockFile(scope: !13919, file: !7569, discriminator: 0)
!13923 = !DILocation(line: 107, column: 1, scope: !13922)
!13924 = !DILocation(line: 875, column: 11, scope: !13919)
!13925 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h44afddd37bccc851E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13926)
!13926 = !{!13927}
!13927 = !DILocalVariable(name: "self", arg: 1, scope: !13928, file: !7569, line: 107, type: !715)
!13928 = !DILexicalBlockFile(scope: !13925, file: !7569, discriminator: 0)
!13929 = !DILocation(line: 107, column: 1, scope: !13928)
!13930 = !DILocation(line: 875, column: 11, scope: !13925)
!13931 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h17d74ed8b68cceeeE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13932)
!13932 = !{!13933}
!13933 = !DILocalVariable(name: "self", arg: 1, scope: !13934, file: !7569, line: 107, type: !715)
!13934 = !DILexicalBlockFile(scope: !13931, file: !7569, discriminator: 0)
!13935 = !DILocation(line: 107, column: 1, scope: !13934)
!13936 = !DILocation(line: 875, column: 11, scope: !13931)
!13937 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717hfcf68363db2a3934E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13938)
!13938 = !{!13939}
!13939 = !DILocalVariable(name: "self", arg: 1, scope: !13940, file: !7569, line: 107, type: !715)
!13940 = !DILexicalBlockFile(scope: !13937, file: !7569, discriminator: 0)
!13941 = !DILocation(line: 107, column: 1, scope: !13940)
!13942 = !DILocation(line: 875, column: 11, scope: !13937)
!13943 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h2771d7ee30cca7e5E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13944)
!13944 = !{!13945}
!13945 = !DILocalVariable(name: "self", arg: 1, scope: !13946, file: !7569, line: 107, type: !715)
!13946 = !DILexicalBlockFile(scope: !13943, file: !7569, discriminator: 0)
!13947 = !DILocation(line: 107, column: 1, scope: !13946)
!13948 = !DILocation(line: 875, column: 11, scope: !13943)
!13949 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917hbcb503840f979e9eE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13950)
!13950 = !{!13951}
!13951 = !DILocalVariable(name: "self", arg: 1, scope: !13952, file: !7569, line: 107, type: !715)
!13952 = !DILexicalBlockFile(scope: !13949, file: !7569, discriminator: 0)
!13953 = !DILocation(line: 107, column: 1, scope: !13952)
!13954 = !DILocation(line: 875, column: 11, scope: !13949)
!13955 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017hc99dfbf1d2b29d5bE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13956)
!13956 = !{!13957}
!13957 = !DILocalVariable(name: "self", arg: 1, scope: !13958, file: !7569, line: 107, type: !715)
!13958 = !DILexicalBlockFile(scope: !13955, file: !7569, discriminator: 0)
!13959 = !DILocation(line: 107, column: 1, scope: !13958)
!13960 = !DILocation(line: 875, column: 11, scope: !13955)
!13961 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h3585348fcd6eaacdE", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13962)
!13962 = !{!13963}
!13963 = !DILocalVariable(name: "self", arg: 1, scope: !13964, file: !7569, line: 107, type: !715)
!13964 = !DILexicalBlockFile(scope: !13961, file: !7569, discriminator: 0)
!13965 = !DILocation(line: 107, column: 1, scope: !13964)
!13966 = !DILocation(line: 875, column: 11, scope: !13961)
!13967 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217hadafd29297940c07E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13968)
!13968 = !{!13969}
!13969 = !DILocalVariable(name: "self", arg: 1, scope: !13970, file: !7569, line: 107, type: !715)
!13970 = !DILexicalBlockFile(scope: !13967, file: !7569, discriminator: 0)
!13971 = !DILocation(line: 107, column: 1, scope: !13970)
!13972 = !DILocation(line: 875, column: 11, scope: !13967)
!13973 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17he06f29708cc8a018E", scope: !13832, file: !8136, line: 460, type: !13834, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13974)
!13974 = !{!13975}
!13975 = !DILocalVariable(name: "self", arg: 1, scope: !13976, file: !7569, line: 107, type: !715)
!13976 = !DILexicalBlockFile(scope: !13973, file: !7569, discriminator: 0)
!13977 = !DILocation(line: 107, column: 1, scope: !13976)
!13978 = !DILocation(line: 875, column: 11, scope: !13973)
!13979 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17hed827f6fe77b3c04E", scope: !13980, file: !7569, line: 271, type: !13981, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13983)
!13980 = !DINamespace(name: "{impl#53}", scope: !84)
!13981 = !DISubroutineType(types: !13982)
!13982 = !{!188, !631, !206}
!13983 = !{!13984, !13985}
!13984 = !DILocalVariable(name: "self", arg: 1, scope: !13979, file: !7569, line: 271, type: !631)
!13985 = !DILocalVariable(name: "f", arg: 2, scope: !13979, file: !7569, line: 271, type: !206)
!13986 = !DILocation(line: 271, column: 10, scope: !13979)
!13987 = !DILocation(line: 272, column: 27, scope: !13979)
!13988 = !DILocation(line: 271, column: 15, scope: !13979)
!13989 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h1870af896c964860E", scope: !13990, file: !7569, line: 322, type: !13991, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13994)
!13990 = !DINamespace(name: "{impl#63}", scope: !84)
!13991 = !DISubroutineType(types: !13992)
!13992 = !{!188, !13993, !206}
!13993 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4488, size: 64, align: 64, dwarfAddressSpace: 0)
!13994 = !{!13995, !13996}
!13995 = !DILocalVariable(name: "self", arg: 1, scope: !13989, file: !7569, line: 322, type: !13993)
!13996 = !DILocalVariable(name: "f", arg: 2, scope: !13989, file: !7569, line: 322, type: !206)
!13997 = !DILocation(line: 322, column: 10, scope: !13989)
!13998 = !DILocation(line: 323, column: 23, scope: !13989)
!13999 = !DILocation(line: 322, column: 15, scope: !13989)
!14000 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c75e71c6becff05E", scope: !14001, file: !7569, line: 368, type: !14002, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14005)
!14001 = !DINamespace(name: "{impl#73}", scope: !84)
!14002 = !DISubroutineType(types: !14003)
!14003 = !{!188, !14004, !206}
!14004 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !810, size: 64, align: 64, dwarfAddressSpace: 0)
!14005 = !{!14006, !14007}
!14006 = !DILocalVariable(name: "self", arg: 1, scope: !14000, file: !7569, line: 368, type: !14004)
!14007 = !DILocalVariable(name: "f", arg: 2, scope: !14000, file: !7569, line: 368, type: !206)
!14008 = !DILocation(line: 368, column: 10, scope: !14000)
!14009 = !DILocation(line: 368, column: 14, scope: !14000)
!14010 = !DILocation(line: 368, column: 15, scope: !14000)
!14011 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d8543c7f6bdec6cE", scope: !14013, file: !14012, line: 10, type: !14015, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14027)
!14012 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!14013 = !DINamespace(name: "{impl#1}", scope: !14014)
!14014 = !DINamespace(name: "tss", scope: !15)
!14015 = !DISubroutineType(types: !14016)
!14016 = !{!188, !14017, !206}
!14017 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !14018, size: 64, align: 64, dwarfAddressSpace: 0)
!14018 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !14014, file: !2, size: 832, align: 32, elements: !14019, templateParams: !25, identifier: "b51888289469cc9b519f55727db7f0f1")
!14019 = !{!14020, !14021, !14022, !14023, !14024, !14025, !14026}
!14020 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !14018, file: !2, baseType: !28, size: 32, align: 32)
!14021 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !14018, file: !2, baseType: !759, size: 192, align: 64, offset: 32)
!14022 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !14018, file: !2, baseType: !49, size: 64, align: 64, offset: 224)
!14023 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !14018, file: !2, baseType: !768, size: 448, align: 64, offset: 288)
!14024 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !14018, file: !2, baseType: !49, size: 64, align: 64, offset: 736)
!14025 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !14018, file: !2, baseType: !19, size: 16, align: 16, offset: 800)
!14026 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !14018, file: !2, baseType: !19, size: 16, align: 16, offset: 816)
!14027 = !{!14028, !14029, !14030, !14034}
!14028 = !DILocalVariable(name: "self", arg: 1, scope: !14011, file: !14012, line: 10, type: !14017)
!14029 = !DILocalVariable(name: "f", arg: 2, scope: !14011, file: !14012, line: 10, type: !206)
!14030 = !DILocalVariable(name: "names", scope: !14031, file: !14012, line: 10, type: !14032, align: 8)
!14031 = distinct !DILexicalBlock(scope: !14011, file: !14012, line: 10, column: 10)
!14032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !14033, size: 64, align: 64, dwarfAddressSpace: 0)
!14033 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !769)
!14034 = !DILocalVariable(name: "values", scope: !14035, file: !14012, line: 10, type: !12617, align: 8)
!14035 = distinct !DILexicalBlock(scope: !14031, file: !14012, line: 10, column: 10)
!14036 = !DILocation(line: 10, column: 10, scope: !14031)
!14037 = !DILocation(line: 10, column: 10, scope: !14011)
!14038 = !DILocation(line: 13, column: 5, scope: !14031)
!14039 = !DILocation(line: 15, column: 5, scope: !14031)
!14040 = !DILocation(line: 16, column: 5, scope: !14031)
!14041 = !DILocation(line: 18, column: 5, scope: !14031)
!14042 = !DILocation(line: 19, column: 5, scope: !14031)
!14043 = !DILocation(line: 20, column: 5, scope: !14031)
!14044 = !DILocation(line: 22, column: 5, scope: !14031)
!14045 = !DILocation(line: 10, column: 10, scope: !14035)
!14046 = !DILocation(line: 10, column: 15, scope: !14011)
!14047 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h79408149750f28baE", scope: !14049, file: !14048, line: 15, type: !14050, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14053)
!14048 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!14049 = !DINamespace(name: "{impl#0}", scope: !15)
!14050 = !DISubroutineType(types: !14051)
!14051 = !{!188, !14052, !206}
!14052 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5300, size: 64, align: 64, dwarfAddressSpace: 0)
!14053 = !{!14054, !14055}
!14054 = !DILocalVariable(name: "self", arg: 1, scope: !14047, file: !14048, line: 15, type: !14052)
!14055 = !DILocalVariable(name: "f", arg: 2, scope: !14047, file: !14048, line: 15, type: !206)
!14056 = !DILocation(line: 15, column: 10, scope: !14047)
!14057 = !DILocation(line: 19, column: 5, scope: !14047)
!14058 = !DILocation(line: 21, column: 5, scope: !14047)
!14059 = !DILocation(line: 15, column: 15, scope: !14047)
!14060 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h22c6c76c18a54008E", scope: !14061, file: !4645, line: 21, type: !14062, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14065)
!14061 = !DINamespace(name: "{impl#1}", scope: !16)
!14062 = !DISubroutineType(types: !14063)
!14063 = !{!188, !14064, !206}
!14064 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !255, size: 64, align: 64, dwarfAddressSpace: 0)
!14065 = !{!14066, !14067}
!14066 = !DILocalVariable(name: "self", arg: 1, scope: !14060, file: !4645, line: 21, type: !14064)
!14067 = !DILocalVariable(name: "f", arg: 2, scope: !14060, file: !4645, line: 21, type: !206)
!14068 = !DILocation(line: 21, column: 10, scope: !14060)
!14069 = !DILocation(line: 21, column: 14, scope: !14060)
!14070 = !DILocation(line: 21, column: 15, scope: !14060)
