## âš¡ Hi there! I'm Devesh Chetiwal âš¡

### ğŸ’¡ A Passionate VLSI Enthusiast from India ğŸ‡®ğŸ‡³

ğŸš€ **Final Year Undergraduate** | Electrical Engineering @ **IIT Goa**  
ğŸ” Exploring the depths of **ASIC, FPGA, and Digital Circuit Design**  
ğŸ’» **Currently Working on:** Embedded C & Verilog  
ğŸ“– **Currently Learning:** System Verilog  
ğŸ¤ **Looking to Collaborate on:** Any opportunity in **VLSI & Semiconductor Industry**  

---

### âš™ï¸ **Technical Skills**

ğŸ”Œ **Programming:** C, Fortran, MATLAB  
ğŸ“¡ **Electrical Software:** VHDL, Verilog, Quartus, CCS, TI SysConfig Tool, Electric VLSI, LTspice  
ğŸ’» **Hardware & Tools:** Arduino UNO, AutoCAD, SolidWorks, Adobe Illustrator  
ğŸ–¥ï¸ **Other Tools:** GitHub, MS Office (Word, Excel)  

---

### ğŸ”¬ **Projects**

ğŸ”„ **Asynchronous FIFO in Verilog**  
ğŸ› ï¸ Built an asynchronous FIFO for **reliable data transfer** across different clock domains.  
ğŸ—„ï¸ Designed **512x8-bit memory** with proper read/write synchronization.  

ğŸ”€ **True Dual-Port RAM Implementation in Verilog**  
ğŸ“¡ Developed a RAM supporting **simultaneous read/write** on two independent ports.  
ğŸ›‘ Added **buffer overflow prevention** with full/empty flag logic.  

ğŸ›  **Error Correction Coding in VHDL**  
âš™ï¸ Designed **Hamming Code, Hadamard Code, and Reed-Solomon Encoder** to improve data integrity.  
ğŸ”¢ Deployed an **LDPC Code on FPGA**, using only **30 logic elements (encoder) & 253 logic elements (decoder).**  

â³ **Digital Clock with Enhanced Features**  
â±ï¸ Built a **6-digit digital clock** with stopwatch and timer functionalities.  
ğŸ“Ÿ Implemented on **DE10-Lite FPGA Board SSDs.**  

---

### ğŸ† **Achievements**

ğŸ¥‡ **1st Place** - â€œCircuital Dilemmaâ€ (Digital Circuits & Designs Quiz, Cepheus Technical Fest 2022)  
ğŸ–ï¸ **7th All India Rank** - Oxyopia, a National-Level Talent Search Exam (2018)  

---

### ğŸ“¢ **Positions of Responsibility**
ğŸ­ Designed **promotional materials** for institute events, increasing engagement & visibility.  

---

### ğŸ“« **Let's Connect!**

ğŸ”— **LinkedIn:** [Devesh Chetiwal](https://www.linkedin.com/in/devesh-chetiwal-1aa58724a/)  
ğŸ±â€ğŸ’» **GitHub:** [DeveshChetiwal11](https://github.com/DeveshChetiwal11)  
ğŸ“§ **Email:** devesh.chetiwal.21042@iitgoa.ac.in  
ğŸ“ **Mobile:** +91 7878720523  

---

### ğŸ¤£ **Just for Fun!**

âš¡ _"Why do electrical engineers make bad criminals?"_  
ğŸ‘‰ **Because they always follow the path of least resistance!** ğŸ˜‚  

ğŸ”Œ _"I have too many projects on my plate... But donâ€™t worry, Iâ€™m wired for this!"_ ğŸ˜  

âš ï¸ **Warning:** Too much VLSI can cause excessive simulation time!  

---

### ğŸ›  **Always Debugging, Always Learning!** ğŸš€
