/*
 * ACP3.X IP register header
 * Copyright (C) 2019 Advanced Micro Devices, Inc. All rights reserved.
 */

#ifndef _acp_ip_OFFSET_HEADER
#define _acp_ip_OFFSET_HEADER

/* Registers from ACP_DMA block */
#define ACP_DMA_CNTL_0                                0x1240000
#define ACP_DMA_CNTL_1                                0x1240004
#define ACP_DMA_CNTL_2                                0x1240008
#define ACP_DMA_CNTL_3                                0x124000C
#define ACP_DMA_CNTL_4                                0x1240010
#define ACP_DMA_CNTL_5                                0x1240014
#define ACP_DMA_CNTL_6                                0x1240018
#define ACP_DMA_CNTL_7                                0x124001C
#define ACP_DMA_DSCR_STRT_IDX_0                       0x1240020
#define ACP_DMA_DSCR_STRT_IDX_1                       0x1240024
#define ACP_DMA_DSCR_STRT_IDX_2                       0x1240028
#define ACP_DMA_DSCR_STRT_IDX_3                       0x124002C
#define ACP_DMA_DSCR_STRT_IDX_4                       0x1240030
#define ACP_DMA_DSCR_STRT_IDX_5                       0x1240034
#define ACP_DMA_DSCR_STRT_IDX_6                       0x1240038
#define ACP_DMA_DSCR_STRT_IDX_7                       0x124003C
#define ACP_DMA_DSCR_CNT_0                            0x1240040
#define ACP_DMA_DSCR_CNT_1                            0x1240044
#define ACP_DMA_DSCR_CNT_2                            0x1240048
#define ACP_DMA_DSCR_CNT_3                            0x124004C
#define ACP_DMA_DSCR_CNT_4                            0x1240050
#define ACP_DMA_DSCR_CNT_5                            0x1240054
#define ACP_DMA_DSCR_CNT_6                            0x1240058
#define ACP_DMA_DSCR_CNT_7                            0x124005C
#define ACP_DMA_PRIO_0                                0x1240060
#define ACP_DMA_PRIO_1                                0x1240064
#define ACP_DMA_PRIO_2                                0x1240068
#define ACP_DMA_PRIO_3                                0x124006C
#define ACP_DMA_PRIO_4                                0x1240070
#define ACP_DMA_PRIO_5                                0x1240074
#define ACP_DMA_PRIO_6                                0x1240078
#define ACP_DMA_PRIO_7                                0x124007C
#define ACP_DMA_CUR_DSCR_0                            0x1240080
#define ACP_DMA_CUR_DSCR_1                            0x1240084
#define ACP_DMA_CUR_DSCR_2                            0x1240088
#define ACP_DMA_CUR_DSCR_3                            0x124008C
#define ACP_DMA_CUR_DSCR_4                            0x1240090
#define ACP_DMA_CUR_DSCR_5                            0x1240094
#define ACP_DMA_CUR_DSCR_6                            0x1240098
#define ACP_DMA_CUR_DSCR_7                            0x124009C
#define ACP_DMA_CUR_TRANS_CNT_0                       0x12400A0
#define ACP_DMA_CUR_TRANS_CNT_1                       0x12400A4
#define ACP_DMA_CUR_TRANS_CNT_2                       0x12400A8
#define ACP_DMA_CUR_TRANS_CNT_3                       0x12400AC
#define ACP_DMA_CUR_TRANS_CNT_4                       0x12400B0
#define ACP_DMA_CUR_TRANS_CNT_5                       0x12400B4
#define ACP_DMA_CUR_TRANS_CNT_6                       0x12400B8
#define ACP_DMA_CUR_TRANS_CNT_7                       0x12400BC
#define ACP_DMA_ERR_STS_0                             0x12400C0
#define ACP_DMA_ERR_STS_1                             0x12400C4
#define ACP_DMA_ERR_STS_2                             0x12400C8
#define ACP_DMA_ERR_STS_3                             0x12400CC
#define ACP_DMA_ERR_STS_4                             0x12400D0
#define ACP_DMA_ERR_STS_5                             0x12400D4
#define ACP_DMA_ERR_STS_6                             0x12400D8
#define ACP_DMA_ERR_STS_7                             0x12400DC
#define ACP_DMA_DESC_BASE_ADDR                        0x12400E0
#define ACP_DMA_DESC_MAX_NUM_DSCR                     0x12400E4
#define ACP_DMA_CH_STS                                0x12400E8
#define ACP_DMA_CH_GROUP                              0x12400EC
#define ACP_DMA_CH_RST_STS                            0x12400F0

/* Registers from ACP_DSP0 block */
#define ACP_DSP0_NONCACHE_OFFSET0                     0x1240400
#define ACP_DSP0_NONCACHE_SIZE0                       0x1240404
#define ACP_DSP0_NONCACHE_OFFSET1                     0x1240408
#define ACP_DSP0_NONCACHE_SIZE1                       0x124040C
#define ACP_DSP0_DEBUG_PC                             0x1240410
#define ACP_DSP0_RUNSTALL                             0x1240414
#define ACP_DSP0_WAIT_MODE                            0x1240418
#define ACP_DSP0_DEBUG_REG1                           0x124041C

/* Registers from ACP_SYSHUB_IF block */
#define ACP_SYSHUB_OUTSTANDING_LIMIT                  0x1240800
#define ACP_SYSHUB_PERF_COUNTER_CNTL                  0x1240804
#define ACP_SYSHUB_READ_CURRENT_PERF_COUNTER          0x1240808
#define ACP_SYSHUB_READ_PEAK_PERF_COUNTER             0x124080C
#define ACP_SYSHUB_WRITE_CURRENT_PERF_COUNTER         0x1240810
#define ACP_SYSHUB_WRITE_PEAK_PERF_COUNTER            0x1240814
#define ACP_SYSHUB_WR_ADDR_PHASE_DEBUG_CNTR           0x1240818
#define ACP_SYSHUB_WR_DATA_PHASE_DEBUG_CNTR           0x124081C
#define ACP_SYSHUB_WR_RESP_PHASE_DEBUG_CNTR           0x1240820
#define ACP_SYSHUB_RD_ADDR_PHASE_DEBUG_CNTR           0x1240824
#define ACP_SYSHUB_RD_RESP_PHASE_DEBUG_CNTR           0x1240828
#define ACP_SYSHUB_TIMEOUT_CNTL                       0x124082C
#define ACP_SYSHUB_DEBUG_COUNTER_CNTL                 0x1240830
#define ACP_SYSHUB_SLEEP_CONTROL                      0x1240834

/* Registers from ACP_AXI2AXIATU block */
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_1                0x1240C00
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_1                0x1240C04
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_2                0x1240C08
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_2                0x1240C0C
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_3                0x1240C10
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_3                0x1240C14
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_4                0x1240C18
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_4                0x1240C1C
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5                0x1240C20
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5                0x1240C24
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_6                0x1240C28
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_6                0x1240C2C
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_7                0x1240C30
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_7                0x1240C34
#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_8                0x1240C38
#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_8                0x1240C3C
#define ACPAXI2AXI_ATU_CTRL                           0x1240C40

/*  Registers from ACP_CLKRST block */
#define ACP_SOFT_RESET                                0x1241000
#define ACP_CONTROL                                   0x1241004
#define ACP_STATUS                                    0x1241008
#define ACP_DSP0_OCD_HALT_ON_RST                      0x124100C
#define ACP_DYNAMIC_CG_MASTER_CONTROL                 0x1241010

/* Registers from ACP_MISC block */
#define ACP_EXTERNAL_INTR_ENB                         0x1241800
#define ACP_EXTERNAL_INTR_CNTL                        0x1241804
#define ACP_EXTERNAL_INTR_STAT                        0x1241808
#define ACP_DSP0_INTR_CNTL                            0x124180C
#define ACP_DSP0_INTR_STAT                            0x1241810
#define ACP_DSP_SW_INTR_CNTL                          0x1241814
#define ACP_DSP_SW_INTR_STAT                          0x1241818
#define ACP_SW_INTR_TRIG                              0x124181C
#define ACP_SMU_MAILBOX                               0x1241820
#define DSP_INTERRUPT_ROUTING_CTRL                    0x1241824
#define ACP_DSP0_WATCHDOG_TIMER_CNTL                  0x1241828
#define ACP_DSP0_EXT_TIMER1_CNTL                      0x124182C
#define ACP_DSP0_EXT_TIMER2_CNTL                      0x1241830
#define ACP_DSP0_EXT_TIMER3_CNTL                      0x1241834
#define ACP_DSP0_EXT_TIMER4_CNTL                      0x1241838
#define ACP_DSP0_EXT_TIMER5_CNTL                      0x124183C
#define ACP_DSP0_EXT_TIMER6_CNTL                      0x1241840
#define ACP_DSP0_EXT_TIMER1_CURR_VALUE                0x1241844
#define ACP_DSP0_EXT_TIMER2_CURR_VALUE                0x1241848
#define ACP_DSP0_EXT_TIMER3_CURR_VALUE                0x124184C
#define ACP_DSP0_EXT_TIMER4_CURR_VALUE                0x1241850
#define ACP_DSP0_EXT_TIMER5_CURR_VALUE                0x1241854
#define ACP_DSP0_EXT_TIMER6_CURR_VALUE                0x1241858
#define ACP_FW_STATUS                                 0x124185C
#define ACP_FUTURE_REG_ACLK_0                         0x1241860
#define ACP_FUTURE_REG_ACLK_1                         0x1241864
#define ACP_FUTURE_REG_ACLK_2                         0x1241868
#define ACP_FUTURE_REG_ACLK_3                         0x124186C
#define ACP_FUTURE_REG_ACLK_4                         0x1241870
#define ACP_TIMER                                     0x1241874
#define ACP_TIMER_CNTL                                0x1241878
#define ACP_DAGBG_TIMEOUT_CNTL                        0x124187C
#define ACP_AXI2DAGB_SEM_0                            0x1241880
#define ACP_AXI2DAGB_SEM_1                            0x1241884
#define ACP_AXI2DAGB_SEM_2                            0x1241888
#define ACP_AXI2DAGB_SEM_3                            0x124188C
#define ACP_AXI2DAGB_SEM_4                            0x1241890
#define ACP_AXI2DAGB_SEM_5                            0x1241894
#define ACP_AXI2DAGB_SEM_6                            0x1241898
#define ACP_AXI2DAGB_SEM_7                            0x124189C
#define ACP_AXI2DAGB_SEM_8                            0x12418A0
#define ACP_AXI2DAGB_SEM_9                            0x12418A4
#define ACP_AXI2DAGB_SEM_10                           0x12418A8
#define ACP_AXI2DAGB_SEM_11                           0x12418AC
#define ACP_AXI2DAGB_SEM_12                           0x12418B0
#define ACP_AXI2DAGB_SEM_13                           0x12418B4
#define ACP_AXI2DAGB_SEM_14                           0x12418B8
#define ACP_AXI2DAGB_SEM_15                           0x12418BC
#define ACP_PGMEM_CTRL                                0x12418C0
#define ACP_ERROR_STATUS                              0x12418C4
#define ACP_SW_I2S_ERROR_REASON                       0x12418C8
#define ACP_MEM_PG_STS                                0x12418CC
#define ACP_SHA_INTR_CTRL                             0x1241BB8
#define ACP_SRBM_CLIENT_BASE_ADDR                     0x1241BBC
#define ACP_SRBM_CLIENT_RDDATA                        0x1241BC0
#define ACP_SRBM_CYCLE_STS                            0x1241BC4
#define ACP_SRBM_CLIENT_CONFIG                        0x1241BC8
#define ACP_IRAM_DRAM_FENCE                           0x1241BCC
#define ACP_SRBM_TARG_IDX_ADDR                        0x1241BF4
#define ACP_SRBM_TARG_IDX_DATA                        0x1241BF8

/* Registers from ACP_PGFSM block */
#define ACP_I2S_PIN_CONFIG                            0x1241400
#define ACP_PAD_PULLUP_PULLDOWN_CTRL                  0x1241404
#define ACP_PAD_DRIVE_STRENGTH_CTRL                   0x1241408
#define ACP_SW_PAD_KEEPER_EN                          0x124140C
#define ACP_SW_WAKE_EN                                0x1241410
#define ACP_I2S_WAKE_EN                               0x1241414
#define ACP_PME_EN                                    0x1241418
#define ACP_PGFSM_CONTROL                             0x124141C
#define ACP_PGFSM_STATUS                              0x1241420

/* Registers from ACP_SCRATCH block */
#define ACP_SCRATCH_REG_0                             0x1250000
#define ACP_SCRATCH_REG_1                             0x1250004
#define ACP_SCRATCH_REG_2                             0x1250008
#define ACP_SCRATCH_REG_3                             0x125000C
#define ACP_SCRATCH_REG_4                             0x1250010
#define ACP_SCRATCH_REG_5                             0x1250014
#define ACP_SCRATCH_REG_6                             0x1250018
#define ACP_SCRATCH_REG_7                             0x125001C
#define ACP_SCRATCH_REG_8                             0x1250020
#define ACP_SCRATCH_REG_9                             0x1250024
#define ACP_SCRATCH_REG_10                            0x1250028
#define ACP_SCRATCH_REG_11                            0x125002C
#define ACP_SCRATCH_REG_12                            0x1250030
#define ACP_SCRATCH_REG_13                            0x1250034
#define ACP_SCRATCH_REG_14                            0x1250038
#define ACP_SCRATCH_REG_15                            0x125003C
#define ACP_SCRATCH_REG_16                            0x1250040
#define ACP_SCRATCH_REG_17                            0x1250044
#define ACP_SCRATCH_REG_18                            0x1250048
#define ACP_SCRATCH_REG_19                            0x125004C
#define ACP_SCRATCH_REG_20                            0x1250050
#define ACP_SCRATCH_REG_21                            0x1250054
#define ACP_SCRATCH_REG_22                            0x1250058
#define ACP_SCRATCH_REG_23                            0x125005C
#define ACP_SCRATCH_REG_24                            0x1250060
#define ACP_SCRATCH_REG_25                            0x1250064
#define ACP_SCRATCH_REG_26                            0x1250068
#define ACP_SCRATCH_REG_27                            0x125006C
#define ACP_SCRATCH_REG_28                            0x1250070
#define ACP_SCRATCH_REG_29                            0x1250074
#define ACP_SCRATCH_REG_30                            0x1250078
#define ACP_SCRATCH_REG_31                            0x125007C
#define ACP_SCRATCH_REG_32                            0x1250080
#define ACP_SCRATCH_REG_33                            0x1250084
#define ACP_SCRATCH_REG_34                            0x1250088
#define ACP_SCRATCH_REG_35                            0x125008C
#define ACP_SCRATCH_REG_36                            0x1250090
#define ACP_SCRATCH_REG_37                            0x1250094
#define ACP_SCRATCH_REG_38                            0x1250098
#define ACP_SCRATCH_REG_39                            0x125009C
#define ACP_SCRATCH_REG_40                            0x12500A0
#define ACP_SCRATCH_REG_41                            0x12500A4
#define ACP_SCRATCH_REG_42                            0x12500A8
#define ACP_SCRATCH_REG_43                            0x12500AC
#define ACP_SCRATCH_REG_44                            0x12500B0
#define ACP_SCRATCH_REG_45                            0x12500B4
#define ACP_SCRATCH_REG_46                            0x12500B8
#define ACP_SCRATCH_REG_47                            0x12500BC
#define ACP_SCRATCH_REG_48                            0x12500C0
#define ACP_SCRATCH_REG_49                            0x12500C4
#define ACP_SCRATCH_REG_50                            0x12500C8
#define ACP_SCRATCH_REG_51                            0x12500CC
#define ACP_SCRATCH_REG_52                            0x12500D0
#define ACP_SCRATCH_REG_53                            0x12500D4
#define ACP_SCRATCH_REG_54                            0x12500D8
#define ACP_SCRATCH_REG_55                            0x12500DC
#define ACP_SCRATCH_REG_56                            0x12500E0
#define ACP_SCRATCH_REG_57                            0x12500E4
#define ACP_SCRATCH_REG_58                            0x12500E8
#define ACP_SCRATCH_REG_59                            0x12500EC
#define ACP_SCRATCH_REG_60                            0x12500F0
#define ACP_SCRATCH_REG_61                            0x12500F4
#define ACP_SCRATCH_REG_62                            0x12500F8
#define ACP_SCRATCH_REG_63                            0x12500FC
#define ACP_SCRATCH_REG_64                            0x1250100
#define ACP_SCRATCH_REG_65                            0x1250104
#define ACP_SCRATCH_REG_66                            0x1250108
#define ACP_SCRATCH_REG_67                            0x125010C
#define ACP_SCRATCH_REG_68                            0x1250110
#define ACP_SCRATCH_REG_69                            0x1250114
#define ACP_SCRATCH_REG_70                            0x1250118
#define ACP_SCRATCH_REG_71                            0x125011C
#define ACP_SCRATCH_REG_72                            0x1250120
#define ACP_SCRATCH_REG_73                            0x1250124
#define ACP_SCRATCH_REG_74                            0x1250128
#define ACP_SCRATCH_REG_75                            0x125012C
#define ACP_SCRATCH_REG_76                            0x1250130
#define ACP_SCRATCH_REG_77                            0x1250134
#define ACP_SCRATCH_REG_78                            0x1250138
#define ACP_SCRATCH_REG_79                            0x125013C
#define ACP_SCRATCH_REG_80                            0x1250140
#define ACP_SCRATCH_REG_81                            0x1250144
#define ACP_SCRATCH_REG_82                            0x1250148
#define ACP_SCRATCH_REG_83                            0x125014C
#define ACP_SCRATCH_REG_84                            0x1250150
#define ACP_SCRATCH_REG_85                            0x1250154
#define ACP_SCRATCH_REG_86                            0x1250158
#define ACP_SCRATCH_REG_87                            0x125015C
#define ACP_SCRATCH_REG_88                            0x1250160
#define ACP_SCRATCH_REG_89                            0x1250164
#define ACP_SCRATCH_REG_90                            0x1250168
#define ACP_SCRATCH_REG_91                            0x125016C
#define ACP_SCRATCH_REG_92                            0x1250170
#define ACP_SCRATCH_REG_93                            0x1250174
#define ACP_SCRATCH_REG_94                            0x1250178
#define ACP_SCRATCH_REG_95                            0x125017C
#define ACP_SCRATCH_REG_96                            0x1250180
#define ACP_SCRATCH_REG_97                            0x1250184
#define ACP_SCRATCH_REG_98                            0x1250188
#define ACP_SCRATCH_REG_99                            0x125018C
#define ACP_SCRATCH_REG_100                           0x1250190
#define ACP_SCRATCH_REG_101                           0x1250194
#define ACP_SCRATCH_REG_102                           0x1250198
#define ACP_SCRATCH_REG_103                           0x125019C
#define ACP_SCRATCH_REG_104                           0x12501A0
#define ACP_SCRATCH_REG_105                           0x12501A4
#define ACP_SCRATCH_REG_106                           0x12501A8
#define ACP_SCRATCH_REG_107                           0x12501AC
#define ACP_SCRATCH_REG_108                           0x12501B0
#define ACP_SCRATCH_REG_109                           0x12501B4
#define ACP_SCRATCH_REG_110                           0x12501B8
#define ACP_SCRATCH_REG_111                           0x12501BC
#define ACP_SCRATCH_REG_112                           0x12501C0
#define ACP_SCRATCH_REG_113                           0x12501C4
#define ACP_SCRATCH_REG_114                           0x12501C8
#define ACP_SCRATCH_REG_115                           0x12501CC
#define ACP_SCRATCH_REG_116                           0x12501D0
#define ACP_SCRATCH_REG_117                           0x12501D4
#define ACP_SCRATCH_REG_118                           0x12501D8
#define ACP_SCRATCH_REG_119                           0x12501DC
#define ACP_SCRATCH_REG_120                           0x12501E0
#define ACP_SCRATCH_REG_121                           0x12501E4
#define ACP_SCRATCH_REG_122                           0x12501E8
#define ACP_SCRATCH_REG_123                           0x12501EC
#define ACP_SCRATCH_REG_124                           0x12501F0
#define ACP_SCRATCH_REG_125                           0x12501F4
#define ACP_SCRATCH_REG_126                           0x12501F8
#define ACP_SCRATCH_REG_127                           0x12501FC
#define ACP_SCRATCH_REG_128                           0x1250200

/* Registers from ACP_SHA block */
#define SECURITY_CONTROL_BITS                         0x1241C2C
#define ACP_SHA_INIT_HASH0                            0x1241C30
#define ACP_SHA_INIT_HASH1                            0x1241C34
#define ACP_SHA_INIT_HASH2                            0x1241C38
#define ACP_SHA_INIT_HASH3                            0x1241C3C
#define ACP_SHA_INIT_HASH4                            0x1241C40
#define ACP_SHA_INIT_HASH5                            0x1241C44
#define ACP_SHA_INIT_HASH6                            0x1241C48
#define ACP_SHA_INIT_HASH7                            0x1241C4C
#define ACP_SHA_CALCULATED_HASH0                      0x1241C50
#define ACP_SHA_CALCULATED_HASH1                      0x1241C54
#define ACP_SHA_CALCULATED_HASH2                      0x1241C58
#define ACP_SHA_CALCULATED_HASH3                      0x1241C5C
#define ACP_SHA_CALCULATED_HASH4                      0x1241C60
#define ACP_SHA_CALCULATED_HASH5                      0x1241C64
#define ACP_SHA_CALCULATED_HASH6                      0x1241C68
#define ACP_SHA_CALCULATED_HASH7                      0x1241C6C
#define ACP_SHA_DSP_FW_QUALIFIER                      0x1241C70
#define ACP_SHA_PSP_ACK                               0x1241C74
#define ACP_SHA_PHYSICAL_SRC_ADDR_L                   0x1241C78
#define ACP_SHA_PHYSICAL_SRC_ADDR_U                   0x1241C7C
#define ACP_SHA_DMA_CMD                               0x1241CB0
#define ACP_SHA_MSG_LENGTH                            0x1241CB4
#define ACP_SHA_DMA_STRT_ADDR                         0x1241CB8
#define ACP_SHA_DMA_DESTINATION_ADDR                  0x1241CBC
#define ACP_SHA_DMA_CMD_STS                           0x1241CC0
#define ACP_SHA_DMA_ERR_STATUS                        0x1241CC4
#define ACP_SHA_TRANSFER_BYTE_CNT                     0x1241CC8

/* Registers from ACP_AUDIO_BUFFERS block */
#define ACP_I2S_RX_RINGBUFADDR                        0x1242000
#define ACP_I2S_RX_RINGBUFSIZE                        0x1242004
#define ACP_I2S_RX_LINKPOSITIONCNTR                   0x1242008
#define ACP_I2S_RX_FIFOADDR                           0x124200C
#define ACP_I2S_RX_FIFOSIZE                           0x1242010
#define ACP_I2S_RX_DMA_SIZE                           0x1242014
#define ACP_I2S_RX_LINEARPOSITIONCNTR_HIGH            0x1242018
#define ACP_I2S_RX_LINEARPOSITIONCNTR_LOW             0x124201C
#define ACP_I2S_RX_INTR_WATERMARK_SIZE                0x1242020
#define ACP_I2S_TX_RINGBUFADDR                        0x1242024
#define ACP_I2S_TX_RINGBUFSIZE                        0x1242028
#define ACP_I2S_TX_LINKPOSITIONCNTR                   0x124202C
#define ACP_I2S_TX_FIFOADDR                           0x1242030
#define ACP_I2S_TX_FIFOSIZE                           0x1242034
#define ACP_I2S_TX_DMA_SIZE                           0x1242038
#define ACP_I2S_TX_LINEARPOSITIONCNTR_HIGH            0x124203C
#define ACP_I2S_TX_LINEARPOSITIONCNTR_LOW             0x1242040
#define ACP_I2S_TX_INTR_WATERMARK_SIZE                0x1242044
#define ACP_BT_RX_RINGBUFADDR                         0x1242048
#define ACP_BT_RX_RINGBUFSIZE                         0x124204C
#define ACP_BT_RX_LINKPOSITIONCNTR                    0x1242050
#define ACP_BT_RX_FIFOADDR                            0x1242054
#define ACP_BT_RX_FIFOSIZE                            0x1242058
#define ACP_BT_RX_DMA_SIZE                            0x124205C
#define ACP_BT_RX_LINEARPOSITIONCNTR_HIGH             0x1242060
#define ACP_BT_RX_LINEARPOSITIONCNTR_LOW              0x1242064
#define ACP_BT_RX_INTR_WATERMARK_SIZE                 0x1242068
#define ACP_BT_TX_RINGBUFADDR                         0x124206C
#define ACP_BT_TX_RINGBUFSIZE                         0x1242070
#define ACP_BT_TX_LINKPOSITIONCNTR                    0x1242074
#define ACP_BT_TX_FIFOADDR                            0x1242078
#define ACP_BT_TX_FIFOSIZE                            0x124207C
#define ACP_BT_TX_DMA_SIZE                            0x1242080
#define ACP_BT_TX_LINEARPOSITIONCNTR_HIGH             0x1242084
#define ACP_BT_TX_LINEARPOSITIONCNTR_LOW              0x1242088
#define ACP_BT_TX_INTR_WATERMARK_SIZE                 0x124208C
#define ACP_HS_RX_RINGBUFADDR                         0x1242090
#define ACP_HS_RX_RINGBUFSIZE                         0x1242094
#define ACP_HS_RX_LINKPOSITIONCNTR                    0x1242098
#define ACP_HS_RX_FIFOADDR                            0x124209C
#define ACP_HS_RX_FIFOSIZE                            0x12420A0
#define ACP_HS_RX_DMA_SIZE                            0x12420A4
#define ACP_HS_RX_LINEARPOSITIONCNTR_HIGH             0x12420A8
#define ACP_HS_RX_LINEARPOSITIONCNTR_LOW              0x12420AC
#define ACP_HS_RX_INTR_WATERMARK_SIZE                 0x12420B0
#define ACP_HS_TX_RINGBUFADDR                         0x12420B4
#define ACP_HS_TX_RINGBUFSIZE                         0x12420B8
#define ACP_HS_TX_LINKPOSITIONCNTR                    0x12420BC
#define ACP_HS_TX_FIFOADDR                            0x12420C0
#define ACP_HS_TX_FIFOSIZE                            0x12420C4
#define ACP_HS_TX_DMA_SIZE                            0x12420C8
#define ACP_HS_TX_LINEARPOSITIONCNTR_HIGH             0x12420CC
#define ACP_HS_TX_LINEARPOSITIONCNTR_LOW              0x12420D0
#define ACP_HS_TX_INTR_WATERMARK_SIZE                 0x12420D4

/* Registers from ACP_I2S_TDM block */
#define ACP_I2STDM_IER                                0x1242400
#define ACP_I2STDM_IRER                               0x1242404
#define ACP_I2STDM_RXFRMT                             0x1242408
#define ACP_I2STDM_ITER                               0x124240C
#define ACP_I2STDM_TXFRMT                             0x1242410

/* Registers from ACP_BT_TDM block */
#define ACP_BTTDM_IER                                 0x1242800
#define ACP_BTTDM_IRER                                0x1242804
#define ACP_BTTDM_RXFRMT                              0x1242808
#define ACP_BTTDM_ITER                                0x124280C
#define ACP_BTTDM_TXFRMT                              0x1242810

/* Registers from RSMU_GENERIC block */
#define RSMU_HCID_GENERIC                             0x48000
#define RSMU_SIID_GENERIC                             0x48004
#define RSMU_DBG_MUX_CONTROL_GENERIC                  0x48008
#define RSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC           0x4800C
#define RSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC           0x48010
#define RSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC           0x48014
#define RSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC           0x48018
#define RSMU_SOFT_RESETB_GENERIC                      0x4801C
#define RSMU_PGFSM_CONTROL_GENERIC                    0x48020
#define RSMU_PGFSM_WR_DATA_GENERIC                    0x48024
#define RSMU_PGFSM_RD_DATA_GENERIC                    0x48028
#define RSMU_IH_CREDIT_GENERIC                        0x4802C
#define RSMU_IH_RESET_CNTL_GENERIC                    0x48030
#define RSMU_SEM_RESP_GENERIC                         0x48034
#define RSMU_SEM_RESET_CNTL_GENERIC                   0x48038
#define RSMU_VIRTUAL_WIRE_INDEX_GENERIC               0x48048
#define RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC            0x48058
#define RSMU_IP_MASTER_STATUS_GENERIC                 0x4805C
#define RSMU_GPUREG_SCRATCH_REG_0_GENERIC             0x48060
#define RSMU_GPUREG_SCRATCH_REG_1_GENERIC             0x48064
#define RSMU_COLD_RESETB_GENERIC                      0x1000004
#define RSMU_HARD_RESETB_GENERIC                      0x1000008
#define RSMU_PUB_FUSE_ADDR_GENERIC                    0x100000C
#define RSMU_SEC_FUSE_ADDR_GENERIC                    0x1000010
#define RSMU_MEM_POWER_CTRL_GENERIC                   0x1000018
#define RSMU_MP0_STRAPRX_ADDR_GENERIC                 0x100001C
#define RSMU_MP0_STRAPRX_DATA_GENERIC                 0x1000020
#define RSMU_SMS_FUSE_CFG_GENERIC                     0x1000028
#define RSMU_SMS_FUSE_ADDR_BASE_GENERIC               0x100002C
#define RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC             0x1000030
#define RSMU_STRAP_CONTROL_GENERIC                    0x1000034
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC    0x1000038
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC    0x100003C
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC    0x1000040
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC   0x1000044
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC 0x1000048
#define RSMU_CAC_LKG_WEIGHT_0_GENERIC                 0x100005C
#define RSMU_CAC_LKG_WEIGHT_1_GENERIC                 0x1000060
#define RSMU_CAC_LKG_WEIGHT_2_GENERIC                 0x1000064
#define RSMU_CAC_LKG_WEIGHT_3_GENERIC                 0x1000068
#define RSMU_CAC_LKG_ACC_0_GENERIC                    0x100009C
#define RSMU_CAC_LKG_ACC_1_GENERIC                    0x10000A0
#define RSMU_CAC_LKG_ACC_2_GENERIC                    0x10000A4
#define RSMU_CAC_LKG_ACC_3_GENERIC                    0x10000A8
#define RSMU_CAC_LKG_ACC_4_GENERIC                    0x10000AC
#define RSMU_CAC_LKG_ACC_5_GENERIC                    0x10000B0
#define RSMU_CAC_LKG_ACC_6_GENERIC                    0x10000B4
#define RSMU_CAC_LKG_ACC_7_GENERIC                    0x10000B8
#define RSMU_CAC_CONTROL_GENERIC                      0x100013C
#define RSMU_CAC_WEIGHT_0_GENERIC                     0x1000140
#define RSMU_CAC_WEIGHT_1_GENERIC                     0x1000144
#define RSMU_CAC_WEIGHT_2_GENERIC                     0x1000148
#define RSMU_CAC_WEIGHT_3_GENERIC                     0x100014C
#define RSMU_CAC_WEIGHT_4_GENERIC                     0x1000150
#define RSMU_CAC_WEIGHT_5_GENERIC                     0x1000154
#define RSMU_CAC_WEIGHT_6_GENERIC                     0x1000158
#define RSMU_CAC_WEIGHT_7_GENERIC                     0x100015C
#define RSMU_CAC_WEIGHT_8_GENERIC                     0x1000160
#define RSMU_CAC_AGGR_LO_GENERIC                      0x1000180
#define RSMU_CAC_AGGR_HI_GENERIC                      0x1000184
#define RSMU_DPM_CONTROL_GENERIC                      0x10001C8
#define RSMU_DPM_ACC_GENERIC                          0x10001CC
#define RSMU_DPM_IPCLK_REF_COUNTER_GENERIC            0x10001D0
#define RSMU_COUNTER_0_GENERIC                        0x10001D4
#define RSMU_COUNTER_1_GENERIC                        0x10001D8
#define RSMU_PWRMGT_INTR_ENABLE_P0_GENERIC            0x10001DC
#define RSMU_PWRMGT_INTR_ENABLE_P1_GENERIC            0x10001E0
#define RSMU_PWRMGT_INTR_ENABLE_P2_GENERIC            0x10001E4
#define RSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC       0x10001E8
#define RSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC       0x10001EC
#define RSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC       0x10001F0
#define RSMU_PWRMGT_INTR_CONFIG_P0_GENERIC            0x10001F4
#define RSMU_PWRMGT_INTR_CONFIG_P1_GENERIC            0x10001F8
#define RSMU_PWRMGT_INTR_CONFIG_P2_GENERIC            0x10001FC
#define RSMU_PWRMGT_INTR_STATUS_GENERIC               0x1000200
#define RSMU_PWRMGT_INTR_PENDING_P0_GENERIC           0x1000204
#define RSMU_PWRMGT_INTR_PENDING_P1_GENERIC           0x1000208
#define RSMU_PWRMGT_INTR_PENDING_P2_GENERIC           0x100020C
#define RSMU_PWRMGT_INTR_TYPE_GENERIC                 0x1000210
#define RSMU_PWRMGT_INTR_INTERCEPT_GENERIC            0x1000214
#define RSMU_PWRMGT_INTR_CLEAR_GENERIC                0x1000218
#define RSMU_HARD_RESETB_DELAY_GENERIC                0x100021C
#define RSMU_MMIOPUB_SCRATCH_REG_0_GENERIC            0x1000220
#define RSMU_VF_ENABLE_GENERIC                        0x1000224
#define RSMU_MGCG_CONTROL_GENERIC                     0x1000228
#define RSMU_VIRTUAL_WIRE_SRC_ID_GENERIC              0x1000238
#define RSMU_CAC_ACC_0_GENERIC                        0x100023C
#define RSMU_CAC_ACC_1_GENERIC                        0x1000240
#define RSMU_CAC_ACC_2_GENERIC                        0x1000244
#define RSMU_CAC_ACC_3_GENERIC                        0x1000248
#define RSMU_CAC_ACC_4_GENERIC                        0x100024C
#define RSMU_CAC_ACC_5_GENERIC                        0x1000250
#define RSMU_CAC_ACC_6_GENERIC                        0x1000254
#define RSMU_CAC_ACC_7_GENERIC                        0x1000258
#define RSMU_CAC_ACC_8_GENERIC                        0x100025C
#define RSMU_CAC_ACC_9_GENERIC                        0x1000260
#define RSMU_CAC_ACC_10_GENERIC                       0x1000264
#define RSMU_CAC_ACC_11_GENERIC                       0x1000268
#define RSMU_CAC_ACC_12_GENERIC                       0x100026C
#define RSMU_CAC_ACC_13_GENERIC                       0x1000270
#define RSMU_CAC_ACC_14_GENERIC                       0x1000274
#define RSMU_CAC_ACC_15_GENERIC                       0x1000278
#define RSMU_CAC_ACC_16_GENERIC                       0x100027C
#define RSMU_SEC_AXI_MASTER_ENABLE_GENERIC            0x1000800
#define RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC          0x1000804
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC              0x1000808
#define RSMU_MASTER_ERROR_COUNTER_GENERIC             0x100080C
#define RSMU_SLAVE_TIMEOUT_VALUE_GENERIC              0x1000810
#define RSMU_RESET_TIMEOUT_CONTROL_GENERIC            0x1000814
#define RSMU_SLAVE_ERROR_COUNTER_GENERIC              0x1000818
#define RSMU_AEB_LOCK_0_GENERIC                       0x100081C
#define RSMU_AEB_LOCK_1_GENERIC                       0x1000820
#define RSMU_AEB_OVERRIDE_0_GENERIC                   0x1000824
#define RSMU_AEB_OVERRIDE_1_GENERIC                   0x1000828
#define RSMU_SEC_INTR_ENABLE_GENERIC                  0x100082C
#define RSMU_SEC_INTR_TARGET_ADDR_GENERIC             0x1000830
#define RSMU_SEC_INTR_CONFIG_GENERIC                  0x1000834
#define RSMU_SEC_INTR_STATUS_GENERIC                  0x1000838
#define RSMU_SEC_INTR_PENDING_GENERIC                 0x100083C
#define RSMU_SEC_INTR_TYPE_GENERIC                    0x1000840
#define RSMU_SEC_INTR_INTERCEPT_GENERIC               0x1000844
#define RSMU_SEC_INTR_CLEAR_GENERIC                   0x1000848
#define RSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC         0x100084C
#define RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC      0x100092C
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC          0x1000930
#define RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC 0x1000934
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC 0x1000938
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC 0x100093C
#define RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC 0x1000940
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC 0x1000944
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC 0x1000948
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC 0x100094C
#define RSMU_SEC_START_ADDR_GROUP_0_GENERIC           0x1000950
#define RSMU_SEC_END_ADDR_GROUP_0_GENERIC             0x1000954
#define RSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC     0x1000958
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC     0x100095C
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC       0x1000960
#define RSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC     0x1000964
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC     0x1000968
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC       0x100096C
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC       0x1000970
#define RSMU_SEC_START_ADDR_GROUP_1_GENERIC           0x1000974
#define RSMU_SEC_END_ADDR_GROUP_1_GENERIC             0x1000978
#define RSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC     0x100097C
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC     0x1000980
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC       0x1000984
#define RSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC     0x1000988
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC     0x100098C
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC       0x1000990
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC       0x1000994
#define RSMU_SEC_START_ADDR_GROUP_2_GENERIC           0x1000998
#define RSMU_SEC_END_ADDR_GROUP_2_GENERIC             0x100099C
#define RSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC     0x10009A0
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC     0x10009A4
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC       0x10009A8
#define RSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC     0x10009AC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC     0x10009B0
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC       0x10009B4
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC       0x10009B8
#define RSMU_SEC_START_ADDR_GROUP_3_GENERIC           0x10009BC
#define RSMU_SEC_END_ADDR_GROUP_3_GENERIC             0x10009C0
#define RSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC     0x10009C4
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC     0x10009C8
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC       0x10009CC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC     0x10009D0
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC     0x10009D4
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC       0x10009D8
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC       0x10009DC
#define RSMU_SEC_START_ADDR_GROUP_4_GENERIC           0x10009E0
#define RSMU_SEC_END_ADDR_GROUP_4_GENERIC             0x10009E4
#define RSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC     0x10009E8
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC     0x10009EC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC       0x10009F0
#define RSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC     0x10009F4
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC     0x10009F8
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC       0x10009FC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC       0x1000A00
#define RSMU_SEC_START_ADDR_GROUP_5_GENERIC           0x1000A04
#define RSMU_SEC_END_ADDR_GROUP_5_GENERIC             0x1000A08
#define RSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC     0x1000A0C
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC     0x1000A10
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC       0x1000A14
#define RSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC     0x1000A18
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC     0x1000A1C
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC       0x1000A20
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC       0x1000A24
#define RSMU_SEC_START_ADDR_GROUP_6_GENERIC           0x1000A28
#define RSMU_SEC_END_ADDR_GROUP_6_GENERIC             0x1000A2C
#define RSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC     0x1000A30
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC     0x1000A34
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC       0x1000A38
#define RSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC     0x1000A3C
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC     0x1000A40
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC       0x1000A44
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC       0x1000A48
#define RSMU_SEC_START_ADDR_GROUP_7_GENERIC           0x1000A4C
#define RSMU_SEC_END_ADDR_GROUP_7_GENERIC             0x1000A50
#define RSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC     0x1000A54
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC     0x1000A58
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC       0x1000A5C
#define RSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC     0x1000A60
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC     0x1000A64
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC       0x1000A68
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC       0x1000A6C
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC          0x1000B94
#define RSMU_SEC_SLAVE_RANGE_ENABLE_GENERIC           0x1000B98
#define RSMU_MMIOSEC_SCRATCH_REG_0_GENERIC            0x1000B9C

/* Registers from RSMU_ACP block */
#define RSMU_HCID_ACP                                 0x48700
#define RSMU_SIID_ACP                                 0x48704
#define RSMU_DBG_MUX_CONTROL_ACP                      0x48708
#define RSMU_SW_MMIO_PUB_IND_ADDR_0_ACP               0x4870C
#define RSMU_SW_MMIO_PUB_IND_DATA_0_ACP               0x48710
#define RSMU_SW_MMIO_PUB_IND_ADDR_1_ACP               0x48714
#define RSMU_SW_MMIO_PUB_IND_DATA_1_ACP               0x48718
#define RSMU_PGFSM_CONTROL_ACP                        0x48720
#define RSMU_PGFSM_WR_DATA_ACP                        0x48724
#define RSMU_PGFSM_RD_DATA_ACP                        0x48728
#define RSMU_TIMEOUT_ERROR_LOG_REG_ACP                0x48758
#define RSMU_IP_MASTER_STATUS_ACP                     0x4875C
#define RSMU_GPUREG_SCRATCH_REG_0_ACP                 0x48760
#define RSMU_GPUREG_SCRATCH_REG_1_ACP                 0x48764
#define RSMU_COLD_RESETB_ACP                          0x100E004
#define RSMU_HARD_RESETB_ACP                          0x100E008
#define RSMU_PUB_FUSE_ADDR_ACP                        0x100E00C
#define RSMU_SEC_FUSE_ADDR_ACP                        0x100E010
#define RSMU_MEM_POWER_CTRL_ACP                       0x100E018
#define RSMU_MP0_STRAPRX_ADDR_ACP                     0x100E01C
#define RSMU_MP0_STRAPRX_DATA_ACP                     0x100E020
#define RSMU_SMS_FUSE_CFG_ACP                         0x100E028
#define RSMU_SMS_FUSE_ADDR_BASE_ACP                   0x100E02C
#define RSMU_SMS_FUSE_ADDR_OFFSET_ACP                 0x100E030
#define RSMU_STRAP_CONTROL_ACP                        0x100E034
#define RSMU_CAC_LKG_WEIGHT_0_ACP                     0x100E05C
#define RSMU_CAC_LKG_ACC_0_ACP                        0x100E09C
#define RSMU_CAC_CONTROL_ACP                          0x100E13C
#define RSMU_CAC_WEIGHT_0_ACP                         0x100E140
#define RSMU_CAC_WEIGHT_1_ACP                         0x100E144
#define RSMU_CAC_WEIGHT_2_ACP                         0x100E148
#define RSMU_CAC_WEIGHT_3_ACP                         0x100E14C
#define RSMU_CAC_WEIGHT_4_ACP                         0x100E150
#define RSMU_CAC_AGGR_LO_ACP                          0x100E180
#define RSMU_CAC_AGGR_HI_ACP                          0x100E184
#define RSMU_DPM_CONTROL_ACP                          0x100E1C8
#define RSMU_DPM_ACC_ACP                              0x100E1CC
#define RSMU_DPM_IPCLK_REF_COUNTER_ACP                0x100E1D0
#define RSMU_COUNTER_0_ACP                            0x100E1D4
#define RSMU_COUNTER_1_ACP                            0x100E1D8
#define RSMU_HARD_RESETB_DELAY_ACP                    0x100E21C
#define RSMU_MMIOPUB_SCRATCH_REG_0_ACP                0x100E220
#define RSMU_VF_ENABLE_ACP                            0x100E224
#define RSMU_MGCG_CONTROL_ACP                         0x100E228
#define RSMU_CAC_ACC_0_ACP                            0x100E23C
#define RSMU_CAC_ACC_1_ACP                            0x100E240
#define RSMU_CAC_ACC_2_ACP                            0x100E244
#define RSMU_CAC_ACC_3_ACP                            0x100E248
#define RSMU_CAC_ACC_4_ACP                            0x100E24C
#define RSMU_CAC_ACC_5_ACP                            0x100E250
#define RSMU_CAC_ACC_6_ACP                            0x100E254
#define RSMU_CAC_ACC_7_ACP                            0x100E258
#define RSMU_CAC_ACC_8_ACP                            0x100E25C
#define RSMU_SEC_AXI_MASTER_ENABLE_ACP                0x100E800
#define RSMU_SEC_SLAVE_ERROR_COUNTER_ACP              0x100E804
#define RSMU_AXI_MASTER_QOS_CNTL_ACP                  0x100E808
#define RSMU_MASTER_ERROR_COUNTER_ACP                 0x100E80C
#define RSMU_SLAVE_TIMEOUT_VALUE_ACP                  0x100E810
#define RSMU_RESET_TIMEOUT_CONTROL_ACP                0x100E814
#define RSMU_SLAVE_ERROR_COUNTER_ACP                  0x100E818
#define RSMU_AEB_LOCK_0_ACP                           0x100E81C
#define RSMU_AEB_LOCK_1_ACP                           0x100E820
#define RSMU_AEB_OVERRIDE_0_ACP                       0x100E824
#define RSMU_AEB_OVERRIDE_1_ACP                       0x100E828
#define RSMU_SEC_INTR_ENABLE_ACP                      0x100E82C
#define RSMU_SEC_INTR_TARGET_ADDR_ACP                 0x100E830
#define RSMU_SEC_INTR_CONFIG_ACP                      0x100E834
#define RSMU_SEC_INTR_STATUS_ACP                      0x100E838
#define RSMU_SEC_INTR_PENDING_ACP                     0x100E83C
#define RSMU_SEC_INTR_TYPE_ACP                        0x100E840
#define RSMU_SEC_INTR_INTERCEPT_ACP                   0x100E844
#define RSMU_SEC_INTR_CLEAR_ACP                       0x100E848
#define RSMU_SEC_MASTER_TRUST_LEVEL_0_ACP             0x100E84C
#define RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ACP          0x100E92C
#define RSMU_SEC_ACCESS_CONTROL_RSMU_ACP              0x100E930
#define RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ACP   0x100E934
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ACP   0x100E938
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ACP     0x100E93C
#define RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ACP   0x100E940
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ACP   0x100E944
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ACP     0x100E948
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP     0x100E94C
#define RSMU_SEC_START_ADDR_GROUP_0_ACP               0x100E950
#define RSMU_SEC_END_ADDR_GROUP_0_ACP                 0x100E954
#define RSMU_SEC_INITID_MASK_SET0_GROUP_0_ACP         0x100E958
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ACP         0x100E95C
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_ACP           0x100E960
#define RSMU_SEC_INITID_MASK_SET1_GROUP_0_ACP         0x100E964
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ACP         0x100E968
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_ACP           0x100E96C
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP           0x100E970
#define RSMU_SEC_START_ADDR_GROUP_1_ACP               0x100E974
#define RSMU_SEC_END_ADDR_GROUP_1_ACP                 0x100E978
#define RSMU_SEC_INITID_MASK_SET0_GROUP_1_ACP         0x100E97C
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ACP         0x100E980
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_ACP           0x100E984
#define RSMU_SEC_INITID_MASK_SET1_GROUP_1_ACP         0x100E988
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ACP         0x100E98C
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_ACP           0x100E990
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP           0x100E994
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP              0x100EB94
#define RSMU_SEC_SLAVE_RANGE_ENABLE_ACP               0x100EB98
#define RSMU_MMIOSEC_SCRATCH_REG_0_ACP                0x100EB9C
#define MP1_SMN_C2PMSG_69                             0x58A14
#define MP1_SMN_C2PMSG_85                             0x58A54
#define MP1_SMN_C2PMSG_93                             0x58A74
#endif
