digraph "CFG for 'rpl_mbrtoc32' function" {
	label="CFG for 'rpl_mbrtoc32' function";

	Node0xe19e80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = alloca i64, align 8\l  %6 = alloca i32*, align 8\l  %7 = alloca i8*, align 8\l  %8 = alloca i64, align 8\l  %9 = alloca %struct.__mbstate_t*, align 8\l  %10 = alloca i64, align 8\l  %11 = alloca i32, align 4\l  store i32* %0, i32** %6, align 8, !tbaa !1046\l  call void @llvm.dbg.declare(metadata i32** %6, metadata !1041, metadata\l... !DIExpression()), !dbg !1050\l  store i8* %1, i8** %7, align 8, !tbaa !1046\l  call void @llvm.dbg.declare(metadata i8** %7, metadata !1042, metadata\l... !DIExpression()), !dbg !1051\l  store i64 %2, i64* %8, align 8, !tbaa !1052\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !1043, metadata\l... !DIExpression()), !dbg !1054\l  store %struct.__mbstate_t* %3, %struct.__mbstate_t** %9, align 8, !tbaa !1046\l  call void @llvm.dbg.declare(metadata %struct.__mbstate_t** %9, metadata\l... !1044, metadata !DIExpression()), !dbg !1055\l  %12 = load i8*, i8** %7, align 8, !dbg !1056, !tbaa !1046\l  %13 = icmp eq i8* %12, null, !dbg !1058\l  br i1 %13, label %14, label %15, !dbg !1059\l|{<s0>T|<s1>F}}"];
	Node0xe19e80:s0 -> Node0xe1b390;
	Node0xe19e80:s1 -> Node0xe1b3e0;
	Node0xe1b390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%14:\l14:                                               \l  store i32* null, i32** %6, align 8, !dbg !1060, !tbaa !1046\l  store i8* getelementptr inbounds ([1 x i8], [1 x i8]* @.str.305, i64 0, i64\l... 0), i8** %7, align 8, !dbg !1062, !tbaa !1046\l  store i64 1, i64* %8, align 8, !dbg !1063, !tbaa !1052\l  br label %15, !dbg !1064\l}"];
	Node0xe1b390 -> Node0xe1b3e0;
	Node0xe1b3e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = load %struct.__mbstate_t*, %struct.__mbstate_t** %9, align 8, !dbg\l... !1065, !tbaa !1046\l  %17 = icmp eq %struct.__mbstate_t* %16, null, !dbg !1067\l  br i1 %17, label %18, label %19, !dbg !1068\l|{<s0>T|<s1>F}}"];
	Node0xe1b3e0:s0 -> Node0xe1b430;
	Node0xe1b3e0:s1 -> Node0xe1b480;
	Node0xe1b430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%18:\l18:                                               \l  store %struct.__mbstate_t* @internal_state, %struct.__mbstate_t** %9, align\l... 8, !dbg !1069, !tbaa !1046\l  br label %19, !dbg !1070\l}"];
	Node0xe1b430 -> Node0xe1b480;
	Node0xe1b480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = bitcast i64* %10 to i8*, !dbg !1071\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %20) #24, !dbg !1071\l  call void @llvm.dbg.declare(metadata i64* %10, metadata !1045, metadata\l... !DIExpression()), !dbg !1072\l  %21 = load i32*, i32** %6, align 8, !dbg !1073, !tbaa !1046\l  %22 = load i8*, i8** %7, align 8, !dbg !1074, !tbaa !1046\l  %23 = load i64, i64* %8, align 8, !dbg !1075, !tbaa !1052\l  %24 = load %struct.__mbstate_t*, %struct.__mbstate_t** %9, align 8, !dbg\l... !1076, !tbaa !1046\l  %25 = call i64 @mbrtoc32(i32* noundef %21, i8* noundef %22, i64 noundef %23,\l... %struct.__mbstate_t* noundef %24) #24, !dbg !1077\l  store i64 %25, i64* %10, align 8, !dbg !1072, !tbaa !1052\l  %26 = load i64, i64* %10, align 8, !dbg !1078, !tbaa !1052\l  %27 = icmp ule i64 -2, %26, !dbg !1080\l  br i1 %27, label %28, label %42, !dbg !1081\l|{<s0>T|<s1>F}}"];
	Node0xe1b480:s0 -> Node0xe1b4d0;
	Node0xe1b480:s1 -> Node0xe1b660;
	Node0xe1b4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%28:\l28:                                               \l  %29 = load i64, i64* %8, align 8, !dbg !1082, !tbaa !1052\l  %30 = icmp ne i64 %29, 0, !dbg !1083\l  br i1 %30, label %31, label %42, !dbg !1084\l|{<s0>T|<s1>F}}"];
	Node0xe1b4d0:s0 -> Node0xe1b520;
	Node0xe1b4d0:s1 -> Node0xe1b660;
	Node0xe1b520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%31:\l31:                                               \l  %32 = call zeroext i1 @hard_locale(i32 noundef 0), !dbg !1085\l  br i1 %32, label %42, label %33, !dbg !1086\l|{<s0>T|<s1>F}}"];
	Node0xe1b520:s0 -> Node0xe1b660;
	Node0xe1b520:s1 -> Node0xe1b570;
	Node0xe1b570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%33:\l33:                                               \l  %34 = load i32*, i32** %6, align 8, !dbg !1087, !tbaa !1046\l  %35 = icmp ne i32* %34, null, !dbg !1090\l  br i1 %35, label %36, label %41, !dbg !1091\l|{<s0>T|<s1>F}}"];
	Node0xe1b570:s0 -> Node0xe1b5c0;
	Node0xe1b570:s1 -> Node0xe1b610;
	Node0xe1b5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%36:\l36:                                               \l  %37 = load i8*, i8** %7, align 8, !dbg !1092, !tbaa !1046\l  %38 = load i8, i8* %37, align 1, !dbg !1093, !tbaa !1094\l  %39 = zext i8 %38 to i32, !dbg !1095\l  %40 = load i32*, i32** %6, align 8, !dbg !1096, !tbaa !1046\l  store i32 %39, i32* %40, align 4, !dbg !1097, !tbaa !1098\l  br label %41, !dbg !1100\l}"];
	Node0xe1b5c0 -> Node0xe1b610;
	Node0xe1b610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%41:\l41:                                               \l  store i64 1, i64* %5, align 8, !dbg !1101\l  store i32 1, i32* %11, align 4\l  br label %44, !dbg !1101\l}"];
	Node0xe1b610 -> Node0xe1b6b0;
	Node0xe1b660 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%42:\l42:                                               \l  %43 = load i64, i64* %10, align 8, !dbg !1102, !tbaa !1052\l  store i64 %43, i64* %5, align 8, !dbg !1103\l  store i32 1, i32* %11, align 4\l  br label %44, !dbg !1103\l}"];
	Node0xe1b660 -> Node0xe1b6b0;
	Node0xe1b6b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  %45 = bitcast i64* %10 to i8*, !dbg !1104\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %45) #24, !dbg !1104\l  %46 = load i64, i64* %5, align 8, !dbg !1104\l  ret i64 %46, !dbg !1104\l}"];
}
