# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:21 on Apr 26,2018
# vlog -reportprogress 300 ./FullAdder.sv 
# -- Compiling module FullAdder
# -- Compiling module FullAdder_testbench
# 
# Top level modules:
# 	FullAdder_testbench
# End time: 21:40:22 on Apr 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work FullAdder_testbench 
# Start time: 21:40:22 on Apr 26,2018
# Loading sv_std.std
# Loading work.FullAdder_testbench
# Loading work.FullAdder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 21:42:23 on Apr 26,2018, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
