{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 03:18:45 2005 " "Info: Processing started: Sun Apr 24 03:18:45 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off traffic -c traffic " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off traffic -c traffic" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg0_scan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bin2seg0_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg0_scan-arch " "Info: Found design unit 1: bin2seg0_scan-arch" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/bin2seg0_scan.vhd" 20 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg0_scan " "Info: Found entity 1: bin2seg0_scan" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/bin2seg0_scan.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-a " "Info: Found design unit 1: clk_gen-a" {  } { { "clk_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/clk_gen.vhd" 13 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/clk_gen.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traffic_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_sm-a " "Info: Found design unit 1: traffic_sm-a" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traffic_sm " "Info: Found entity 1: traffic_sm" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "traffic.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic.bdf" { } } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_gen.vhd(19) " "Warning: VHDL Process Statement warning at clk_gen.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clk_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/clk_gen.vhd" 19 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "bin2seg0_scan.vhd(44) " "Info: VHDL Case Statement information at bin2seg0_scan.vhd(44): OTHERS choice is never selected" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/bin2seg0_scan.vhd" 44 0 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "bin2seg0_scan:inst\|bin\[2\] bin2seg0_scan:inst\|bin\[3\] " "Info: Duplicate register \"bin2seg0_scan:inst\|bin\[2\]\" merged to single register \"bin2seg0_scan:inst\|bin\[3\]\"" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/bin2seg0_scan.vhd" 26 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|traffic\|traffic_sm:inst2\|present_state 8 0 " "Info: State machine \"\|traffic\|traffic_sm:inst2\|present_state\" contains 8 states and 0 state bits" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|traffic\|traffic_sm:inst2\|present_state " "Info: Selected Auto state machine encoding method for state machine \"\|traffic\|traffic_sm:inst2\|present_state\"" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|traffic\|traffic_sm:inst2\|present_state " "Info: Encoding result for state machine \"\|traffic\|traffic_sm:inst2\|present_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s7 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s7\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s6 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s6\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s5 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s5\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s4 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s4\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s3 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s3\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s2 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s2\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s1 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s1\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_sm:inst2\|present_state.s0 " "Info: Encoded state bit \"traffic_sm:inst2\|present_state.s0\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s0 00000000 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s0\" uses code string \"00000000\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s1 00000011 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s1\" uses code string \"00000011\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s2 00000101 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s2\" uses code string \"00000101\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s3 00001001 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s3\" uses code string \"00001001\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s4 00010001 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s4\" uses code string \"00010001\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s5 00100001 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s5\" uses code string \"00100001\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s6 01000001 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s6\" uses code string \"01000001\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic\|traffic_sm:inst2\|present_state.s7 10000001 " "Info: State \"\|traffic\|traffic_sm:inst2\|present_state.s7\" uses code string \"10000001\"" {  } { { "traffic_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic_sm.vhd" 17 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clk_gen:inst1\|cnt\[0\]~24 24 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: \"clk_gen:inst1\|cnt\[0\]~24\"" {  } { { "clk_gen.vhd" "cnt\[0\]~24" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/clk_gen.vhd" 19 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_b67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b67 " "Info: Found entity 1: cntr_b67" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/cntr_b67.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "81 " "Info: Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "59 " "Info: Implemented 59 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 03:18:47 2005 " "Info: Processing ended: Sun Apr 24 03:18:47 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
