
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={9,rS,rT,SIMM}                         Premise(F2)
	S3= ICache[addr]={9,rS,rT,SIMM}                             Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={9,rS,rT,SIMM}                              ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={9,rS,rT,SIMM}                              Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={9,rS,rT,SIMM}                            Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={9,rS,rT,SIMM}                                Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={9,rS,rT,SIMM}                            ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={9,rS,rT,SIMM}                                 IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlIR_MEM=0                                           Premise(F39)
	S62= CtrlIR_DMMU1=0                                         Premise(F40)
	S63= CtrlIR_WB=0                                            Premise(F41)
	S64= CtrlA_MEM=0                                            Premise(F42)
	S65= CtrlA_WB=0                                             Premise(F43)
	S66= CtrlB_MEM=0                                            Premise(F44)
	S67= CtrlB_WB=0                                             Premise(F45)
	S68= CtrlALUOut_DMMU1=0                                     Premise(F46)
	S69= CtrlALUOut_WB=0                                        Premise(F47)
	S70= CtrlIR_DMMU2=0                                         Premise(F48)
	S71= CtrlALUOut_DMMU2=0                                     Premise(F49)
	S72= GPR[rS]=a                                              Premise(F50)

ID	S73= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S74= PC.Out=addr+4                                          PC-Out(S44)
	S75= PC.CIA=addr                                            PC-Out(S45)
	S76= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S77= IR_ID.Out={9,rS,rT,SIMM}                               IR-Out(S52)
	S78= IR_ID.Out31_26=9                                       IR-Out(S52)
	S79= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S80= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S81= IR_ID.Out15_0=SIMM                                     IR-Out(S52)
	S82= IR_ID.Out=>FU.IR_ID                                    Premise(F81)
	S83= FU.IR_ID={9,rS,rT,SIMM}                                Path(S77,S82)
	S84= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F82)
	S85= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F83)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F84)
	S87= CU_ID.Op=9                                             Path(S78,S86)
	S88= IR_ID.Out25_21=>GPR.RReg1                              Premise(F85)
	S89= GPR.RReg1=rS                                           Path(S79,S88)
	S90= GPR.Rdata1=a                                           GPR-Read(S89,S72)
	S91= IR_ID.Out15_0=>IMMEXT.In                               Premise(F86)
	S92= IMMEXT.In=SIMM                                         Path(S81,S91)
	S93= IMMEXT.Out={16{SIMM[15]},SIMM}                         IMMEXT(S92)
	S94= GPR.Rdata1=>FU.InID1                                   Premise(F87)
	S95= FU.InID1=a                                             Path(S90,S94)
	S96= FU.OutID1=FU(a)                                        FU-Forward(S95)
	S97= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F88)
	S98= FU.InID1_RReg=rS                                       Path(S79,S97)
	S99= FU.OutID1=>A_EX.In                                     Premise(F89)
	S100= A_EX.In=FU(a)                                         Path(S96,S99)
	S101= IMMEXT.Out=>B_EX.In                                   Premise(F90)
	S102= B_EX.In={16{SIMM[15]},SIMM}                           Path(S93,S101)
	S103= IR_ID.Out=>IR_EX.In                                   Premise(F91)
	S104= IR_EX.In={9,rS,rT,SIMM}                               Path(S77,S103)
	S105= FU.Halt_ID=>CU_ID.Halt                                Premise(F92)
	S106= FU.Bub_ID=>CU_ID.Bub                                  Premise(F93)
	S107= FU.InID2_RReg=5'b00000                                Premise(F94)
	S108= CtrlASIDIn=0                                          Premise(F95)
	S109= CtrlCP0=0                                             Premise(F96)
	S110= CP0[ASID]=pid                                         CP0-Hold(S38,S109)
	S111= CtrlEPCIn=0                                           Premise(F97)
	S112= CtrlExCodeIn=0                                        Premise(F98)
	S113= CtrlIMMU=0                                            Premise(F99)
	S114= CtrlPC=0                                              Premise(F100)
	S115= CtrlPCInc=0                                           Premise(F101)
	S116= PC[CIA]=addr                                          PC-Hold(S45,S115)
	S117= PC[Out]=addr+4                                        PC-Hold(S44,S114,S115)
	S118= CtrlIAddrReg=0                                        Premise(F102)
	S119= CtrlICache=0                                          Premise(F103)
	S120= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S48,S119)
	S121= CtrlIR_IMMU=0                                         Premise(F104)
	S122= CtrlICacheReg=0                                       Premise(F105)
	S123= CtrlIR_ID=0                                           Premise(F106)
	S124= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S52,S123)
	S125= CtrlIMem=0                                            Premise(F107)
	S126= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S54,S125)
	S127= CtrlIRMux=0                                           Premise(F108)
	S128= CtrlGPR=0                                             Premise(F109)
	S129= GPR[rS]=a                                             GPR-Hold(S72,S128)
	S130= CtrlA_EX=1                                            Premise(F110)
	S131= [A_EX]=FU(a)                                          A_EX-Write(S100,S130)
	S132= CtrlB_EX=1                                            Premise(F111)
	S133= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Write(S102,S132)
	S134= CtrlIR_EX=1                                           Premise(F112)
	S135= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Write(S104,S134)
	S136= CtrlALUOut_MEM=0                                      Premise(F113)
	S137= CtrlIR_MEM=0                                          Premise(F114)
	S138= CtrlIR_DMMU1=0                                        Premise(F115)
	S139= CtrlIR_WB=0                                           Premise(F116)
	S140= CtrlA_MEM=0                                           Premise(F117)
	S141= CtrlA_WB=0                                            Premise(F118)
	S142= CtrlB_MEM=0                                           Premise(F119)
	S143= CtrlB_WB=0                                            Premise(F120)
	S144= CtrlALUOut_DMMU1=0                                    Premise(F121)
	S145= CtrlALUOut_WB=0                                       Premise(F122)
	S146= CtrlIR_DMMU2=0                                        Premise(F123)
	S147= CtrlALUOut_DMMU2=0                                    Premise(F124)

EX	S148= CP0.ASID=pid                                          CP0-Read-ASID(S110)
	S149= PC.CIA=addr                                           PC-Out(S116)
	S150= PC.CIA31_28=addr[31:28]                               PC-Out(S116)
	S151= PC.Out=addr+4                                         PC-Out(S117)
	S152= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S124)
	S153= IR_ID.Out31_26=9                                      IR-Out(S124)
	S154= IR_ID.Out25_21=rS                                     IR-Out(S124)
	S155= IR_ID.Out20_16=rT                                     IR-Out(S124)
	S156= IR_ID.Out15_0=SIMM                                    IR-Out(S124)
	S157= A_EX.Out=FU(a)                                        A_EX-Out(S131)
	S158= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S131)
	S159= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S131)
	S160= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S133)
	S161= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S133)
	S162= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S133)
	S163= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S135)
	S164= IR_EX.Out31_26=9                                      IR_EX-Out(S135)
	S165= IR_EX.Out25_21=rS                                     IR_EX-Out(S135)
	S166= IR_EX.Out20_16=rT                                     IR_EX-Out(S135)
	S167= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S135)
	S168= IR_EX.Out=>FU.IR_EX                                   Premise(F125)
	S169= FU.IR_EX={9,rS,rT,SIMM}                               Path(S163,S168)
	S170= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F126)
	S171= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F127)
	S172= IR_EX.Out31_26=>CU_EX.Op                              Premise(F128)
	S173= CU_EX.Op=9                                            Path(S164,S172)
	S174= A_EX.Out=>ALU.A                                       Premise(F129)
	S175= ALU.A=FU(a)                                           Path(S157,S174)
	S176= B_EX.Out=>ALU.B                                       Premise(F130)
	S177= ALU.B={16{SIMM[15]},SIMM}                             Path(S160,S176)
	S178= ALU.Func=6'b000010                                    Premise(F131)
	S179= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S175,S177)
	S180= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S175,S177)
	S181= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S175,S177)
	S182= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S175,S177)
	S183= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S175,S177)
	S184= ALU.Out=>ALUOut_MEM.In                                Premise(F132)
	S185= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S179,S184)
	S186= ALU.Out=>FU.InEX                                      Premise(F133)
	S187= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S179,S186)
	S188= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F134)
	S189= FU.InEX_WReg=rT                                       Path(S166,S188)
	S190= IR_EX.Out=>IR_MEM.In                                  Premise(F135)
	S191= IR_MEM.In={9,rS,rT,SIMM}                              Path(S163,S190)
	S192= CtrlASIDIn=0                                          Premise(F136)
	S193= CtrlCP0=0                                             Premise(F137)
	S194= CP0[ASID]=pid                                         CP0-Hold(S110,S193)
	S195= CtrlEPCIn=0                                           Premise(F138)
	S196= CtrlExCodeIn=0                                        Premise(F139)
	S197= CtrlIMMU=0                                            Premise(F140)
	S198= CtrlPC=0                                              Premise(F141)
	S199= CtrlPCInc=0                                           Premise(F142)
	S200= PC[CIA]=addr                                          PC-Hold(S116,S199)
	S201= PC[Out]=addr+4                                        PC-Hold(S117,S198,S199)
	S202= CtrlIAddrReg=0                                        Premise(F143)
	S203= CtrlICache=0                                          Premise(F144)
	S204= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S120,S203)
	S205= CtrlIR_IMMU=0                                         Premise(F145)
	S206= CtrlICacheReg=0                                       Premise(F146)
	S207= CtrlIR_ID=0                                           Premise(F147)
	S208= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S124,S207)
	S209= CtrlIMem=0                                            Premise(F148)
	S210= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S126,S209)
	S211= CtrlIRMux=0                                           Premise(F149)
	S212= CtrlGPR=0                                             Premise(F150)
	S213= GPR[rS]=a                                             GPR-Hold(S129,S212)
	S214= CtrlA_EX=0                                            Premise(F151)
	S215= [A_EX]=FU(a)                                          A_EX-Hold(S131,S214)
	S216= CtrlB_EX=0                                            Premise(F152)
	S217= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S133,S216)
	S218= CtrlIR_EX=0                                           Premise(F153)
	S219= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S135,S218)
	S220= CtrlALUOut_MEM=1                                      Premise(F154)
	S221= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S185,S220)
	S222= CtrlIR_MEM=1                                          Premise(F155)
	S223= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Write(S191,S222)
	S224= CtrlIR_DMMU1=0                                        Premise(F156)
	S225= CtrlIR_WB=0                                           Premise(F157)
	S226= CtrlA_MEM=0                                           Premise(F158)
	S227= CtrlA_WB=0                                            Premise(F159)
	S228= CtrlB_MEM=0                                           Premise(F160)
	S229= CtrlB_WB=0                                            Premise(F161)
	S230= CtrlALUOut_DMMU1=0                                    Premise(F162)
	S231= CtrlALUOut_WB=0                                       Premise(F163)
	S232= CtrlIR_DMMU2=0                                        Premise(F164)
	S233= CtrlALUOut_DMMU2=0                                    Premise(F165)

MEM	S234= CP0.ASID=pid                                          CP0-Read-ASID(S194)
	S235= PC.CIA=addr                                           PC-Out(S200)
	S236= PC.CIA31_28=addr[31:28]                               PC-Out(S200)
	S237= PC.Out=addr+4                                         PC-Out(S201)
	S238= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S208)
	S239= IR_ID.Out31_26=9                                      IR-Out(S208)
	S240= IR_ID.Out25_21=rS                                     IR-Out(S208)
	S241= IR_ID.Out20_16=rT                                     IR-Out(S208)
	S242= IR_ID.Out15_0=SIMM                                    IR-Out(S208)
	S243= A_EX.Out=FU(a)                                        A_EX-Out(S215)
	S244= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S215)
	S245= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S215)
	S246= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S217)
	S247= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S217)
	S248= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S217)
	S249= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S219)
	S250= IR_EX.Out31_26=9                                      IR_EX-Out(S219)
	S251= IR_EX.Out25_21=rS                                     IR_EX-Out(S219)
	S252= IR_EX.Out20_16=rT                                     IR_EX-Out(S219)
	S253= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S219)
	S254= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S221)
	S255= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S221)
	S256= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S221)
	S257= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S223)
	S258= IR_MEM.Out31_26=9                                     IR_MEM-Out(S223)
	S259= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S223)
	S260= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S223)
	S261= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S223)
	S262= IR_MEM.Out=>FU.IR_MEM                                 Premise(F166)
	S263= FU.IR_MEM={9,rS,rT,SIMM}                              Path(S257,S262)
	S264= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F167)
	S265= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F168)
	S266= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F169)
	S267= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F170)
	S268= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F171)
	S269= CU_MEM.Op=9                                           Path(S258,S268)
	S270= IR_MEM.Out=>IR_DMMU1.In                               Premise(F172)
	S271= IR_DMMU1.In={9,rS,rT,SIMM}                            Path(S257,S270)
	S272= IR_MEM.Out=>IR_WB.In                                  Premise(F173)
	S273= IR_WB.In={9,rS,rT,SIMM}                               Path(S257,S272)
	S274= A_MEM.Out=>A_WB.In                                    Premise(F174)
	S275= B_MEM.Out=>B_WB.In                                    Premise(F175)
	S276= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F176)
	S277= ALUOut_DMMU1.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S254,S276)
	S278= ALUOut_MEM.Out=>FU.InMEM                              Premise(F177)
	S279= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S254,S278)
	S280= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F178)
	S281= FU.InMEM_WReg=rT                                      Path(S260,S280)
	S282= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F179)
	S283= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S254,S282)
	S284= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F180)
	S285= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F181)
	S286= CtrlASIDIn=0                                          Premise(F182)
	S287= CtrlCP0=0                                             Premise(F183)
	S288= CP0[ASID]=pid                                         CP0-Hold(S194,S287)
	S289= CtrlEPCIn=0                                           Premise(F184)
	S290= CtrlExCodeIn=0                                        Premise(F185)
	S291= CtrlIMMU=0                                            Premise(F186)
	S292= CtrlPC=0                                              Premise(F187)
	S293= CtrlPCInc=0                                           Premise(F188)
	S294= PC[CIA]=addr                                          PC-Hold(S200,S293)
	S295= PC[Out]=addr+4                                        PC-Hold(S201,S292,S293)
	S296= CtrlIAddrReg=0                                        Premise(F189)
	S297= CtrlICache=0                                          Premise(F190)
	S298= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S204,S297)
	S299= CtrlIR_IMMU=0                                         Premise(F191)
	S300= CtrlICacheReg=0                                       Premise(F192)
	S301= CtrlIR_ID=0                                           Premise(F193)
	S302= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S208,S301)
	S303= CtrlIMem=0                                            Premise(F194)
	S304= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S210,S303)
	S305= CtrlIRMux=0                                           Premise(F195)
	S306= CtrlGPR=0                                             Premise(F196)
	S307= GPR[rS]=a                                             GPR-Hold(S213,S306)
	S308= CtrlA_EX=0                                            Premise(F197)
	S309= [A_EX]=FU(a)                                          A_EX-Hold(S215,S308)
	S310= CtrlB_EX=0                                            Premise(F198)
	S311= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S217,S310)
	S312= CtrlIR_EX=0                                           Premise(F199)
	S313= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S219,S312)
	S314= CtrlALUOut_MEM=0                                      Premise(F200)
	S315= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S221,S314)
	S316= CtrlIR_MEM=0                                          Premise(F201)
	S317= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S223,S316)
	S318= CtrlIR_DMMU1=1                                        Premise(F202)
	S319= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Write(S271,S318)
	S320= CtrlIR_WB=1                                           Premise(F203)
	S321= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Write(S273,S320)
	S322= CtrlA_MEM=0                                           Premise(F204)
	S323= CtrlA_WB=1                                            Premise(F205)
	S324= CtrlB_MEM=0                                           Premise(F206)
	S325= CtrlB_WB=1                                            Premise(F207)
	S326= CtrlALUOut_DMMU1=1                                    Premise(F208)
	S327= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Write(S277,S326)
	S328= CtrlALUOut_WB=1                                       Premise(F209)
	S329= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S283,S328)
	S330= CtrlIR_DMMU2=0                                        Premise(F210)
	S331= CtrlALUOut_DMMU2=0                                    Premise(F211)

WB	S332= CP0.ASID=pid                                          CP0-Read-ASID(S288)
	S333= PC.CIA=addr                                           PC-Out(S294)
	S334= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S335= PC.Out=addr+4                                         PC-Out(S295)
	S336= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S302)
	S337= IR_ID.Out31_26=9                                      IR-Out(S302)
	S338= IR_ID.Out25_21=rS                                     IR-Out(S302)
	S339= IR_ID.Out20_16=rT                                     IR-Out(S302)
	S340= IR_ID.Out15_0=SIMM                                    IR-Out(S302)
	S341= A_EX.Out=FU(a)                                        A_EX-Out(S309)
	S342= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S309)
	S343= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S309)
	S344= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S311)
	S345= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S311)
	S346= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S311)
	S347= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S313)
	S348= IR_EX.Out31_26=9                                      IR_EX-Out(S313)
	S349= IR_EX.Out25_21=rS                                     IR_EX-Out(S313)
	S350= IR_EX.Out20_16=rT                                     IR_EX-Out(S313)
	S351= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S313)
	S352= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S315)
	S353= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S315)
	S354= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S315)
	S355= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S317)
	S356= IR_MEM.Out31_26=9                                     IR_MEM-Out(S317)
	S357= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S317)
	S358= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S317)
	S359= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S317)
	S360= IR_DMMU1.Out={9,rS,rT,SIMM}                           IR_DMMU1-Out(S319)
	S361= IR_DMMU1.Out31_26=9                                   IR_DMMU1-Out(S319)
	S362= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S319)
	S363= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S319)
	S364= IR_DMMU1.Out15_0=SIMM                                 IR_DMMU1-Out(S319)
	S365= IR_WB.Out={9,rS,rT,SIMM}                              IR-Out(S321)
	S366= IR_WB.Out31_26=9                                      IR-Out(S321)
	S367= IR_WB.Out25_21=rS                                     IR-Out(S321)
	S368= IR_WB.Out20_16=rT                                     IR-Out(S321)
	S369= IR_WB.Out15_0=SIMM                                    IR-Out(S321)
	S370= ALUOut_DMMU1.Out=FU(a)+{16{SIMM[15]},SIMM}            ALUOut_DMMU1-Out(S327)
	S371= ALUOut_DMMU1.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]  ALUOut_DMMU1-Out(S327)
	S372= ALUOut_DMMU1.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]  ALUOut_DMMU1-Out(S327)
	S373= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S329)
	S374= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S329)
	S375= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S329)
	S376= IR_WB.Out=>FU.IR_WB                                   Premise(F291)
	S377= FU.IR_WB={9,rS,rT,SIMM}                               Path(S365,S376)
	S378= IR_WB.Out31_26=>CU_WB.Op                              Premise(F292)
	S379= CU_WB.Op=9                                            Path(S366,S378)
	S380= IR_WB.Out20_16=>GPR.WReg                              Premise(F293)
	S381= GPR.WReg=rT                                           Path(S368,S380)
	S382= ALUOut_WB.Out=>GPR.WData                              Premise(F294)
	S383= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S373,S382)
	S384= ALUOut_WB.Out=>FU.InWB                                Premise(F295)
	S385= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S373,S384)
	S386= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F296)
	S387= FU.InWB_WReg=rT                                       Path(S368,S386)
	S388= CtrlASIDIn=0                                          Premise(F297)
	S389= CtrlCP0=0                                             Premise(F298)
	S390= CP0[ASID]=pid                                         CP0-Hold(S288,S389)
	S391= CtrlEPCIn=0                                           Premise(F299)
	S392= CtrlExCodeIn=0                                        Premise(F300)
	S393= CtrlIMMU=0                                            Premise(F301)
	S394= CtrlPC=0                                              Premise(F302)
	S395= CtrlPCInc=0                                           Premise(F303)
	S396= PC[CIA]=addr                                          PC-Hold(S294,S395)
	S397= PC[Out]=addr+4                                        PC-Hold(S295,S394,S395)
	S398= CtrlIAddrReg=0                                        Premise(F304)
	S399= CtrlICache=0                                          Premise(F305)
	S400= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S298,S399)
	S401= CtrlIR_IMMU=0                                         Premise(F306)
	S402= CtrlICacheReg=0                                       Premise(F307)
	S403= CtrlIR_ID=0                                           Premise(F308)
	S404= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S302,S403)
	S405= CtrlIMem=0                                            Premise(F309)
	S406= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S304,S405)
	S407= CtrlIRMux=0                                           Premise(F310)
	S408= CtrlGPR=1                                             Premise(F311)
	S409= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S381,S383,S408)
	S410= CtrlA_EX=0                                            Premise(F312)
	S411= [A_EX]=FU(a)                                          A_EX-Hold(S309,S410)
	S412= CtrlB_EX=0                                            Premise(F313)
	S413= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S311,S412)
	S414= CtrlIR_EX=0                                           Premise(F314)
	S415= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S313,S414)
	S416= CtrlALUOut_MEM=0                                      Premise(F315)
	S417= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S315,S416)
	S418= CtrlIR_MEM=0                                          Premise(F316)
	S419= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S317,S418)
	S420= CtrlIR_DMMU1=0                                        Premise(F317)
	S421= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Hold(S319,S420)
	S422= CtrlIR_WB=0                                           Premise(F318)
	S423= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S321,S422)
	S424= CtrlA_MEM=0                                           Premise(F319)
	S425= CtrlA_WB=0                                            Premise(F320)
	S426= CtrlB_MEM=0                                           Premise(F321)
	S427= CtrlB_WB=0                                            Premise(F322)
	S428= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S429= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S327,S428)
	S430= CtrlALUOut_WB=0                                       Premise(F324)
	S431= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S329,S430)
	S432= CtrlIR_DMMU2=0                                        Premise(F325)
	S433= CtrlALUOut_DMMU2=0                                    Premise(F326)

POST	S390= CP0[ASID]=pid                                         CP0-Hold(S288,S389)
	S396= PC[CIA]=addr                                          PC-Hold(S294,S395)
	S397= PC[Out]=addr+4                                        PC-Hold(S295,S394,S395)
	S400= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S298,S399)
	S404= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S302,S403)
	S406= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S304,S405)
	S409= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S381,S383,S408)
	S411= [A_EX]=FU(a)                                          A_EX-Hold(S309,S410)
	S413= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S311,S412)
	S415= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S313,S414)
	S417= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S315,S416)
	S419= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S317,S418)
	S421= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Hold(S319,S420)
	S423= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S321,S422)
	S429= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S327,S428)
	S431= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S329,S430)

