module top_module(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q);
    
    // Sequential logic
    always @(posedge clk or posedge areset) begin
        if( areset) begin
           q <= 4'b0; 
        end else if(load) begin
           q <= data; 
        end else if (ena) begin
           q <= q >> 3; 
        end     
    end
endmodule
