<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vcd-dup.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vcd-dup.v</a>
defines: 
time_elapsed: 0.095s
ram usage: 10284 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vcd-dup.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vcd-dup.v</a>
module test;
	reg a;
	reg b1;
	reg b2;
	wire c1;
	submod m1(
		a,
		b1,
		c1
	);
	wire c2;
	submod m2(
		a,
		b2,
		c2
	);
	task set;
		input reg [2:0] bits;
		reg t1;
		begin
			t1 &lt;= a;
			#(1) {a, b1, b2} &lt;= bits;
		end
	endtask
	initial begin
		$dumpfile(&#34;work/vcd-dup.vcd&#34;);
		$dumpvars(2, test);
		$dumpvars(3, m2.c1, m1.mm1.c1);
		#(0)
			;
		a = 0;
		$dumpvars(0, m1);
		#(1)
			;
		$dumpvars(0, m2);
	end
	initial begin
		#(1)
			set(3&#39;d0);
		#(1)
			;
		#(1)
			set(3&#39;d1);
		#(1)
			;
		#(1)
			set(3&#39;d2);
		#(1)
			$dumpoff;
		#(1)
			set(3&#39;d3);
		#(1)
			;
		#(1)
			set(3&#39;d4);
		#(1)
			$dumpon;
		#(1)
			set(3&#39;d5);
		#(1)
			;
		#(1)
			set(3&#39;d6);
		#(1)
			;
		#(1)
			set(3&#39;d7);
		#(1)
			;
		#(1)
			set(3&#39;d0);
		#(1)
			$dumpall;
		#(1)
			$finish;
	end
endmodule
module submod (
	a,
	b,
	c
);
	input a;
	input b;
	output c;
	wire c1;
	subsub mm1(
		a &amp; b,
		c1
	);
	wire c2;
	subsub mm2(
		a | b,
		c2
	);
	assign c = c1 ^ c2;
endmodule
module subsub (
	a,
	c
);
	input a;
	output c;
	wire c1 = ~a;
	assign c = c1;
endmodule

</pre>
</body>