Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 16 09:55:59 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.164        0.000                      0                12260        0.038        0.000                      0                12260        8.750        0.000                       0                  5588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.164        0.000                      0                12260        0.038        0.000                      0                12260        8.750        0.000                       0                  5588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.534ns  (logic 10.074ns (60.929%)  route 6.460ns (39.071%))
  Logic Levels:           48  (CARRY4=42 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.480 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    19.480    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X48Y92         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.476    22.655    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.062    22.644    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.531ns  (logic 10.071ns (60.922%)  route 6.460ns (39.078%))
  Logic Levels:           47  (CARRY4=41 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.477 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    19.477    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.476    22.655    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.062    22.644    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.510ns  (logic 10.050ns (60.872%)  route 6.460ns (39.128%))
  Logic Levels:           47  (CARRY4=41 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.456 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    19.456    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[23].Q_XOR.SUM_XOR__0
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.476    22.655    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.062    22.644    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -19.456    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 10.049ns (62.737%)  route 5.969ns (37.263%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.650     2.944    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.932     4.354    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/D[12]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_D[12]_P[16])
                                                      5.242     9.596 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[16]
                         net (fo=2, routed)           1.026    10.621    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/p_0_out[16]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.124    10.745 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    10.745    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.283 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.595    11.878    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CARRYS_OUT[0]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.243    14.121 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[25]
                         net (fo=7, routed)           1.496    15.617    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X53Y85         LUT4 (Prop_lut4_I1_O)        0.124    15.741 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    15.741    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.273    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.544 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=9, routed)           0.491    17.035    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRYS_OUT[0]
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.373    17.408 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.312    17.720    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.124    17.844 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          1.117    18.962    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.479    22.658    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    22.190    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         22.190    
                         arrival time                         -18.962    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 10.049ns (62.737%)  route 5.969ns (37.263%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.650     2.944    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.932     4.354    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/D[12]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_D[12]_P[16])
                                                      5.242     9.596 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[16]
                         net (fo=2, routed)           1.026    10.621    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/p_0_out[16]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.124    10.745 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    10.745    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.283 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.595    11.878    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CARRYS_OUT[0]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.243    14.121 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[25]
                         net (fo=7, routed)           1.496    15.617    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X53Y85         LUT4 (Prop_lut4_I1_O)        0.124    15.741 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    15.741    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.273    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.544 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=9, routed)           0.491    17.035    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRYS_OUT[0]
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.373    17.408 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.312    17.720    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.124    17.844 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          1.117    18.962    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.479    22.658    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    22.190    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         22.190    
                         arrival time                         -18.962    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 10.049ns (62.737%)  route 5.969ns (37.263%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.650     2.944    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.932     4.354    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/D[12]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_D[12]_P[16])
                                                      5.242     9.596 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[16]
                         net (fo=2, routed)           1.026    10.621    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/p_0_out[16]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.124    10.745 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    10.745    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.283 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.595    11.878    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CARRYS_OUT[0]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.243    14.121 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[25]
                         net (fo=7, routed)           1.496    15.617    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X53Y85         LUT4 (Prop_lut4_I1_O)        0.124    15.741 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    15.741    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.273    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.544 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=9, routed)           0.491    17.035    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRYS_OUT[0]
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.373    17.408 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.312    17.720    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.124    17.844 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          1.117    18.962    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.479    22.658    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    22.190    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         22.190    
                         arrival time                         -18.962    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.436ns  (logic 9.976ns (60.696%)  route 6.460ns (39.304%))
  Logic Levels:           47  (CARRY4=41 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.382 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    19.382    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_2_out
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.476    22.655    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.062    22.644    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.420ns  (logic 9.960ns (60.657%)  route 6.460ns (39.343%))
  Logic Levels:           47  (CARRY4=41 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.366 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000    19.366    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_4_out
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.476    22.655    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.062    22.644    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -19.366    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 9.957ns (60.650%)  route 6.460ns (39.350%))
  Logic Levels:           46  (CARRY4=40 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.363 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    19.363    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_7_out
    SLICE_X48Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.475    22.654    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.062    22.643    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         22.643    
                         arrival time                         -19.363    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.396ns  (logic 9.936ns (60.600%)  route 6.460ns (39.400%))
  Logic Levels:           46  (CARRY4=40 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.652     2.946    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.112     4.514    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.638 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.638    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[13][1]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.522    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.756    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.975 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.033     7.008    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.295     7.303 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[12][0]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.291    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.405 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.405    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.627 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.215     9.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.299    10.141 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    10.141    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[11][1]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.691 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.691    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.805    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.919    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.033    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.261 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.261    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.483 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.176    12.659    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.958 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.958    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[10][1]
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.491 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.491    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.608 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.608    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.725    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.959    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.295 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.889    15.184    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.295    15.479 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.479    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/A[1]
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.143    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.257    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.485    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.599 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.599    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.821 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.035    17.856    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/Q[23]
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.299    18.155 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.155    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.687 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.687    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.801 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.801    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.342 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    19.342    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_5_out
    SLICE_X48Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.475    22.654    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.062    22.643    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         22.643    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.369%)  route 0.223ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.554     0.890    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y84         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/Q
                         net (fo=1, routed)           0.223     1.277    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.858     1.224    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.239    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln21_1_reg_872_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_439/wc_0_reg_258_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.591     0.927    design_1_i/cnn_0/inst/grp_conv_2_fu_439/ap_clk
    SLICE_X31Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln21_1_reg_872_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln21_1_reg_872_reg[1]/Q
                         net (fo=4, routed)           0.217     1.284    design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln21_1_reg_872[1]
    SLICE_X30Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/wc_0_reg_258_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.845     1.211    design_1_i/cnn_0/inst/grp_conv_2_fu_439/ap_clk
    SLICE_X30Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/wc_0_reg_258_reg[1]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.063     1.244    design_1_i/cnn_0/inst/grp_conv_2_fu_439/wc_0_reg_258_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.500%)  route 0.225ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.563     0.899    design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ap_clk
    SLICE_X47Y48         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.225     1.265    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/dense_2_out_q0[6]
    SLICE_X46Y51         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/ap_clk
    SLICE_X46Y51         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[6]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.063     1.224    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.848%)  route 0.194ns (54.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.633     0.969    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=18, routed)          0.194     1.327    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y107        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.909     1.275    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y107        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y107        SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.283    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.873%)  route 0.241ns (63.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.563     0.899    design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ap_clk
    SLICE_X43Y47         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[26]/Q
                         net (fo=1, routed)           0.241     1.281    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/dense_2_out_q0[26]
    SLICE_X47Y51         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/ap_clk
    SLICE_X47Y51         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[26]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.072     1.233    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.902%)  route 0.171ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.635     0.971    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.171     1.306    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[0]
    SLICE_X50Y97         SRL16E                                       r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.821     1.187    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X50Y97         SRL16E                                       r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.254    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.673%)  route 0.203ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.563     0.899    design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ap_clk
    SLICE_X43Y47         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[27]/Q
                         net (fo=1, routed)           0.203     1.229    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/dense_2_out_q0[27]
    SLICE_X49Y52         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/ap_clk
    SLICE_X49Y52         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[27]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.016     1.177    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/tmp_3_reg_213_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.238%)  route 0.265ns (61.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.556     0.892    design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/ap_clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/tmp_3_reg_213_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/grp_soft_max_fu_157/tmp_3_reg_213_reg[27]/Q
                         net (fo=1, routed)           0.265     1.320    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.867     1.233    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.265    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.231%)  route 0.238ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.563     0.899    design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ap_clk
    SLICE_X43Y47         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[28]/Q
                         net (fo=1, routed)           0.238     1.277    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/dense_2_out_q0[28]
    SLICE_X46Y51         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/ap_clk
    SLICE_X46Y51         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[28]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.059     1.220    design_1_i/cnn_0/inst/grp_dense_out_fu_427/cnn_fmul_32ns_32ndEe_U38/din1_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_439/indvar_flatten29_reg_191_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln11_reg_937_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.479%)  route 0.252ns (57.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.574     0.910    design_1_i/cnn_0/inst/grp_conv_2_fu_439/ap_clk
    SLICE_X27Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/indvar_flatten29_reg_191_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/indvar_flatten29_reg_191_reg[0]/Q
                         net (fo=8, routed)           0.252     1.302    design_1_i/cnn_0/inst/grp_conv_2_fu_439/indvar_flatten29_reg_191[0]
    SLICE_X27Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.347 r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln11_reg_937[5]_i_1/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/cnn_0/inst/grp_conv_2_fu_439/add_ln11_1_fu_717_p2[5]
    SLICE_X27Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln11_reg_937_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.860     1.226    design_1_i/cnn_0/inst/grp_conv_2_fu_439/ap_clk
    SLICE_X27Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln11_reg_937_reg[5]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092     1.288    design_1_i/cnn_0/inst/grp_conv_2_fu_439/select_ln11_reg_937_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y15  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y15  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y13  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y76  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y76  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y76  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y76  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y74  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y74  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y74  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y74  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y75  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y71  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y71  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y71  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y71  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y39  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__38/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y39  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y39  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__40/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y39  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__42/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y76  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y76  design_1_i/cnn_0/inst/grp_dense_out_fu_427/dense_array_U/dense_out_dense_amb6_ram_U/ram_reg_0_15_0_0/SP/CLK



