
220427Soundsensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040bc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  080041c8  080041c8  000141c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042ac  080042ac  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080042ac  080042ac  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080042ac  080042ac  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042ac  080042ac  000142ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042b0  080042b0  000142b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080042b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000070  08004324  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08004324  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b646  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d16  00000000  00000000  0002b6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  0002d3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c88  00000000  00000000  0002e148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e78  00000000  00000000  0002edd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d7a0  00000000  00000000  00047c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000907df  00000000  00000000  000553e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5bc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f50  00000000  00000000  000e5c18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080041b0 	.word	0x080041b0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080041b0 	.word	0x080041b0

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fbf8 	bl	8000944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f832 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f966 	bl	8000428 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015c:	f000 f93a 	bl	80003d4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000160:	f000 f8c2 	bl	80002e8 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000164:	f000 f882 	bl	800026c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000168:	4810      	ldr	r0, [pc, #64]	; (80001ac <main+0x60>)
 800016a:	f000 fd25 	bl	8000bb8 <HAL_ADC_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800016e:	210c      	movs	r1, #12
 8000170:	480f      	ldr	r0, [pc, #60]	; (80001b0 <main+0x64>)
 8000172:	f002 f979 	bl	8002468 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		HAL_ADC_PollForConversion(&hadc1, 100);
 8000176:	2164      	movs	r1, #100	; 0x64
 8000178:	480c      	ldr	r0, [pc, #48]	; (80001ac <main+0x60>)
 800017a:	f000 fdcb 	bl	8000d14 <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1)-2100;
 800017e:	480b      	ldr	r0, [pc, #44]	; (80001ac <main+0x60>)
 8000180:	f000 fece 	bl	8000f20 <HAL_ADC_GetValue>
 8000184:	4603      	mov	r3, r0
 8000186:	b29b      	uxth	r3, r3
 8000188:	f6a3 0334 	subw	r3, r3, #2100	; 0x834
 800018c:	b29a      	uxth	r2, r3
 800018e:	4b09      	ldr	r3, [pc, #36]	; (80001b4 <main+0x68>)
 8000190:	801a      	strh	r2, [r3, #0]
		TIM2 -> CCR4 = adc_value;
 8000192:	4b08      	ldr	r3, [pc, #32]	; (80001b4 <main+0x68>)
 8000194:	881a      	ldrh	r2, [r3, #0]
 8000196:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800019a:	641a      	str	r2, [r3, #64]	; 0x40
		printf("ADC_value : %d\r\n", adc_value);
 800019c:	4b05      	ldr	r3, [pc, #20]	; (80001b4 <main+0x68>)
 800019e:	881b      	ldrh	r3, [r3, #0]
 80001a0:	4619      	mov	r1, r3
 80001a2:	4805      	ldr	r0, [pc, #20]	; (80001b8 <main+0x6c>)
 80001a4:	f003 f870 	bl	8003288 <iprintf>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80001a8:	e7e5      	b.n	8000176 <main+0x2a>
 80001aa:	bf00      	nop
 80001ac:	2000008c 	.word	0x2000008c
 80001b0:	200000bc 	.word	0x200000bc
 80001b4:	20000148 	.word	0x20000148
 80001b8:	080041c8 	.word	0x080041c8

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b094      	sub	sp, #80	; 0x50
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001c6:	2228      	movs	r2, #40	; 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f003 f854 	bl	8003278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	f107 0314 	add.w	r3, r7, #20
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
 80001de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001e0:	1d3b      	adds	r3, r7, #4
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
 80001e6:	605a      	str	r2, [r3, #4]
 80001e8:	609a      	str	r2, [r3, #8]
 80001ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001ec:	2302      	movs	r3, #2
 80001ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f0:	2301      	movs	r3, #1
 80001f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001f4:	2310      	movs	r3, #16
 80001f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f8:	2302      	movs	r3, #2
 80001fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001fc:	2300      	movs	r3, #0
 80001fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000200:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000204:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000206:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800020a:	4618      	mov	r0, r3
 800020c:	f001 faf4 	bl	80017f8 <HAL_RCC_OscConfig>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d001      	beq.n	800021a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000216:	f000 f987 	bl	8000528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800021a:	230f      	movs	r3, #15
 800021c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800021e:	2302      	movs	r3, #2
 8000220:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000226:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800022a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000230:	f107 0314 	add.w	r3, r7, #20
 8000234:	2102      	movs	r1, #2
 8000236:	4618      	mov	r0, r3
 8000238:	f001 fd60 	bl	8001cfc <HAL_RCC_ClockConfig>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000242:	f000 f971 	bl	8000528 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000246:	2302      	movs	r3, #2
 8000248:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800024a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800024e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	4618      	mov	r0, r3
 8000254:	f001 feea 	bl	800202c <HAL_RCCEx_PeriphCLKConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800025e:	f000 f963 	bl	8000528 <Error_Handler>
  }
}
 8000262:	bf00      	nop
 8000264:	3750      	adds	r7, #80	; 0x50
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
	...

0800026c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000272:	1d3b      	adds	r3, r7, #4
 8000274:	2200      	movs	r2, #0
 8000276:	601a      	str	r2, [r3, #0]
 8000278:	605a      	str	r2, [r3, #4]
 800027a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800027c:	4b18      	ldr	r3, [pc, #96]	; (80002e0 <MX_ADC1_Init+0x74>)
 800027e:	4a19      	ldr	r2, [pc, #100]	; (80002e4 <MX_ADC1_Init+0x78>)
 8000280:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000282:	4b17      	ldr	r3, [pc, #92]	; (80002e0 <MX_ADC1_Init+0x74>)
 8000284:	2200      	movs	r2, #0
 8000286:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000288:	4b15      	ldr	r3, [pc, #84]	; (80002e0 <MX_ADC1_Init+0x74>)
 800028a:	2201      	movs	r2, #1
 800028c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800028e:	4b14      	ldr	r3, [pc, #80]	; (80002e0 <MX_ADC1_Init+0x74>)
 8000290:	2200      	movs	r2, #0
 8000292:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000294:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <MX_ADC1_Init+0x74>)
 8000296:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800029a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800029c:	4b10      	ldr	r3, [pc, #64]	; (80002e0 <MX_ADC1_Init+0x74>)
 800029e:	2200      	movs	r2, #0
 80002a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002a2:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <MX_ADC1_Init+0x74>)
 80002a4:	2201      	movs	r2, #1
 80002a6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a8:	480d      	ldr	r0, [pc, #52]	; (80002e0 <MX_ADC1_Init+0x74>)
 80002aa:	f000 fbad 	bl	8000a08 <HAL_ADC_Init>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002b4:	f000 f938 	bl	8000528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80002b8:	2308      	movs	r3, #8
 80002ba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002bc:	2301      	movs	r3, #1
 80002be:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002c0:	2300      	movs	r3, #0
 80002c2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4619      	mov	r1, r3
 80002c8:	4805      	ldr	r0, [pc, #20]	; (80002e0 <MX_ADC1_Init+0x74>)
 80002ca:	f000 fe35 	bl	8000f38 <HAL_ADC_ConfigChannel>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80002d4:	f000 f928 	bl	8000528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	2000008c 	.word	0x2000008c
 80002e4:	40012400 	.word	0x40012400

080002e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b08e      	sub	sp, #56	; 0x38
 80002ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
 80002f6:	605a      	str	r2, [r3, #4]
 80002f8:	609a      	str	r2, [r3, #8]
 80002fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002fc:	f107 0320 	add.w	r3, r7, #32
 8000300:	2200      	movs	r2, #0
 8000302:	601a      	str	r2, [r3, #0]
 8000304:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2200      	movs	r2, #0
 800030a:	601a      	str	r2, [r3, #0]
 800030c:	605a      	str	r2, [r3, #4]
 800030e:	609a      	str	r2, [r3, #8]
 8000310:	60da      	str	r2, [r3, #12]
 8000312:	611a      	str	r2, [r3, #16]
 8000314:	615a      	str	r2, [r3, #20]
 8000316:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000318:	4b2d      	ldr	r3, [pc, #180]	; (80003d0 <MX_TIM2_Init+0xe8>)
 800031a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800031e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8000320:	4b2b      	ldr	r3, [pc, #172]	; (80003d0 <MX_TIM2_Init+0xe8>)
 8000322:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8000326:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000328:	4b29      	ldr	r3, [pc, #164]	; (80003d0 <MX_TIM2_Init+0xe8>)
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800032e:	4b28      	ldr	r3, [pc, #160]	; (80003d0 <MX_TIM2_Init+0xe8>)
 8000330:	f242 720f 	movw	r2, #9999	; 0x270f
 8000334:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000336:	4b26      	ldr	r3, [pc, #152]	; (80003d0 <MX_TIM2_Init+0xe8>)
 8000338:	2200      	movs	r2, #0
 800033a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800033c:	4b24      	ldr	r3, [pc, #144]	; (80003d0 <MX_TIM2_Init+0xe8>)
 800033e:	2200      	movs	r2, #0
 8000340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000342:	4823      	ldr	r0, [pc, #140]	; (80003d0 <MX_TIM2_Init+0xe8>)
 8000344:	f001 ffe8 	bl	8002318 <HAL_TIM_Base_Init>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800034e:	f000 f8eb 	bl	8000528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000352:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000356:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000358:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800035c:	4619      	mov	r1, r3
 800035e:	481c      	ldr	r0, [pc, #112]	; (80003d0 <MX_TIM2_Init+0xe8>)
 8000360:	f002 f9e2 	bl	8002728 <HAL_TIM_ConfigClockSource>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800036a:	f000 f8dd 	bl	8000528 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800036e:	4818      	ldr	r0, [pc, #96]	; (80003d0 <MX_TIM2_Init+0xe8>)
 8000370:	f002 f821 	bl	80023b6 <HAL_TIM_PWM_Init>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800037a:	f000 f8d5 	bl	8000528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800037e:	2300      	movs	r3, #0
 8000380:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000382:	2300      	movs	r3, #0
 8000384:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000386:	f107 0320 	add.w	r3, r7, #32
 800038a:	4619      	mov	r1, r3
 800038c:	4810      	ldr	r0, [pc, #64]	; (80003d0 <MX_TIM2_Init+0xe8>)
 800038e:	f002 fd33 	bl	8002df8 <HAL_TIMEx_MasterConfigSynchronization>
 8000392:	4603      	mov	r3, r0
 8000394:	2b00      	cmp	r3, #0
 8000396:	d001      	beq.n	800039c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000398:	f000 f8c6 	bl	8000528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800039c:	2360      	movs	r3, #96	; 0x60
 800039e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003a4:	2300      	movs	r3, #0
 80003a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003a8:	2300      	movs	r3, #0
 80003aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	220c      	movs	r2, #12
 80003b0:	4619      	mov	r1, r3
 80003b2:	4807      	ldr	r0, [pc, #28]	; (80003d0 <MX_TIM2_Init+0xe8>)
 80003b4:	f002 f8fa 	bl	80025ac <HAL_TIM_PWM_ConfigChannel>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80003be:	f000 f8b3 	bl	8000528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80003c2:	4803      	ldr	r0, [pc, #12]	; (80003d0 <MX_TIM2_Init+0xe8>)
 80003c4:	f000 f940 	bl	8000648 <HAL_TIM_MspPostInit>

}
 80003c8:	bf00      	nop
 80003ca:	3738      	adds	r7, #56	; 0x38
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	200000bc 	.word	0x200000bc

080003d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003d8:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003da:	4a12      	ldr	r2, [pc, #72]	; (8000424 <MX_USART2_UART_Init+0x50>)
 80003dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003de:	4b10      	ldr	r3, [pc, #64]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003fa:	220c      	movs	r2, #12
 80003fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003fe:	4b08      	ldr	r3, [pc, #32]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 8000406:	2200      	movs	r2, #0
 8000408:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800040a:	4805      	ldr	r0, [pc, #20]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 800040c:	f002 fd52 	bl	8002eb4 <HAL_UART_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000416:	f000 f887 	bl	8000528 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	20000104 	.word	0x20000104
 8000424:	40004400 	.word	0x40004400

08000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b088      	sub	sp, #32
 800042c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042e:	f107 0310 	add.w	r3, r7, #16
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]
 8000438:	609a      	str	r2, [r3, #8]
 800043a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800043c:	4b2d      	ldr	r3, [pc, #180]	; (80004f4 <MX_GPIO_Init+0xcc>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a2c      	ldr	r2, [pc, #176]	; (80004f4 <MX_GPIO_Init+0xcc>)
 8000442:	f043 0310 	orr.w	r3, r3, #16
 8000446:	6193      	str	r3, [r2, #24]
 8000448:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <MX_GPIO_Init+0xcc>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f003 0310 	and.w	r3, r3, #16
 8000450:	60fb      	str	r3, [r7, #12]
 8000452:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000454:	4b27      	ldr	r3, [pc, #156]	; (80004f4 <MX_GPIO_Init+0xcc>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a26      	ldr	r2, [pc, #152]	; (80004f4 <MX_GPIO_Init+0xcc>)
 800045a:	f043 0320 	orr.w	r3, r3, #32
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b24      	ldr	r3, [pc, #144]	; (80004f4 <MX_GPIO_Init+0xcc>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0320 	and.w	r3, r3, #32
 8000468:	60bb      	str	r3, [r7, #8]
 800046a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b21      	ldr	r3, [pc, #132]	; (80004f4 <MX_GPIO_Init+0xcc>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a20      	ldr	r2, [pc, #128]	; (80004f4 <MX_GPIO_Init+0xcc>)
 8000472:	f043 0304 	orr.w	r3, r3, #4
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b1e      	ldr	r3, [pc, #120]	; (80004f4 <MX_GPIO_Init+0xcc>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0304 	and.w	r3, r3, #4
 8000480:	607b      	str	r3, [r7, #4]
 8000482:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000484:	4b1b      	ldr	r3, [pc, #108]	; (80004f4 <MX_GPIO_Init+0xcc>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a1a      	ldr	r2, [pc, #104]	; (80004f4 <MX_GPIO_Init+0xcc>)
 800048a:	f043 0308 	orr.w	r3, r3, #8
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b18      	ldr	r3, [pc, #96]	; (80004f4 <MX_GPIO_Init+0xcc>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0308 	and.w	r3, r3, #8
 8000498:	603b      	str	r3, [r7, #0]
 800049a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	2120      	movs	r1, #32
 80004a0:	4815      	ldr	r0, [pc, #84]	; (80004f8 <MX_GPIO_Init+0xd0>)
 80004a2:	f001 f96f 	bl	8001784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004ac:	4b13      	ldr	r3, [pc, #76]	; (80004fc <MX_GPIO_Init+0xd4>)
 80004ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b0:	2300      	movs	r3, #0
 80004b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004b4:	f107 0310 	add.w	r3, r7, #16
 80004b8:	4619      	mov	r1, r3
 80004ba:	4811      	ldr	r0, [pc, #68]	; (8000500 <MX_GPIO_Init+0xd8>)
 80004bc:	f000 ffde 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004c0:	2320      	movs	r3, #32
 80004c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c4:	2301      	movs	r3, #1
 80004c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c8:	2300      	movs	r3, #0
 80004ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004cc:	2302      	movs	r3, #2
 80004ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004d0:	f107 0310 	add.w	r3, r7, #16
 80004d4:	4619      	mov	r1, r3
 80004d6:	4808      	ldr	r0, [pc, #32]	; (80004f8 <MX_GPIO_Init+0xd0>)
 80004d8:	f000 ffd0 	bl	800147c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80004dc:	2200      	movs	r2, #0
 80004de:	2100      	movs	r1, #0
 80004e0:	2028      	movs	r0, #40	; 0x28
 80004e2:	f000 ff94 	bl	800140e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80004e6:	2028      	movs	r0, #40	; 0x28
 80004e8:	f000 ffad 	bl	8001446 <HAL_NVIC_EnableIRQ>

}
 80004ec:	bf00      	nop
 80004ee:	3720      	adds	r7, #32
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40010800 	.word	0x40010800
 80004fc:	10110000 	.word	0x10110000
 8000500:	40011000 	.word	0x40011000

08000504 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800050c:	1d39      	adds	r1, r7, #4
 800050e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000512:	2201      	movs	r2, #1
 8000514:	4803      	ldr	r0, [pc, #12]	; (8000524 <__io_putchar+0x20>)
 8000516:	f002 fd1a 	bl	8002f4e <HAL_UART_Transmit>

  return ch;
 800051a:	687b      	ldr	r3, [r7, #4]
}
 800051c:	4618      	mov	r0, r3
 800051e:	3708      	adds	r7, #8
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	20000104 	.word	0x20000104

08000528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800052c:	b672      	cpsid	i
}
 800052e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000530:	e7fe      	b.n	8000530 <Error_Handler+0x8>
	...

08000534 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800053a:	4b15      	ldr	r3, [pc, #84]	; (8000590 <HAL_MspInit+0x5c>)
 800053c:	699b      	ldr	r3, [r3, #24]
 800053e:	4a14      	ldr	r2, [pc, #80]	; (8000590 <HAL_MspInit+0x5c>)
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	6193      	str	r3, [r2, #24]
 8000546:	4b12      	ldr	r3, [pc, #72]	; (8000590 <HAL_MspInit+0x5c>)
 8000548:	699b      	ldr	r3, [r3, #24]
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	60bb      	str	r3, [r7, #8]
 8000550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000552:	4b0f      	ldr	r3, [pc, #60]	; (8000590 <HAL_MspInit+0x5c>)
 8000554:	69db      	ldr	r3, [r3, #28]
 8000556:	4a0e      	ldr	r2, [pc, #56]	; (8000590 <HAL_MspInit+0x5c>)
 8000558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800055c:	61d3      	str	r3, [r2, #28]
 800055e:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <HAL_MspInit+0x5c>)
 8000560:	69db      	ldr	r3, [r3, #28]
 8000562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000566:	607b      	str	r3, [r7, #4]
 8000568:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800056a:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <HAL_MspInit+0x60>)
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	4a04      	ldr	r2, [pc, #16]	; (8000594 <HAL_MspInit+0x60>)
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000586:	bf00      	nop
 8000588:	3714      	adds	r7, #20
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr
 8000590:	40021000 	.word	0x40021000
 8000594:	40010000 	.word	0x40010000

08000598 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b088      	sub	sp, #32
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a14      	ldr	r2, [pc, #80]	; (8000604 <HAL_ADC_MspInit+0x6c>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d121      	bne.n	80005fc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005b8:	4b13      	ldr	r3, [pc, #76]	; (8000608 <HAL_ADC_MspInit+0x70>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	4a12      	ldr	r2, [pc, #72]	; (8000608 <HAL_ADC_MspInit+0x70>)
 80005be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005c2:	6193      	str	r3, [r2, #24]
 80005c4:	4b10      	ldr	r3, [pc, #64]	; (8000608 <HAL_ADC_MspInit+0x70>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005cc:	60fb      	str	r3, [r7, #12]
 80005ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <HAL_ADC_MspInit+0x70>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <HAL_ADC_MspInit+0x70>)
 80005d6:	f043 0308 	orr.w	r3, r3, #8
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b0a      	ldr	r3, [pc, #40]	; (8000608 <HAL_ADC_MspInit+0x70>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f003 0308 	and.w	r3, r3, #8
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005e8:	2301      	movs	r3, #1
 80005ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ec:	2303      	movs	r3, #3
 80005ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	4619      	mov	r1, r3
 80005f6:	4805      	ldr	r0, [pc, #20]	; (800060c <HAL_ADC_MspInit+0x74>)
 80005f8:	f000 ff40 	bl	800147c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005fc:	bf00      	nop
 80005fe:	3720      	adds	r7, #32
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40012400 	.word	0x40012400
 8000608:	40021000 	.word	0x40021000
 800060c:	40010c00 	.word	0x40010c00

08000610 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000620:	d10b      	bne.n	800063a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000622:	4b08      	ldr	r3, [pc, #32]	; (8000644 <HAL_TIM_Base_MspInit+0x34>)
 8000624:	69db      	ldr	r3, [r3, #28]
 8000626:	4a07      	ldr	r2, [pc, #28]	; (8000644 <HAL_TIM_Base_MspInit+0x34>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	61d3      	str	r3, [r2, #28]
 800062e:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_TIM_Base_MspInit+0x34>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800063a:	bf00      	nop
 800063c:	3714      	adds	r7, #20
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	40021000 	.word	0x40021000

08000648 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000666:	d12a      	bne.n	80006be <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	4b17      	ldr	r3, [pc, #92]	; (80006c8 <HAL_TIM_MspPostInit+0x80>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	4a16      	ldr	r2, [pc, #88]	; (80006c8 <HAL_TIM_MspPostInit+0x80>)
 800066e:	f043 0308 	orr.w	r3, r3, #8
 8000672:	6193      	str	r3, [r2, #24]
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <HAL_TIM_MspPostInit+0x80>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	f003 0308 	and.w	r3, r3, #8
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000680:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000684:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000686:	2302      	movs	r3, #2
 8000688:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2302      	movs	r3, #2
 800068c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	4619      	mov	r1, r3
 8000694:	480d      	ldr	r0, [pc, #52]	; (80006cc <HAL_TIM_MspPostInit+0x84>)
 8000696:	f000 fef1 	bl	800147c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800069a:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <HAL_TIM_MspPostInit+0x88>)
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	61fb      	str	r3, [r7, #28]
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006a6:	61fb      	str	r3, [r7, #28]
 80006a8:	69fb      	ldr	r3, [r7, #28]
 80006aa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80006ae:	61fb      	str	r3, [r7, #28]
 80006b0:	69fb      	ldr	r3, [r7, #28]
 80006b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006b6:	61fb      	str	r3, [r7, #28]
 80006b8:	4a05      	ldr	r2, [pc, #20]	; (80006d0 <HAL_TIM_MspPostInit+0x88>)
 80006ba:	69fb      	ldr	r3, [r7, #28]
 80006bc:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80006be:	bf00      	nop
 80006c0:	3720      	adds	r7, #32
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40010c00 	.word	0x40010c00
 80006d0:	40010000 	.word	0x40010000

080006d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	f107 0310 	add.w	r3, r7, #16
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a15      	ldr	r2, [pc, #84]	; (8000744 <HAL_UART_MspInit+0x70>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d123      	bne.n	800073c <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006f4:	4b14      	ldr	r3, [pc, #80]	; (8000748 <HAL_UART_MspInit+0x74>)
 80006f6:	69db      	ldr	r3, [r3, #28]
 80006f8:	4a13      	ldr	r2, [pc, #76]	; (8000748 <HAL_UART_MspInit+0x74>)
 80006fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006fe:	61d3      	str	r3, [r2, #28]
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <HAL_UART_MspInit+0x74>)
 8000702:	69db      	ldr	r3, [r3, #28]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800070c:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <HAL_UART_MspInit+0x74>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	4a0d      	ldr	r2, [pc, #52]	; (8000748 <HAL_UART_MspInit+0x74>)
 8000712:	f043 0304 	orr.w	r3, r3, #4
 8000716:	6193      	str	r3, [r2, #24]
 8000718:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <HAL_UART_MspInit+0x74>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	f003 0304 	and.w	r3, r3, #4
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000724:	230c      	movs	r3, #12
 8000726:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000728:	2302      	movs	r3, #2
 800072a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	2302      	movs	r3, #2
 800072e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	4619      	mov	r1, r3
 8000736:	4805      	ldr	r0, [pc, #20]	; (800074c <HAL_UART_MspInit+0x78>)
 8000738:	f000 fea0 	bl	800147c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800073c:	bf00      	nop
 800073e:	3720      	adds	r7, #32
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40004400 	.word	0x40004400
 8000748:	40021000 	.word	0x40021000
 800074c:	40010800 	.word	0x40010800

08000750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000754:	e7fe      	b.n	8000754 <NMI_Handler+0x4>

08000756 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000756:	b480      	push	{r7}
 8000758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800075a:	e7fe      	b.n	800075a <HardFault_Handler+0x4>

0800075c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000760:	e7fe      	b.n	8000760 <MemManage_Handler+0x4>

08000762 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000766:	e7fe      	b.n	8000766 <BusFault_Handler+0x4>

08000768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800076c:	e7fe      	b.n	800076c <UsageFault_Handler+0x4>

0800076e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076e:	b480      	push	{r7}
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr

0800077a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077e:	bf00      	nop
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr

08000786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000786:	b480      	push	{r7}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr

08000792 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000796:	f000 f91b 	bl	80009d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}

0800079e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80007a2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80007a6:	f001 f805 	bl	80017b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}

080007ae <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b086      	sub	sp, #24
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	60f8      	str	r0, [r7, #12]
 80007b6:	60b9      	str	r1, [r7, #8]
 80007b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	e00a      	b.n	80007d6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80007c0:	f3af 8000 	nop.w
 80007c4:	4601      	mov	r1, r0
 80007c6:	68bb      	ldr	r3, [r7, #8]
 80007c8:	1c5a      	adds	r2, r3, #1
 80007ca:	60ba      	str	r2, [r7, #8]
 80007cc:	b2ca      	uxtb	r2, r1
 80007ce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	3301      	adds	r3, #1
 80007d4:	617b      	str	r3, [r7, #20]
 80007d6:	697a      	ldr	r2, [r7, #20]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	429a      	cmp	r2, r3
 80007dc:	dbf0      	blt.n	80007c0 <_read+0x12>
	}

return len;
 80007de:	687b      	ldr	r3, [r7, #4]
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3718      	adds	r7, #24
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
 80007f8:	e009      	b.n	800080e <_write+0x26>
	{
		__io_putchar(*ptr++);
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	1c5a      	adds	r2, r3, #1
 80007fe:	60ba      	str	r2, [r7, #8]
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fe7e 	bl	8000504 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	3301      	adds	r3, #1
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	697a      	ldr	r2, [r7, #20]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	429a      	cmp	r2, r3
 8000814:	dbf1      	blt.n	80007fa <_write+0x12>
	}
	return len;
 8000816:	687b      	ldr	r3, [r7, #4]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3718      	adds	r7, #24
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <_close>:

int _close(int file)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	return -1;
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
}
 800082c:	4618      	mov	r0, r3
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr

08000836 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000836:	b480      	push	{r7}
 8000838:	b083      	sub	sp, #12
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
 800083e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000846:	605a      	str	r2, [r3, #4]
	return 0;
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <_isatty>:

int _isatty(int file)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	return 1;
 800085c:	2301      	movs	r3, #1
}
 800085e:	4618      	mov	r0, r3
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr

08000868 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	607a      	str	r2, [r7, #4]
	return 0;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3714      	adds	r7, #20
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr

08000880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000888:	4a14      	ldr	r2, [pc, #80]	; (80008dc <_sbrk+0x5c>)
 800088a:	4b15      	ldr	r3, [pc, #84]	; (80008e0 <_sbrk+0x60>)
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000894:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <_sbrk+0x64>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d102      	bne.n	80008a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800089c:	4b11      	ldr	r3, [pc, #68]	; (80008e4 <_sbrk+0x64>)
 800089e:	4a12      	ldr	r2, [pc, #72]	; (80008e8 <_sbrk+0x68>)
 80008a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008a2:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <_sbrk+0x64>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4413      	add	r3, r2
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d207      	bcs.n	80008c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008b0:	f002 fcb8 	bl	8003224 <__errno>
 80008b4:	4603      	mov	r3, r0
 80008b6:	220c      	movs	r2, #12
 80008b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008ba:	f04f 33ff 	mov.w	r3, #4294967295
 80008be:	e009      	b.n	80008d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008c0:	4b08      	ldr	r3, [pc, #32]	; (80008e4 <_sbrk+0x64>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008c6:	4b07      	ldr	r3, [pc, #28]	; (80008e4 <_sbrk+0x64>)
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4413      	add	r3, r2
 80008ce:	4a05      	ldr	r2, [pc, #20]	; (80008e4 <_sbrk+0x64>)
 80008d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008d2:	68fb      	ldr	r3, [r7, #12]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3718      	adds	r7, #24
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20005000 	.word	0x20005000
 80008e0:	00000400 	.word	0x00000400
 80008e4:	2000014c 	.word	0x2000014c
 80008e8:	20000168 	.word	0x20000168

080008ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008f0:	bf00      	nop
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr

080008f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f8:	480c      	ldr	r0, [pc, #48]	; (800092c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008fa:	490d      	ldr	r1, [pc, #52]	; (8000930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008fc:	4a0d      	ldr	r2, [pc, #52]	; (8000934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000900:	e002      	b.n	8000908 <LoopCopyDataInit>

08000902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000906:	3304      	adds	r3, #4

08000908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800090c:	d3f9      	bcc.n	8000902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800090e:	4a0a      	ldr	r2, [pc, #40]	; (8000938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000910:	4c0a      	ldr	r4, [pc, #40]	; (800093c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000914:	e001      	b.n	800091a <LoopFillZerobss>

08000916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000918:	3204      	adds	r2, #4

0800091a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800091c:	d3fb      	bcc.n	8000916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800091e:	f7ff ffe5 	bl	80008ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000922:	f002 fc85 	bl	8003230 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000926:	f7ff fc11 	bl	800014c <main>
  bx lr
 800092a:	4770      	bx	lr
  ldr r0, =_sdata
 800092c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000930:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000934:	080042b4 	.word	0x080042b4
  ldr r2, =_sbss
 8000938:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800093c:	20000164 	.word	0x20000164

08000940 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000940:	e7fe      	b.n	8000940 <ADC1_2_IRQHandler>
	...

08000944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <HAL_Init+0x28>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a07      	ldr	r2, [pc, #28]	; (800096c <HAL_Init+0x28>)
 800094e:	f043 0310 	orr.w	r3, r3, #16
 8000952:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000954:	2003      	movs	r0, #3
 8000956:	f000 fd4f 	bl	80013f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800095a:	2000      	movs	r0, #0
 800095c:	f000 f808 	bl	8000970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000960:	f7ff fde8 	bl	8000534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40022000 	.word	0x40022000

08000970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <HAL_InitTick+0x54>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b12      	ldr	r3, [pc, #72]	; (80009c8 <HAL_InitTick+0x58>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4619      	mov	r1, r3
 8000982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000986:	fbb3 f3f1 	udiv	r3, r3, r1
 800098a:	fbb2 f3f3 	udiv	r3, r2, r3
 800098e:	4618      	mov	r0, r3
 8000990:	f000 fd67 	bl	8001462 <HAL_SYSTICK_Config>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800099a:	2301      	movs	r3, #1
 800099c:	e00e      	b.n	80009bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2b0f      	cmp	r3, #15
 80009a2:	d80a      	bhi.n	80009ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a4:	2200      	movs	r2, #0
 80009a6:	6879      	ldr	r1, [r7, #4]
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	f000 fd2f 	bl	800140e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b0:	4a06      	ldr	r2, [pc, #24]	; (80009cc <HAL_InitTick+0x5c>)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009b6:	2300      	movs	r3, #0
 80009b8:	e000      	b.n	80009bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	20000000 	.word	0x20000000
 80009c8:	20000008 	.word	0x20000008
 80009cc:	20000004 	.word	0x20000004

080009d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <HAL_IncTick+0x1c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	461a      	mov	r2, r3
 80009da:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <HAL_IncTick+0x20>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4413      	add	r3, r2
 80009e0:	4a03      	ldr	r2, [pc, #12]	; (80009f0 <HAL_IncTick+0x20>)
 80009e2:	6013      	str	r3, [r2, #0]
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000150 	.word	0x20000150

080009f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  return uwTick;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <HAL_GetTick+0x10>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr
 8000a04:	20000150 	.word	0x20000150

08000a08 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a10:	2300      	movs	r3, #0
 8000a12:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000a14:	2300      	movs	r3, #0
 8000a16:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d101      	bne.n	8000a2a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e0be      	b.n	8000ba8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d109      	bne.n	8000a4c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2200      	movs	r2, #0
 8000a42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff fda6 	bl	8000598 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 fbc5 	bl	80011dc <ADC_ConversionStop_Disable>
 8000a52:	4603      	mov	r3, r0
 8000a54:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a5a:	f003 0310 	and.w	r3, r3, #16
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	f040 8099 	bne.w	8000b96 <HAL_ADC_Init+0x18e>
 8000a64:	7dfb      	ldrb	r3, [r7, #23]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f040 8095 	bne.w	8000b96 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a74:	f023 0302 	bic.w	r3, r3, #2
 8000a78:	f043 0202 	orr.w	r2, r3, #2
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a88:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	7b1b      	ldrb	r3, [r3, #12]
 8000a8e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a90:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a92:	68ba      	ldr	r2, [r7, #8]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000aa0:	d003      	beq.n	8000aaa <HAL_ADC_Init+0xa2>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	689b      	ldr	r3, [r3, #8]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d102      	bne.n	8000ab0 <HAL_ADC_Init+0xa8>
 8000aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aae:	e000      	b.n	8000ab2 <HAL_ADC_Init+0xaa>
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	7d1b      	ldrb	r3, [r3, #20]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d119      	bne.n	8000af4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7b1b      	ldrb	r3, [r3, #12]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d109      	bne.n	8000adc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	3b01      	subs	r3, #1
 8000ace:	035a      	lsls	r2, r3, #13
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ad8:	613b      	str	r3, [r7, #16]
 8000ada:	e00b      	b.n	8000af4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae0:	f043 0220 	orr.w	r2, r3, #32
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aec:	f043 0201 	orr.w	r2, r3, #1
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	430a      	orrs	r2, r1
 8000b06:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	689a      	ldr	r2, [r3, #8]
 8000b0e:	4b28      	ldr	r3, [pc, #160]	; (8000bb0 <HAL_ADC_Init+0x1a8>)
 8000b10:	4013      	ands	r3, r2
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	6812      	ldr	r2, [r2, #0]
 8000b16:	68b9      	ldr	r1, [r7, #8]
 8000b18:	430b      	orrs	r3, r1
 8000b1a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	689b      	ldr	r3, [r3, #8]
 8000b20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b24:	d003      	beq.n	8000b2e <HAL_ADC_Init+0x126>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	689b      	ldr	r3, [r3, #8]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d104      	bne.n	8000b38 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	691b      	ldr	r3, [r3, #16]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	051b      	lsls	r3, r3, #20
 8000b36:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b3e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	689a      	ldr	r2, [r3, #8]
 8000b52:	4b18      	ldr	r3, [pc, #96]	; (8000bb4 <HAL_ADC_Init+0x1ac>)
 8000b54:	4013      	ands	r3, r2
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d10b      	bne.n	8000b74 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b66:	f023 0303 	bic.w	r3, r3, #3
 8000b6a:	f043 0201 	orr.w	r2, r3, #1
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b72:	e018      	b.n	8000ba6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b78:	f023 0312 	bic.w	r3, r3, #18
 8000b7c:	f043 0210 	orr.w	r2, r3, #16
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b88:	f043 0201 	orr.w	r2, r3, #1
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b94:	e007      	b.n	8000ba6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b9a:	f043 0210 	orr.w	r2, r3, #16
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3718      	adds	r7, #24
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	ffe1f7fd 	.word	0xffe1f7fd
 8000bb4:	ff1f0efe 	.word	0xff1f0efe

08000bb8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d101      	bne.n	8000bd2 <HAL_ADC_Start+0x1a>
 8000bce:	2302      	movs	r3, #2
 8000bd0:	e098      	b.n	8000d04 <HAL_ADC_Start+0x14c>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f000 faa4 	bl	8001128 <ADC_Enable>
 8000be0:	4603      	mov	r3, r0
 8000be2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f040 8087 	bne.w	8000cfa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bf4:	f023 0301 	bic.w	r3, r3, #1
 8000bf8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a41      	ldr	r2, [pc, #260]	; (8000d0c <HAL_ADC_Start+0x154>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d105      	bne.n	8000c16 <HAL_ADC_Start+0x5e>
 8000c0a:	4b41      	ldr	r3, [pc, #260]	; (8000d10 <HAL_ADC_Start+0x158>)
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d115      	bne.n	8000c42 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c1a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d026      	beq.n	8000c7e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c34:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c38:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c40:	e01d      	b.n	8000c7e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c46:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a2f      	ldr	r2, [pc, #188]	; (8000d10 <HAL_ADC_Start+0x158>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d004      	beq.n	8000c62 <HAL_ADC_Start+0xaa>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a2b      	ldr	r2, [pc, #172]	; (8000d0c <HAL_ADC_Start+0x154>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d10d      	bne.n	8000c7e <HAL_ADC_Start+0xc6>
 8000c62:	4b2b      	ldr	r3, [pc, #172]	; (8000d10 <HAL_ADC_Start+0x158>)
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d007      	beq.n	8000c7e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d006      	beq.n	8000c98 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c8e:	f023 0206 	bic.w	r2, r3, #6
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c96:	e002      	b.n	8000c9e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f06f 0202 	mvn.w	r2, #2
 8000cae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000cba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000cbe:	d113      	bne.n	8000ce8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000cc4:	4a11      	ldr	r2, [pc, #68]	; (8000d0c <HAL_ADC_Start+0x154>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d105      	bne.n	8000cd6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <HAL_ADC_Start+0x158>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d108      	bne.n	8000ce8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	689a      	ldr	r2, [r3, #8]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	e00c      	b.n	8000d02 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	e003      	b.n	8000d02 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40012800 	.word	0x40012800
 8000d10:	40012400 	.word	0x40012400

08000d14 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b087      	sub	sp, #28
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000d2a:	f7ff fe63 	bl	80009f4 <HAL_GetTick>
 8000d2e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d00b      	beq.n	8000d56 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d42:	f043 0220 	orr.w	r2, r3, #32
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e0d3      	b.n	8000efe <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d131      	bne.n	8000dc8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d12a      	bne.n	8000dc8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d72:	e021      	b.n	8000db8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d7a:	d01d      	beq.n	8000db8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d007      	beq.n	8000d92 <HAL_ADC_PollForConversion+0x7e>
 8000d82:	f7ff fe37 	bl	80009f4 <HAL_GetTick>
 8000d86:	4602      	mov	r2, r0
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	683a      	ldr	r2, [r7, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d212      	bcs.n	8000db8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d10b      	bne.n	8000db8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da4:	f043 0204 	orr.w	r2, r3, #4
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2200      	movs	r2, #0
 8000db0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8000db4:	2303      	movs	r3, #3
 8000db6:	e0a2      	b.n	8000efe <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d0d6      	beq.n	8000d74 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000dc6:	e070      	b.n	8000eaa <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000dc8:	4b4f      	ldr	r3, [pc, #316]	; (8000f08 <HAL_ADC_PollForConversion+0x1f4>)
 8000dca:	681c      	ldr	r4, [r3, #0]
 8000dcc:	2002      	movs	r0, #2
 8000dce:	f001 f9e3 	bl	8002198 <HAL_RCCEx_GetPeriphCLKFreq>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	6919      	ldr	r1, [r3, #16]
 8000dde:	4b4b      	ldr	r3, [pc, #300]	; (8000f0c <HAL_ADC_PollForConversion+0x1f8>)
 8000de0:	400b      	ands	r3, r1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d118      	bne.n	8000e18 <HAL_ADC_PollForConversion+0x104>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	68d9      	ldr	r1, [r3, #12]
 8000dec:	4b48      	ldr	r3, [pc, #288]	; (8000f10 <HAL_ADC_PollForConversion+0x1fc>)
 8000dee:	400b      	ands	r3, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d111      	bne.n	8000e18 <HAL_ADC_PollForConversion+0x104>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	6919      	ldr	r1, [r3, #16]
 8000dfa:	4b46      	ldr	r3, [pc, #280]	; (8000f14 <HAL_ADC_PollForConversion+0x200>)
 8000dfc:	400b      	ands	r3, r1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d108      	bne.n	8000e14 <HAL_ADC_PollForConversion+0x100>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	68d9      	ldr	r1, [r3, #12]
 8000e08:	4b43      	ldr	r3, [pc, #268]	; (8000f18 <HAL_ADC_PollForConversion+0x204>)
 8000e0a:	400b      	ands	r3, r1
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d101      	bne.n	8000e14 <HAL_ADC_PollForConversion+0x100>
 8000e10:	2314      	movs	r3, #20
 8000e12:	e020      	b.n	8000e56 <HAL_ADC_PollForConversion+0x142>
 8000e14:	2329      	movs	r3, #41	; 0x29
 8000e16:	e01e      	b.n	8000e56 <HAL_ADC_PollForConversion+0x142>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	6919      	ldr	r1, [r3, #16]
 8000e1e:	4b3d      	ldr	r3, [pc, #244]	; (8000f14 <HAL_ADC_PollForConversion+0x200>)
 8000e20:	400b      	ands	r3, r1
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d106      	bne.n	8000e34 <HAL_ADC_PollForConversion+0x120>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	68d9      	ldr	r1, [r3, #12]
 8000e2c:	4b3a      	ldr	r3, [pc, #232]	; (8000f18 <HAL_ADC_PollForConversion+0x204>)
 8000e2e:	400b      	ands	r3, r1
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00d      	beq.n	8000e50 <HAL_ADC_PollForConversion+0x13c>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	6919      	ldr	r1, [r3, #16]
 8000e3a:	4b38      	ldr	r3, [pc, #224]	; (8000f1c <HAL_ADC_PollForConversion+0x208>)
 8000e3c:	400b      	ands	r3, r1
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d108      	bne.n	8000e54 <HAL_ADC_PollForConversion+0x140>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	68d9      	ldr	r1, [r3, #12]
 8000e48:	4b34      	ldr	r3, [pc, #208]	; (8000f1c <HAL_ADC_PollForConversion+0x208>)
 8000e4a:	400b      	ands	r3, r1
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d101      	bne.n	8000e54 <HAL_ADC_PollForConversion+0x140>
 8000e50:	2354      	movs	r3, #84	; 0x54
 8000e52:	e000      	b.n	8000e56 <HAL_ADC_PollForConversion+0x142>
 8000e54:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000e56:	fb02 f303 	mul.w	r3, r2, r3
 8000e5a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e5c:	e021      	b.n	8000ea2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e64:	d01a      	beq.n	8000e9c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d007      	beq.n	8000e7c <HAL_ADC_PollForConversion+0x168>
 8000e6c:	f7ff fdc2 	bl	80009f4 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d20f      	bcs.n	8000e9c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d90b      	bls.n	8000e9c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e88:	f043 0204 	orr.w	r2, r3, #4
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e030      	b.n	8000efe <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d8d9      	bhi.n	8000e5e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f06f 0212 	mvn.w	r2, #18
 8000eb2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000eca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000ece:	d115      	bne.n	8000efc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d111      	bne.n	8000efc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000edc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d105      	bne.n	8000efc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef4:	f043 0201 	orr.w	r2, r3, #1
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	24924924 	.word	0x24924924
 8000f10:	00924924 	.word	0x00924924
 8000f14:	12492492 	.word	0x12492492
 8000f18:	00492492 	.word	0x00492492
 8000f1c:	00249249 	.word	0x00249249

08000f20 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr

08000f38 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f42:	2300      	movs	r3, #0
 8000f44:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d101      	bne.n	8000f58 <HAL_ADC_ConfigChannel+0x20>
 8000f54:	2302      	movs	r3, #2
 8000f56:	e0dc      	b.n	8001112 <HAL_ADC_ConfigChannel+0x1da>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2b06      	cmp	r3, #6
 8000f66:	d81c      	bhi.n	8000fa2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	4613      	mov	r3, r2
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	4413      	add	r3, r2
 8000f78:	3b05      	subs	r3, #5
 8000f7a:	221f      	movs	r2, #31
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	4019      	ands	r1, r3
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	6818      	ldr	r0, [r3, #0]
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685a      	ldr	r2, [r3, #4]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	4413      	add	r3, r2
 8000f92:	3b05      	subs	r3, #5
 8000f94:	fa00 f203 	lsl.w	r2, r0, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	635a      	str	r2, [r3, #52]	; 0x34
 8000fa0:	e03c      	b.n	800101c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b0c      	cmp	r3, #12
 8000fa8:	d81c      	bhi.n	8000fe4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	3b23      	subs	r3, #35	; 0x23
 8000fbc:	221f      	movs	r2, #31
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	4019      	ands	r1, r3
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	6818      	ldr	r0, [r3, #0]
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	4413      	add	r3, r2
 8000fd4:	3b23      	subs	r3, #35	; 0x23
 8000fd6:	fa00 f203 	lsl.w	r2, r0, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	631a      	str	r2, [r3, #48]	; 0x30
 8000fe2:	e01b      	b.n	800101c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	3b41      	subs	r3, #65	; 0x41
 8000ff6:	221f      	movs	r2, #31
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	4019      	ands	r1, r3
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685a      	ldr	r2, [r3, #4]
 8001008:	4613      	mov	r3, r2
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	4413      	add	r3, r2
 800100e:	3b41      	subs	r3, #65	; 0x41
 8001010:	fa00 f203 	lsl.w	r2, r0, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	430a      	orrs	r2, r1
 800101a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b09      	cmp	r3, #9
 8001022:	d91c      	bls.n	800105e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68d9      	ldr	r1, [r3, #12]
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	4613      	mov	r3, r2
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	4413      	add	r3, r2
 8001034:	3b1e      	subs	r3, #30
 8001036:	2207      	movs	r2, #7
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	4019      	ands	r1, r3
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	6898      	ldr	r0, [r3, #8]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4613      	mov	r3, r2
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	4413      	add	r3, r2
 800104e:	3b1e      	subs	r3, #30
 8001050:	fa00 f203 	lsl.w	r2, r0, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	430a      	orrs	r2, r1
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	e019      	b.n	8001092 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	6919      	ldr	r1, [r3, #16]
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4613      	mov	r3, r2
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	4413      	add	r3, r2
 800106e:	2207      	movs	r2, #7
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	4019      	ands	r1, r3
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	6898      	ldr	r0, [r3, #8]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4613      	mov	r3, r2
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4413      	add	r3, r2
 8001086:	fa00 f203 	lsl.w	r2, r0, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	430a      	orrs	r2, r1
 8001090:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2b10      	cmp	r3, #16
 8001098:	d003      	beq.n	80010a2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800109e:	2b11      	cmp	r3, #17
 80010a0:	d132      	bne.n	8001108 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a1d      	ldr	r2, [pc, #116]	; (800111c <HAL_ADC_ConfigChannel+0x1e4>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d125      	bne.n	80010f8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d126      	bne.n	8001108 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80010c8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b10      	cmp	r3, #16
 80010d0:	d11a      	bne.n	8001108 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80010d2:	4b13      	ldr	r3, [pc, #76]	; (8001120 <HAL_ADC_ConfigChannel+0x1e8>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a13      	ldr	r2, [pc, #76]	; (8001124 <HAL_ADC_ConfigChannel+0x1ec>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	0c9a      	lsrs	r2, r3, #18
 80010de:	4613      	mov	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010e8:	e002      	b.n	80010f0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	3b01      	subs	r3, #1
 80010ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f9      	bne.n	80010ea <HAL_ADC_ConfigChannel+0x1b2>
 80010f6:	e007      	b.n	8001108 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010fc:	f043 0220 	orr.w	r2, r3, #32
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001110:	7bfb      	ldrb	r3, [r7, #15]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	40012400 	.word	0x40012400
 8001120:	20000000 	.word	0x20000000
 8001124:	431bde83 	.word	0x431bde83

08001128 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b01      	cmp	r3, #1
 8001144:	d040      	beq.n	80011c8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f042 0201 	orr.w	r2, r2, #1
 8001154:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001156:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <ADC_Enable+0xac>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a1f      	ldr	r2, [pc, #124]	; (80011d8 <ADC_Enable+0xb0>)
 800115c:	fba2 2303 	umull	r2, r3, r2, r3
 8001160:	0c9b      	lsrs	r3, r3, #18
 8001162:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001164:	e002      	b.n	800116c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	3b01      	subs	r3, #1
 800116a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f9      	bne.n	8001166 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001172:	f7ff fc3f 	bl	80009f4 <HAL_GetTick>
 8001176:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001178:	e01f      	b.n	80011ba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800117a:	f7ff fc3b 	bl	80009f4 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d918      	bls.n	80011ba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b01      	cmp	r3, #1
 8001194:	d011      	beq.n	80011ba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119a:	f043 0210 	orr.w	r2, r3, #16
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a6:	f043 0201 	orr.w	r2, r3, #1
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e007      	b.n	80011ca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d1d8      	bne.n	800117a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000000 	.word	0x20000000
 80011d8:	431bde83 	.word	0x431bde83

080011dc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d12e      	bne.n	8001254 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f022 0201 	bic.w	r2, r2, #1
 8001204:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001206:	f7ff fbf5 	bl	80009f4 <HAL_GetTick>
 800120a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800120c:	e01b      	b.n	8001246 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800120e:	f7ff fbf1 	bl	80009f4 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d914      	bls.n	8001246 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	2b01      	cmp	r3, #1
 8001228:	d10d      	bne.n	8001246 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122e:	f043 0210 	orr.w	r2, r3, #16
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123a:	f043 0201 	orr.w	r2, r3, #1
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e007      	b.n	8001256 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	2b01      	cmp	r3, #1
 8001252:	d0dc      	beq.n	800120e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800127c:	4013      	ands	r3, r2
 800127e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800128c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001292:	4a04      	ldr	r2, [pc, #16]	; (80012a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	60d3      	str	r3, [r2, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	0a1b      	lsrs	r3, r3, #8
 80012b2:	f003 0307 	and.w	r3, r3, #7
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	db0b      	blt.n	80012ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	f003 021f 	and.w	r2, r3, #31
 80012dc:	4906      	ldr	r1, [pc, #24]	; (80012f8 <__NVIC_EnableIRQ+0x34>)
 80012de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e2:	095b      	lsrs	r3, r3, #5
 80012e4:	2001      	movs	r0, #1
 80012e6:	fa00 f202 	lsl.w	r2, r0, r2
 80012ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	2b00      	cmp	r3, #0
 800130e:	db0a      	blt.n	8001326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	490c      	ldr	r1, [pc, #48]	; (8001348 <__NVIC_SetPriority+0x4c>)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	440b      	add	r3, r1
 8001320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001324:	e00a      	b.n	800133c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4908      	ldr	r1, [pc, #32]	; (800134c <__NVIC_SetPriority+0x50>)
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000e100 	.word	0xe000e100
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	; 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2b04      	cmp	r3, #4
 800136c:	bf28      	it	cs
 800136e:	2304      	movcs	r3, #4
 8001370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3304      	adds	r3, #4
 8001376:	2b06      	cmp	r3, #6
 8001378:	d902      	bls.n	8001380 <NVIC_EncodePriority+0x30>
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3b03      	subs	r3, #3
 800137e:	e000      	b.n	8001382 <NVIC_EncodePriority+0x32>
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	4313      	orrs	r3, r2
         );
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3724      	adds	r7, #36	; 0x24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr

080013b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3b01      	subs	r3, #1
 80013c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013c4:	d301      	bcc.n	80013ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013c6:	2301      	movs	r3, #1
 80013c8:	e00f      	b.n	80013ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ca:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <SysTick_Config+0x40>)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013d2:	210f      	movs	r1, #15
 80013d4:	f04f 30ff 	mov.w	r0, #4294967295
 80013d8:	f7ff ff90 	bl	80012fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <SysTick_Config+0x40>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013e2:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <SysTick_Config+0x40>)
 80013e4:	2207      	movs	r2, #7
 80013e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	e000e010 	.word	0xe000e010

080013f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff ff2d 	bl	8001260 <__NVIC_SetPriorityGrouping>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800140e:	b580      	push	{r7, lr}
 8001410:	b086      	sub	sp, #24
 8001412:	af00      	add	r7, sp, #0
 8001414:	4603      	mov	r3, r0
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	607a      	str	r2, [r7, #4]
 800141a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001420:	f7ff ff42 	bl	80012a8 <__NVIC_GetPriorityGrouping>
 8001424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	68b9      	ldr	r1, [r7, #8]
 800142a:	6978      	ldr	r0, [r7, #20]
 800142c:	f7ff ff90 	bl	8001350 <NVIC_EncodePriority>
 8001430:	4602      	mov	r2, r0
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001436:	4611      	mov	r1, r2
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff5f 	bl	80012fc <__NVIC_SetPriority>
}
 800143e:	bf00      	nop
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff35 	bl	80012c4 <__NVIC_EnableIRQ>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff ffa2 	bl	80013b4 <SysTick_Config>
 8001470:	4603      	mov	r3, r0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800147c:	b480      	push	{r7}
 800147e:	b08b      	sub	sp, #44	; 0x2c
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001486:	2300      	movs	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800148e:	e169      	b.n	8001764 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001490:	2201      	movs	r2, #1
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	69fa      	ldr	r2, [r7, #28]
 80014a0:	4013      	ands	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	f040 8158 	bne.w	800175e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4a9a      	ldr	r2, [pc, #616]	; (800171c <HAL_GPIO_Init+0x2a0>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d05e      	beq.n	8001576 <HAL_GPIO_Init+0xfa>
 80014b8:	4a98      	ldr	r2, [pc, #608]	; (800171c <HAL_GPIO_Init+0x2a0>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d875      	bhi.n	80015aa <HAL_GPIO_Init+0x12e>
 80014be:	4a98      	ldr	r2, [pc, #608]	; (8001720 <HAL_GPIO_Init+0x2a4>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d058      	beq.n	8001576 <HAL_GPIO_Init+0xfa>
 80014c4:	4a96      	ldr	r2, [pc, #600]	; (8001720 <HAL_GPIO_Init+0x2a4>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d86f      	bhi.n	80015aa <HAL_GPIO_Init+0x12e>
 80014ca:	4a96      	ldr	r2, [pc, #600]	; (8001724 <HAL_GPIO_Init+0x2a8>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d052      	beq.n	8001576 <HAL_GPIO_Init+0xfa>
 80014d0:	4a94      	ldr	r2, [pc, #592]	; (8001724 <HAL_GPIO_Init+0x2a8>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d869      	bhi.n	80015aa <HAL_GPIO_Init+0x12e>
 80014d6:	4a94      	ldr	r2, [pc, #592]	; (8001728 <HAL_GPIO_Init+0x2ac>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d04c      	beq.n	8001576 <HAL_GPIO_Init+0xfa>
 80014dc:	4a92      	ldr	r2, [pc, #584]	; (8001728 <HAL_GPIO_Init+0x2ac>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d863      	bhi.n	80015aa <HAL_GPIO_Init+0x12e>
 80014e2:	4a92      	ldr	r2, [pc, #584]	; (800172c <HAL_GPIO_Init+0x2b0>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d046      	beq.n	8001576 <HAL_GPIO_Init+0xfa>
 80014e8:	4a90      	ldr	r2, [pc, #576]	; (800172c <HAL_GPIO_Init+0x2b0>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d85d      	bhi.n	80015aa <HAL_GPIO_Init+0x12e>
 80014ee:	2b12      	cmp	r3, #18
 80014f0:	d82a      	bhi.n	8001548 <HAL_GPIO_Init+0xcc>
 80014f2:	2b12      	cmp	r3, #18
 80014f4:	d859      	bhi.n	80015aa <HAL_GPIO_Init+0x12e>
 80014f6:	a201      	add	r2, pc, #4	; (adr r2, 80014fc <HAL_GPIO_Init+0x80>)
 80014f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fc:	08001577 	.word	0x08001577
 8001500:	08001551 	.word	0x08001551
 8001504:	08001563 	.word	0x08001563
 8001508:	080015a5 	.word	0x080015a5
 800150c:	080015ab 	.word	0x080015ab
 8001510:	080015ab 	.word	0x080015ab
 8001514:	080015ab 	.word	0x080015ab
 8001518:	080015ab 	.word	0x080015ab
 800151c:	080015ab 	.word	0x080015ab
 8001520:	080015ab 	.word	0x080015ab
 8001524:	080015ab 	.word	0x080015ab
 8001528:	080015ab 	.word	0x080015ab
 800152c:	080015ab 	.word	0x080015ab
 8001530:	080015ab 	.word	0x080015ab
 8001534:	080015ab 	.word	0x080015ab
 8001538:	080015ab 	.word	0x080015ab
 800153c:	080015ab 	.word	0x080015ab
 8001540:	08001559 	.word	0x08001559
 8001544:	0800156d 	.word	0x0800156d
 8001548:	4a79      	ldr	r2, [pc, #484]	; (8001730 <HAL_GPIO_Init+0x2b4>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d013      	beq.n	8001576 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800154e:	e02c      	b.n	80015aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	623b      	str	r3, [r7, #32]
          break;
 8001556:	e029      	b.n	80015ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	3304      	adds	r3, #4
 800155e:	623b      	str	r3, [r7, #32]
          break;
 8001560:	e024      	b.n	80015ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	3308      	adds	r3, #8
 8001568:	623b      	str	r3, [r7, #32]
          break;
 800156a:	e01f      	b.n	80015ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	330c      	adds	r3, #12
 8001572:	623b      	str	r3, [r7, #32]
          break;
 8001574:	e01a      	b.n	80015ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d102      	bne.n	8001584 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800157e:	2304      	movs	r3, #4
 8001580:	623b      	str	r3, [r7, #32]
          break;
 8001582:	e013      	b.n	80015ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d105      	bne.n	8001598 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800158c:	2308      	movs	r3, #8
 800158e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	69fa      	ldr	r2, [r7, #28]
 8001594:	611a      	str	r2, [r3, #16]
          break;
 8001596:	e009      	b.n	80015ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001598:	2308      	movs	r3, #8
 800159a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	69fa      	ldr	r2, [r7, #28]
 80015a0:	615a      	str	r2, [r3, #20]
          break;
 80015a2:	e003      	b.n	80015ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015a4:	2300      	movs	r3, #0
 80015a6:	623b      	str	r3, [r7, #32]
          break;
 80015a8:	e000      	b.n	80015ac <HAL_GPIO_Init+0x130>
          break;
 80015aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	2bff      	cmp	r3, #255	; 0xff
 80015b0:	d801      	bhi.n	80015b6 <HAL_GPIO_Init+0x13a>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	e001      	b.n	80015ba <HAL_GPIO_Init+0x13e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3304      	adds	r3, #4
 80015ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	2bff      	cmp	r3, #255	; 0xff
 80015c0:	d802      	bhi.n	80015c8 <HAL_GPIO_Init+0x14c>
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	e002      	b.n	80015ce <HAL_GPIO_Init+0x152>
 80015c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ca:	3b08      	subs	r3, #8
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	210f      	movs	r1, #15
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	fa01 f303 	lsl.w	r3, r1, r3
 80015dc:	43db      	mvns	r3, r3
 80015de:	401a      	ands	r2, r3
 80015e0:	6a39      	ldr	r1, [r7, #32]
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	fa01 f303 	lsl.w	r3, r1, r3
 80015e8:	431a      	orrs	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f000 80b1 	beq.w	800175e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015fc:	4b4d      	ldr	r3, [pc, #308]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a4c      	ldr	r2, [pc, #304]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 8001602:	f043 0301 	orr.w	r3, r3, #1
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b4a      	ldr	r3, [pc, #296]	; (8001734 <HAL_GPIO_Init+0x2b8>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001614:	4a48      	ldr	r2, [pc, #288]	; (8001738 <HAL_GPIO_Init+0x2bc>)
 8001616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001618:	089b      	lsrs	r3, r3, #2
 800161a:	3302      	adds	r3, #2
 800161c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001620:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001624:	f003 0303 	and.w	r3, r3, #3
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	220f      	movs	r2, #15
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	4013      	ands	r3, r2
 8001636:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a40      	ldr	r2, [pc, #256]	; (800173c <HAL_GPIO_Init+0x2c0>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d013      	beq.n	8001668 <HAL_GPIO_Init+0x1ec>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4a3f      	ldr	r2, [pc, #252]	; (8001740 <HAL_GPIO_Init+0x2c4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d00d      	beq.n	8001664 <HAL_GPIO_Init+0x1e8>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a3e      	ldr	r2, [pc, #248]	; (8001744 <HAL_GPIO_Init+0x2c8>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d007      	beq.n	8001660 <HAL_GPIO_Init+0x1e4>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a3d      	ldr	r2, [pc, #244]	; (8001748 <HAL_GPIO_Init+0x2cc>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d101      	bne.n	800165c <HAL_GPIO_Init+0x1e0>
 8001658:	2303      	movs	r3, #3
 800165a:	e006      	b.n	800166a <HAL_GPIO_Init+0x1ee>
 800165c:	2304      	movs	r3, #4
 800165e:	e004      	b.n	800166a <HAL_GPIO_Init+0x1ee>
 8001660:	2302      	movs	r3, #2
 8001662:	e002      	b.n	800166a <HAL_GPIO_Init+0x1ee>
 8001664:	2301      	movs	r3, #1
 8001666:	e000      	b.n	800166a <HAL_GPIO_Init+0x1ee>
 8001668:	2300      	movs	r3, #0
 800166a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800166c:	f002 0203 	and.w	r2, r2, #3
 8001670:	0092      	lsls	r2, r2, #2
 8001672:	4093      	lsls	r3, r2
 8001674:	68fa      	ldr	r2, [r7, #12]
 8001676:	4313      	orrs	r3, r2
 8001678:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800167a:	492f      	ldr	r1, [pc, #188]	; (8001738 <HAL_GPIO_Init+0x2bc>)
 800167c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167e:	089b      	lsrs	r3, r3, #2
 8001680:	3302      	adds	r3, #2
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d006      	beq.n	80016a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001694:	4b2d      	ldr	r3, [pc, #180]	; (800174c <HAL_GPIO_Init+0x2d0>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	492c      	ldr	r1, [pc, #176]	; (800174c <HAL_GPIO_Init+0x2d0>)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	4313      	orrs	r3, r2
 800169e:	600b      	str	r3, [r1, #0]
 80016a0:	e006      	b.n	80016b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016a2:	4b2a      	ldr	r3, [pc, #168]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	43db      	mvns	r3, r3
 80016aa:	4928      	ldr	r1, [pc, #160]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016ac:	4013      	ands	r3, r2
 80016ae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d006      	beq.n	80016ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016bc:	4b23      	ldr	r3, [pc, #140]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016be:	685a      	ldr	r2, [r3, #4]
 80016c0:	4922      	ldr	r1, [pc, #136]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	604b      	str	r3, [r1, #4]
 80016c8:	e006      	b.n	80016d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016ca:	4b20      	ldr	r3, [pc, #128]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	43db      	mvns	r3, r3
 80016d2:	491e      	ldr	r1, [pc, #120]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d006      	beq.n	80016f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016e4:	4b19      	ldr	r3, [pc, #100]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	4918      	ldr	r1, [pc, #96]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	608b      	str	r3, [r1, #8]
 80016f0:	e006      	b.n	8001700 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016f2:	4b16      	ldr	r3, [pc, #88]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	43db      	mvns	r3, r3
 80016fa:	4914      	ldr	r1, [pc, #80]	; (800174c <HAL_GPIO_Init+0x2d0>)
 80016fc:	4013      	ands	r3, r2
 80016fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d021      	beq.n	8001750 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800170c:	4b0f      	ldr	r3, [pc, #60]	; (800174c <HAL_GPIO_Init+0x2d0>)
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	490e      	ldr	r1, [pc, #56]	; (800174c <HAL_GPIO_Init+0x2d0>)
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	60cb      	str	r3, [r1, #12]
 8001718:	e021      	b.n	800175e <HAL_GPIO_Init+0x2e2>
 800171a:	bf00      	nop
 800171c:	10320000 	.word	0x10320000
 8001720:	10310000 	.word	0x10310000
 8001724:	10220000 	.word	0x10220000
 8001728:	10210000 	.word	0x10210000
 800172c:	10120000 	.word	0x10120000
 8001730:	10110000 	.word	0x10110000
 8001734:	40021000 	.word	0x40021000
 8001738:	40010000 	.word	0x40010000
 800173c:	40010800 	.word	0x40010800
 8001740:	40010c00 	.word	0x40010c00
 8001744:	40011000 	.word	0x40011000
 8001748:	40011400 	.word	0x40011400
 800174c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <HAL_GPIO_Init+0x304>)
 8001752:	68da      	ldr	r2, [r3, #12]
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	43db      	mvns	r3, r3
 8001758:	4909      	ldr	r1, [pc, #36]	; (8001780 <HAL_GPIO_Init+0x304>)
 800175a:	4013      	ands	r3, r2
 800175c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	3301      	adds	r3, #1
 8001762:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	fa22 f303 	lsr.w	r3, r2, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	f47f ae8e 	bne.w	8001490 <HAL_GPIO_Init+0x14>
  }
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop
 8001778:	372c      	adds	r7, #44	; 0x2c
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40010400 	.word	0x40010400

08001784 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]
 8001790:	4613      	mov	r3, r2
 8001792:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001794:	787b      	ldrb	r3, [r7, #1]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800179a:	887a      	ldrh	r2, [r7, #2]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017a0:	e003      	b.n	80017aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	041a      	lsls	r2, r3, #16
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	611a      	str	r2, [r3, #16]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr

080017b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80017be:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80017c0:	695a      	ldr	r2, [r3, #20]
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	4013      	ands	r3, r2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80017ca:	4a05      	ldr	r2, [pc, #20]	; (80017e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80017cc:	88fb      	ldrh	r3, [r7, #6]
 80017ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80017d0:	88fb      	ldrh	r3, [r7, #6]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f806 	bl	80017e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40010400 	.word	0x40010400

080017e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e272      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8087 	beq.w	8001926 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001818:	4b92      	ldr	r3, [pc, #584]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f003 030c 	and.w	r3, r3, #12
 8001820:	2b04      	cmp	r3, #4
 8001822:	d00c      	beq.n	800183e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001824:	4b8f      	ldr	r3, [pc, #572]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 030c 	and.w	r3, r3, #12
 800182c:	2b08      	cmp	r3, #8
 800182e:	d112      	bne.n	8001856 <HAL_RCC_OscConfig+0x5e>
 8001830:	4b8c      	ldr	r3, [pc, #560]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800183c:	d10b      	bne.n	8001856 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183e:	4b89      	ldr	r3, [pc, #548]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d06c      	beq.n	8001924 <HAL_RCC_OscConfig+0x12c>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d168      	bne.n	8001924 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e24c      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800185e:	d106      	bne.n	800186e <HAL_RCC_OscConfig+0x76>
 8001860:	4b80      	ldr	r3, [pc, #512]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a7f      	ldr	r2, [pc, #508]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	e02e      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10c      	bne.n	8001890 <HAL_RCC_OscConfig+0x98>
 8001876:	4b7b      	ldr	r3, [pc, #492]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a7a      	ldr	r2, [pc, #488]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800187c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	4b78      	ldr	r3, [pc, #480]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a77      	ldr	r2, [pc, #476]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e01d      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001898:	d10c      	bne.n	80018b4 <HAL_RCC_OscConfig+0xbc>
 800189a:	4b72      	ldr	r3, [pc, #456]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a71      	ldr	r2, [pc, #452]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b6f      	ldr	r3, [pc, #444]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a6e      	ldr	r2, [pc, #440]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e00b      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 80018b4:	4b6b      	ldr	r3, [pc, #428]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a6a      	ldr	r2, [pc, #424]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b68      	ldr	r3, [pc, #416]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a67      	ldr	r2, [pc, #412]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff f88e 	bl	80009f4 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff f88a 	bl	80009f4 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e200      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b5d      	ldr	r3, [pc, #372]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xe4>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff f87a 	bl	80009f4 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff f876 	bl	80009f4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b64      	cmp	r3, #100	; 0x64
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e1ec      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001916:	4b53      	ldr	r3, [pc, #332]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x10c>
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d063      	beq.n	80019fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001932:	4b4c      	ldr	r3, [pc, #304]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800193e:	4b49      	ldr	r3, [pc, #292]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	2b08      	cmp	r3, #8
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x18c>
 800194a:	4b46      	ldr	r3, [pc, #280]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b43      	ldr	r3, [pc, #268]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x176>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1c0      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b3d      	ldr	r3, [pc, #244]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4939      	ldr	r1, [pc, #228]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b36      	ldr	r3, [pc, #216]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff f82f 	bl	80009f4 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff f82b 	bl	80009f4 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1a1      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4927      	ldr	r1, [pc, #156]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7ff f80e 	bl	80009f4 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff f80a 	bl	80009f4 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e180      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d03a      	beq.n	8001a7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d019      	beq.n	8001a42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a14:	f7fe ffee 	bl	80009f4 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7fe ffea 	bl	80009f4 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e160      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f000 fad8 	bl	8001ff0 <RCC_Delay>
 8001a40:	e01c      	b.n	8001a7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a48:	f7fe ffd4 	bl	80009f4 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a4e:	e00f      	b.n	8001a70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a50:	f7fe ffd0 	bl	80009f4 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d908      	bls.n	8001a70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e146      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	42420000 	.word	0x42420000
 8001a6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a70:	4b92      	ldr	r3, [pc, #584]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1e9      	bne.n	8001a50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 80a6 	beq.w	8001bd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a8e:	4b8b      	ldr	r3, [pc, #556]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10d      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9a:	4b88      	ldr	r3, [pc, #544]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a87      	ldr	r2, [pc, #540]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b85      	ldr	r3, [pc, #532]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab6:	4b82      	ldr	r3, [pc, #520]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d118      	bne.n	8001af4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac2:	4b7f      	ldr	r3, [pc, #508]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a7e      	ldr	r2, [pc, #504]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ace:	f7fe ff91 	bl	80009f4 <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad6:	f7fe ff8d 	bl	80009f4 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b64      	cmp	r3, #100	; 0x64
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e103      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae8:	4b75      	ldr	r3, [pc, #468]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0f0      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d106      	bne.n	8001b0a <HAL_RCC_OscConfig+0x312>
 8001afc:	4b6f      	ldr	r3, [pc, #444]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	4a6e      	ldr	r2, [pc, #440]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6213      	str	r3, [r2, #32]
 8001b08:	e02d      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10c      	bne.n	8001b2c <HAL_RCC_OscConfig+0x334>
 8001b12:	4b6a      	ldr	r3, [pc, #424]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a69      	ldr	r2, [pc, #420]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	f023 0301 	bic.w	r3, r3, #1
 8001b1c:	6213      	str	r3, [r2, #32]
 8001b1e:	4b67      	ldr	r3, [pc, #412]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4a66      	ldr	r2, [pc, #408]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	f023 0304 	bic.w	r3, r3, #4
 8001b28:	6213      	str	r3, [r2, #32]
 8001b2a:	e01c      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b05      	cmp	r3, #5
 8001b32:	d10c      	bne.n	8001b4e <HAL_RCC_OscConfig+0x356>
 8001b34:	4b61      	ldr	r3, [pc, #388]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	4a60      	ldr	r2, [pc, #384]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	f043 0304 	orr.w	r3, r3, #4
 8001b3e:	6213      	str	r3, [r2, #32]
 8001b40:	4b5e      	ldr	r3, [pc, #376]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4a5d      	ldr	r2, [pc, #372]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	6213      	str	r3, [r2, #32]
 8001b4c:	e00b      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b4e:	4b5b      	ldr	r3, [pc, #364]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	4a5a      	ldr	r2, [pc, #360]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	f023 0301 	bic.w	r3, r3, #1
 8001b58:	6213      	str	r3, [r2, #32]
 8001b5a:	4b58      	ldr	r3, [pc, #352]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	4a57      	ldr	r2, [pc, #348]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b60:	f023 0304 	bic.w	r3, r3, #4
 8001b64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d015      	beq.n	8001b9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7fe ff41 	bl	80009f4 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b74:	e00a      	b.n	8001b8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b76:	f7fe ff3d 	bl	80009f4 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e0b1      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8c:	4b4b      	ldr	r3, [pc, #300]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0ee      	beq.n	8001b76 <HAL_RCC_OscConfig+0x37e>
 8001b98:	e014      	b.n	8001bc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9a:	f7fe ff2b 	bl	80009f4 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba0:	e00a      	b.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba2:	f7fe ff27 	bl	80009f4 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e09b      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb8:	4b40      	ldr	r3, [pc, #256]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1ee      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d105      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bca:	4b3c      	ldr	r3, [pc, #240]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a3b      	ldr	r2, [pc, #236]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 8087 	beq.w	8001cee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be0:	4b36      	ldr	r3, [pc, #216]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 030c 	and.w	r3, r3, #12
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d061      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d146      	bne.n	8001c82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf4:	4b33      	ldr	r3, [pc, #204]	; (8001cc4 <HAL_RCC_OscConfig+0x4cc>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfa:	f7fe fefb 	bl	80009f4 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c02:	f7fe fef7 	bl	80009f4 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e06d      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c14:	4b29      	ldr	r3, [pc, #164]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f0      	bne.n	8001c02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c28:	d108      	bne.n	8001c3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c2a:	4b24      	ldr	r3, [pc, #144]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	4921      	ldr	r1, [pc, #132]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c3c:	4b1f      	ldr	r3, [pc, #124]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a19      	ldr	r1, [r3, #32]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	430b      	orrs	r3, r1
 8001c4e:	491b      	ldr	r1, [pc, #108]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c54:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_RCC_OscConfig+0x4cc>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7fe fecb 	bl	80009f4 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c62:	f7fe fec7 	bl	80009f4 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e03d      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c74:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f0      	beq.n	8001c62 <HAL_RCC_OscConfig+0x46a>
 8001c80:	e035      	b.n	8001cee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <HAL_RCC_OscConfig+0x4cc>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7fe feb4 	bl	80009f4 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c90:	f7fe feb0 	bl	80009f4 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e026      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f0      	bne.n	8001c90 <HAL_RCC_OscConfig+0x498>
 8001cae:	e01e      	b.n	8001cee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d107      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e019      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40007000 	.word	0x40007000
 8001cc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <HAL_RCC_OscConfig+0x500>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d106      	bne.n	8001cea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d001      	beq.n	8001cee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0d0      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b6a      	ldr	r3, [pc, #424]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d910      	bls.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b67      	ldr	r3, [pc, #412]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 0207 	bic.w	r2, r3, #7
 8001d26:	4965      	ldr	r1, [pc, #404]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b63      	ldr	r3, [pc, #396]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0b8      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d020      	beq.n	8001d8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d58:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a58      	ldr	r2, [pc, #352]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d70:	4b53      	ldr	r3, [pc, #332]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a52      	ldr	r2, [pc, #328]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d7c:	4b50      	ldr	r3, [pc, #320]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	494d      	ldr	r1, [pc, #308]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d040      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d115      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e07f      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d107      	bne.n	8001dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d109      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e073      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	4b3d      	ldr	r3, [pc, #244]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e06b      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dda:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f023 0203 	bic.w	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	4936      	ldr	r1, [pc, #216]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dec:	f7fe fe02 	bl	80009f4 <HAL_GetTick>
 8001df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	e00a      	b.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df4:	f7fe fdfe 	bl	80009f4 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e053      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0a:	4b2d      	ldr	r3, [pc, #180]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 020c 	and.w	r2, r3, #12
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d1eb      	bne.n	8001df4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e1c:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d210      	bcs.n	8001e4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2a:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f023 0207 	bic.w	r2, r3, #7
 8001e32:	4922      	ldr	r1, [pc, #136]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e3a:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e032      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d008      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	4916      	ldr	r1, [pc, #88]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d009      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e76:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	490e      	ldr	r1, [pc, #56]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e8a:	f000 f821 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	490a      	ldr	r1, [pc, #40]	; (8001ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8001e9c:	5ccb      	ldrb	r3, [r1, r3]
 8001e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea2:	4a09      	ldr	r2, [pc, #36]	; (8001ec8 <HAL_RCC_ClockConfig+0x1cc>)
 8001ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_RCC_ClockConfig+0x1d0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe fd60 	bl	8000970 <HAL_InitTick>

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	080041fc 	.word	0x080041fc
 8001ec8:	20000000 	.word	0x20000000
 8001ecc:	20000004 	.word	0x20000004

08001ed0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed0:	b490      	push	{r4, r7}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ed6:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <HAL_RCC_GetSysClockFreq+0xac>)
 8001ed8:	1d3c      	adds	r4, r7, #4
 8001eda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ee0:	f240 2301 	movw	r3, #513	; 0x201
 8001ee4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001efa:	4b21      	ldr	r3, [pc, #132]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d002      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x40>
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d003      	beq.n	8001f16 <HAL_RCC_GetSysClockFreq+0x46>
 8001f0e:	e02b      	b.n	8001f68 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f10:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f12:	623b      	str	r3, [r7, #32]
      break;
 8001f14:	e02b      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	0c9b      	lsrs	r3, r3, #18
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	3328      	adds	r3, #40	; 0x28
 8001f20:	443b      	add	r3, r7
 8001f22:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f26:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d012      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f32:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	0c5b      	lsrs	r3, r3, #17
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	3328      	adds	r3, #40	; 0x28
 8001f3e:	443b      	add	r3, r7
 8001f40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f4a:	fb03 f202 	mul.w	r2, r3, r2
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
 8001f56:	e004      	b.n	8001f62 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	4a0b      	ldr	r2, [pc, #44]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f5c:	fb02 f303 	mul.w	r3, r2, r3
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f64:	623b      	str	r3, [r7, #32]
      break;
 8001f66:	e002      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f6a:	623b      	str	r3, [r7, #32]
      break;
 8001f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3728      	adds	r7, #40	; 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc90      	pop	{r4, r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	080041dc 	.word	0x080041dc
 8001f80:	40021000 	.word	0x40021000
 8001f84:	007a1200 	.word	0x007a1200
 8001f88:	003d0900 	.word	0x003d0900

08001f8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f90:	4b02      	ldr	r3, [pc, #8]	; (8001f9c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f92:	681b      	ldr	r3, [r3, #0]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	20000000 	.word	0x20000000

08001fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fa4:	f7ff fff2 	bl	8001f8c <HAL_RCC_GetHCLKFreq>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	0a1b      	lsrs	r3, r3, #8
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	4903      	ldr	r1, [pc, #12]	; (8001fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	0800420c 	.word	0x0800420c

08001fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fcc:	f7ff ffde 	bl	8001f8c <HAL_RCC_GetHCLKFreq>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	0adb      	lsrs	r3, r3, #11
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	4903      	ldr	r1, [pc, #12]	; (8001fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fde:	5ccb      	ldrb	r3, [r1, r3]
 8001fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	0800420c 	.word	0x0800420c

08001ff0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <RCC_Delay+0x34>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <RCC_Delay+0x38>)
 8001ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8002002:	0a5b      	lsrs	r3, r3, #9
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	fb02 f303 	mul.w	r3, r2, r3
 800200a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800200c:	bf00      	nop
  }
  while (Delay --);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1e5a      	subs	r2, r3, #1
 8002012:	60fa      	str	r2, [r7, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1f9      	bne.n	800200c <RCC_Delay+0x1c>
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr
 8002024:	20000000 	.word	0x20000000
 8002028:	10624dd3 	.word	0x10624dd3

0800202c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002034:	2300      	movs	r3, #0
 8002036:	613b      	str	r3, [r7, #16]
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b00      	cmp	r3, #0
 8002046:	d07d      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002048:	2300      	movs	r3, #0
 800204a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800204c:	4b4f      	ldr	r3, [pc, #316]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10d      	bne.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002058:	4b4c      	ldr	r3, [pc, #304]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	4a4b      	ldr	r2, [pc, #300]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002062:	61d3      	str	r3, [r2, #28]
 8002064:	4b49      	ldr	r3, [pc, #292]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002070:	2301      	movs	r3, #1
 8002072:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002074:	4b46      	ldr	r3, [pc, #280]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207c:	2b00      	cmp	r3, #0
 800207e:	d118      	bne.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002080:	4b43      	ldr	r3, [pc, #268]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a42      	ldr	r2, [pc, #264]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800208c:	f7fe fcb2 	bl	80009f4 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002092:	e008      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002094:	f7fe fcae 	bl	80009f4 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	; 0x64
 80020a0:	d901      	bls.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e06d      	b.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a6:	4b3a      	ldr	r3, [pc, #232]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f0      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d02e      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d027      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020d0:	4b2e      	ldr	r3, [pc, #184]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020da:	4b2e      	ldr	r3, [pc, #184]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020dc:	2201      	movs	r2, #1
 80020de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020e0:	4b2c      	ldr	r3, [pc, #176]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020e6:	4a29      	ldr	r2, [pc, #164]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d014      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f6:	f7fe fc7d 	bl	80009f4 <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020fc:	e00a      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020fe:	f7fe fc79 	bl	80009f4 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	f241 3288 	movw	r2, #5000	; 0x1388
 800210c:	4293      	cmp	r3, r2
 800210e:	d901      	bls.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e036      	b.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002114:	4b1d      	ldr	r3, [pc, #116]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0ee      	beq.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002120:	4b1a      	ldr	r3, [pc, #104]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	4917      	ldr	r1, [pc, #92]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800212e:	4313      	orrs	r3, r2
 8002130:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d105      	bne.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002138:	4b14      	ldr	r3, [pc, #80]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213a:	69db      	ldr	r3, [r3, #28]
 800213c:	4a13      	ldr	r2, [pc, #76]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002142:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d008      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002150:	4b0e      	ldr	r3, [pc, #56]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	490b      	ldr	r1, [pc, #44]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215e:	4313      	orrs	r3, r2
 8002160:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	d008      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800216e:	4b07      	ldr	r3, [pc, #28]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	4904      	ldr	r1, [pc, #16]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800217c:	4313      	orrs	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000
 8002190:	40007000 	.word	0x40007000
 8002194:	42420440 	.word	0x42420440

08002198 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002198:	b590      	push	{r4, r7, lr}
 800219a:	b08d      	sub	sp, #52	; 0x34
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021a0:	4b58      	ldr	r3, [pc, #352]	; (8002304 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80021a2:	f107 040c 	add.w	r4, r7, #12
 80021a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021ac:	f240 2301 	movw	r3, #513	; 0x201
 80021b0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80021b2:	2300      	movs	r3, #0
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
 80021b6:	2300      	movs	r3, #0
 80021b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
 80021c2:	2300      	movs	r3, #0
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b10      	cmp	r3, #16
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b10      	cmp	r3, #16
 80021d0:	f200 808e 	bhi.w	80022f0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d049      	beq.n	800226e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d079      	beq.n	80022d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80021e0:	e086      	b.n	80022f0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80021e2:	4b49      	ldr	r3, [pc, #292]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80021e8:	4b47      	ldr	r3, [pc, #284]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d07f      	beq.n	80022f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	0c9b      	lsrs	r3, r3, #18
 80021f8:	f003 030f 	and.w	r3, r3, #15
 80021fc:	3330      	adds	r3, #48	; 0x30
 80021fe:	443b      	add	r3, r7
 8002200:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002204:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d017      	beq.n	8002240 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002210:	4b3d      	ldr	r3, [pc, #244]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	0c5b      	lsrs	r3, r3, #17
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	3330      	adds	r3, #48	; 0x30
 800221c:	443b      	add	r3, r7
 800221e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002222:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00d      	beq.n	800224a <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800222e:	4a37      	ldr	r2, [pc, #220]	; (800230c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	fbb2 f2f3 	udiv	r2, r2, r3
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	fb02 f303 	mul.w	r3, r2, r3
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800223e:	e004      	b.n	800224a <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	4a33      	ldr	r2, [pc, #204]	; (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002244:	fb02 f303 	mul.w	r3, r2, r3
 8002248:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800224a:	4b2f      	ldr	r3, [pc, #188]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002252:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002256:	d102      	bne.n	800225e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8002258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800225a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800225c:	e04a      	b.n	80022f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800225e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	4a2c      	ldr	r2, [pc, #176]	; (8002314 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8002264:	fba2 2303 	umull	r2, r3, r2, r3
 8002268:	085b      	lsrs	r3, r3, #1
 800226a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800226c:	e042      	b.n	80022f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800226e:	4b26      	ldr	r3, [pc, #152]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800227a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800227e:	d108      	bne.n	8002292 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 800228a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800228e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002290:	e01f      	b.n	80022d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002298:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800229c:	d109      	bne.n	80022b2 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800229e:	4b1a      	ldr	r3, [pc, #104]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80022aa:	f649 4340 	movw	r3, #40000	; 0x9c40
 80022ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80022b0:	e00f      	b.n	80022d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80022bc:	d11c      	bne.n	80022f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80022be:	4b12      	ldr	r3, [pc, #72]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d016      	beq.n	80022f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80022ca:	f24f 4324 	movw	r3, #62500	; 0xf424
 80022ce:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80022d0:	e012      	b.n	80022f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80022d2:	e011      	b.n	80022f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80022d4:	f7ff fe78 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	0b9b      	lsrs	r3, r3, #14
 80022e0:	f003 0303 	and.w	r3, r3, #3
 80022e4:	3301      	adds	r3, #1
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ec:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80022ee:	e004      	b.n	80022fa <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80022f0:	bf00      	nop
 80022f2:	e002      	b.n	80022fa <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80022f4:	bf00      	nop
 80022f6:	e000      	b.n	80022fa <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80022f8:	bf00      	nop
    }
  }
  return (frequency);
 80022fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3734      	adds	r7, #52	; 0x34
 8002300:	46bd      	mov	sp, r7
 8002302:	bd90      	pop	{r4, r7, pc}
 8002304:	080041ec 	.word	0x080041ec
 8002308:	40021000 	.word	0x40021000
 800230c:	007a1200 	.word	0x007a1200
 8002310:	003d0900 	.word	0x003d0900
 8002314:	aaaaaaab 	.word	0xaaaaaaab

08002318 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e041      	b.n	80023ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d106      	bne.n	8002344 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7fe f966 	bl	8000610 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2202      	movs	r2, #2
 8002348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3304      	adds	r3, #4
 8002354:	4619      	mov	r1, r3
 8002356:	4610      	mov	r0, r2
 8002358:	f000 faaa 	bl	80028b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e041      	b.n	800244c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d106      	bne.n	80023e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f839 	bl	8002454 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2202      	movs	r2, #2
 80023e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3304      	adds	r3, #4
 80023f2:	4619      	mov	r1, r3
 80023f4:	4610      	mov	r0, r2
 80023f6:	f000 fa5b 	bl	80028b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
	...

08002468 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d109      	bne.n	800248c <HAL_TIM_PWM_Start+0x24>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b01      	cmp	r3, #1
 8002482:	bf14      	ite	ne
 8002484:	2301      	movne	r3, #1
 8002486:	2300      	moveq	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	e022      	b.n	80024d2 <HAL_TIM_PWM_Start+0x6a>
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	2b04      	cmp	r3, #4
 8002490:	d109      	bne.n	80024a6 <HAL_TIM_PWM_Start+0x3e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b01      	cmp	r3, #1
 800249c:	bf14      	ite	ne
 800249e:	2301      	movne	r3, #1
 80024a0:	2300      	moveq	r3, #0
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	e015      	b.n	80024d2 <HAL_TIM_PWM_Start+0x6a>
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d109      	bne.n	80024c0 <HAL_TIM_PWM_Start+0x58>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	bf14      	ite	ne
 80024b8:	2301      	movne	r3, #1
 80024ba:	2300      	moveq	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	e008      	b.n	80024d2 <HAL_TIM_PWM_Start+0x6a>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	bf14      	ite	ne
 80024cc:	2301      	movne	r3, #1
 80024ce:	2300      	moveq	r3, #0
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e05e      	b.n	8002598 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d104      	bne.n	80024ea <HAL_TIM_PWM_Start+0x82>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024e8:	e013      	b.n	8002512 <HAL_TIM_PWM_Start+0xaa>
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d104      	bne.n	80024fa <HAL_TIM_PWM_Start+0x92>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024f8:	e00b      	b.n	8002512 <HAL_TIM_PWM_Start+0xaa>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d104      	bne.n	800250a <HAL_TIM_PWM_Start+0xa2>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002508:	e003      	b.n	8002512 <HAL_TIM_PWM_Start+0xaa>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2202      	movs	r2, #2
 800250e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2201      	movs	r2, #1
 8002518:	6839      	ldr	r1, [r7, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f000 fc48 	bl	8002db0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1e      	ldr	r2, [pc, #120]	; (80025a0 <HAL_TIM_PWM_Start+0x138>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d107      	bne.n	800253a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a18      	ldr	r2, [pc, #96]	; (80025a0 <HAL_TIM_PWM_Start+0x138>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d00e      	beq.n	8002562 <HAL_TIM_PWM_Start+0xfa>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800254c:	d009      	beq.n	8002562 <HAL_TIM_PWM_Start+0xfa>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <HAL_TIM_PWM_Start+0x13c>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d004      	beq.n	8002562 <HAL_TIM_PWM_Start+0xfa>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a12      	ldr	r2, [pc, #72]	; (80025a8 <HAL_TIM_PWM_Start+0x140>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d111      	bne.n	8002586 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 0307 	and.w	r3, r3, #7
 800256c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2b06      	cmp	r3, #6
 8002572:	d010      	beq.n	8002596 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f042 0201 	orr.w	r2, r2, #1
 8002582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002584:	e007      	b.n	8002596 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f042 0201 	orr.w	r2, r2, #1
 8002594:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40012c00 	.word	0x40012c00
 80025a4:	40000400 	.word	0x40000400
 80025a8:	40000800 	.word	0x40000800

080025ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e0ac      	b.n	8002720 <HAL_TIM_PWM_ConfigChannel+0x174>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b0c      	cmp	r3, #12
 80025d2:	f200 809f 	bhi.w	8002714 <HAL_TIM_PWM_ConfigChannel+0x168>
 80025d6:	a201      	add	r2, pc, #4	; (adr r2, 80025dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80025d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025dc:	08002611 	.word	0x08002611
 80025e0:	08002715 	.word	0x08002715
 80025e4:	08002715 	.word	0x08002715
 80025e8:	08002715 	.word	0x08002715
 80025ec:	08002651 	.word	0x08002651
 80025f0:	08002715 	.word	0x08002715
 80025f4:	08002715 	.word	0x08002715
 80025f8:	08002715 	.word	0x08002715
 80025fc:	08002693 	.word	0x08002693
 8002600:	08002715 	.word	0x08002715
 8002604:	08002715 	.word	0x08002715
 8002608:	08002715 	.word	0x08002715
 800260c:	080026d3 	.word	0x080026d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	4618      	mov	r0, r3
 8002618:	f000 f9ac 	bl	8002974 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	699a      	ldr	r2, [r3, #24]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0208 	orr.w	r2, r2, #8
 800262a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699a      	ldr	r2, [r3, #24]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0204 	bic.w	r2, r2, #4
 800263a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6999      	ldr	r1, [r3, #24]
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	691a      	ldr	r2, [r3, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	619a      	str	r2, [r3, #24]
      break;
 800264e:	e062      	b.n	8002716 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	4618      	mov	r0, r3
 8002658:	f000 f9f2 	bl	8002a40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699a      	ldr	r2, [r3, #24]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800266a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	699a      	ldr	r2, [r3, #24]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800267a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6999      	ldr	r1, [r3, #24]
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	021a      	lsls	r2, r3, #8
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	619a      	str	r2, [r3, #24]
      break;
 8002690:	e041      	b.n	8002716 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68b9      	ldr	r1, [r7, #8]
 8002698:	4618      	mov	r0, r3
 800269a:	f000 fa3b 	bl	8002b14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69da      	ldr	r2, [r3, #28]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f042 0208 	orr.w	r2, r2, #8
 80026ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	69da      	ldr	r2, [r3, #28]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0204 	bic.w	r2, r2, #4
 80026bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	69d9      	ldr	r1, [r3, #28]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	61da      	str	r2, [r3, #28]
      break;
 80026d0:	e021      	b.n	8002716 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68b9      	ldr	r1, [r7, #8]
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fa85 	bl	8002be8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	69da      	ldr	r2, [r3, #28]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	69da      	ldr	r2, [r3, #28]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	69d9      	ldr	r1, [r3, #28]
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	021a      	lsls	r2, r3, #8
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	61da      	str	r2, [r3, #28]
      break;
 8002712:	e000      	b.n	8002716 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002714:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_TIM_ConfigClockSource+0x18>
 800273c:	2302      	movs	r3, #2
 800273e:	e0b3      	b.n	80028a8 <HAL_TIM_ConfigClockSource+0x180>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800275e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002766:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002778:	d03e      	beq.n	80027f8 <HAL_TIM_ConfigClockSource+0xd0>
 800277a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800277e:	f200 8087 	bhi.w	8002890 <HAL_TIM_ConfigClockSource+0x168>
 8002782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002786:	f000 8085 	beq.w	8002894 <HAL_TIM_ConfigClockSource+0x16c>
 800278a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800278e:	d87f      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 8002790:	2b70      	cmp	r3, #112	; 0x70
 8002792:	d01a      	beq.n	80027ca <HAL_TIM_ConfigClockSource+0xa2>
 8002794:	2b70      	cmp	r3, #112	; 0x70
 8002796:	d87b      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 8002798:	2b60      	cmp	r3, #96	; 0x60
 800279a:	d050      	beq.n	800283e <HAL_TIM_ConfigClockSource+0x116>
 800279c:	2b60      	cmp	r3, #96	; 0x60
 800279e:	d877      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 80027a0:	2b50      	cmp	r3, #80	; 0x50
 80027a2:	d03c      	beq.n	800281e <HAL_TIM_ConfigClockSource+0xf6>
 80027a4:	2b50      	cmp	r3, #80	; 0x50
 80027a6:	d873      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 80027a8:	2b40      	cmp	r3, #64	; 0x40
 80027aa:	d058      	beq.n	800285e <HAL_TIM_ConfigClockSource+0x136>
 80027ac:	2b40      	cmp	r3, #64	; 0x40
 80027ae:	d86f      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 80027b0:	2b30      	cmp	r3, #48	; 0x30
 80027b2:	d064      	beq.n	800287e <HAL_TIM_ConfigClockSource+0x156>
 80027b4:	2b30      	cmp	r3, #48	; 0x30
 80027b6:	d86b      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d060      	beq.n	800287e <HAL_TIM_ConfigClockSource+0x156>
 80027bc:	2b20      	cmp	r3, #32
 80027be:	d867      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d05c      	beq.n	800287e <HAL_TIM_ConfigClockSource+0x156>
 80027c4:	2b10      	cmp	r3, #16
 80027c6:	d05a      	beq.n	800287e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80027c8:	e062      	b.n	8002890 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6899      	ldr	r1, [r3, #8]
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f000 faca 	bl	8002d72 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80027ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	609a      	str	r2, [r3, #8]
      break;
 80027f6:	e04e      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6818      	ldr	r0, [r3, #0]
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	6899      	ldr	r1, [r3, #8]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	f000 fab3 	bl	8002d72 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800281a:	609a      	str	r2, [r3, #8]
      break;
 800281c:	e03b      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6818      	ldr	r0, [r3, #0]
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6859      	ldr	r1, [r3, #4]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	461a      	mov	r2, r3
 800282c:	f000 fa2a 	bl	8002c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2150      	movs	r1, #80	; 0x50
 8002836:	4618      	mov	r0, r3
 8002838:	f000 fa81 	bl	8002d3e <TIM_ITRx_SetConfig>
      break;
 800283c:	e02b      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6818      	ldr	r0, [r3, #0]
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	6859      	ldr	r1, [r3, #4]
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	461a      	mov	r2, r3
 800284c:	f000 fa48 	bl	8002ce0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2160      	movs	r1, #96	; 0x60
 8002856:	4618      	mov	r0, r3
 8002858:	f000 fa71 	bl	8002d3e <TIM_ITRx_SetConfig>
      break;
 800285c:	e01b      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	6859      	ldr	r1, [r3, #4]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	461a      	mov	r2, r3
 800286c:	f000 fa0a 	bl	8002c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2140      	movs	r1, #64	; 0x40
 8002876:	4618      	mov	r0, r3
 8002878:	f000 fa61 	bl	8002d3e <TIM_ITRx_SetConfig>
      break;
 800287c:	e00b      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4619      	mov	r1, r3
 8002888:	4610      	mov	r0, r2
 800288a:	f000 fa58 	bl	8002d3e <TIM_ITRx_SetConfig>
        break;
 800288e:	e002      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002890:	bf00      	nop
 8002892:	e000      	b.n	8002896 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002894:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a29      	ldr	r2, [pc, #164]	; (8002968 <TIM_Base_SetConfig+0xb8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d00b      	beq.n	80028e0 <TIM_Base_SetConfig+0x30>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ce:	d007      	beq.n	80028e0 <TIM_Base_SetConfig+0x30>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a26      	ldr	r2, [pc, #152]	; (800296c <TIM_Base_SetConfig+0xbc>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d003      	beq.n	80028e0 <TIM_Base_SetConfig+0x30>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a25      	ldr	r2, [pc, #148]	; (8002970 <TIM_Base_SetConfig+0xc0>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d108      	bne.n	80028f2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a1c      	ldr	r2, [pc, #112]	; (8002968 <TIM_Base_SetConfig+0xb8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d00b      	beq.n	8002912 <TIM_Base_SetConfig+0x62>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002900:	d007      	beq.n	8002912 <TIM_Base_SetConfig+0x62>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a19      	ldr	r2, [pc, #100]	; (800296c <TIM_Base_SetConfig+0xbc>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d003      	beq.n	8002912 <TIM_Base_SetConfig+0x62>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a18      	ldr	r2, [pc, #96]	; (8002970 <TIM_Base_SetConfig+0xc0>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d108      	bne.n	8002924 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002918:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	4313      	orrs	r3, r2
 8002930:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a07      	ldr	r2, [pc, #28]	; (8002968 <TIM_Base_SetConfig+0xb8>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d103      	bne.n	8002958 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	691a      	ldr	r2, [r3, #16]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	615a      	str	r2, [r3, #20]
}
 800295e:	bf00      	nop
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	40012c00 	.word	0x40012c00
 800296c:	40000400 	.word	0x40000400
 8002970:	40000800 	.word	0x40000800

08002974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	f023 0201 	bic.w	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f023 0303 	bic.w	r3, r3, #3
 80029aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f023 0302 	bic.w	r3, r3, #2
 80029bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a1c      	ldr	r2, [pc, #112]	; (8002a3c <TIM_OC1_SetConfig+0xc8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d10c      	bne.n	80029ea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	f023 0308 	bic.w	r3, r3, #8
 80029d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	697a      	ldr	r2, [r7, #20]
 80029de:	4313      	orrs	r3, r2
 80029e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f023 0304 	bic.w	r3, r3, #4
 80029e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a13      	ldr	r2, [pc, #76]	; (8002a3c <TIM_OC1_SetConfig+0xc8>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d111      	bne.n	8002a16 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	697a      	ldr	r2, [r7, #20]
 8002a2e:	621a      	str	r2, [r3, #32]
}
 8002a30:	bf00      	nop
 8002a32:	371c      	adds	r7, #28
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	40012c00 	.word	0x40012c00

08002a40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	f023 0210 	bic.w	r2, r3, #16
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	021b      	lsls	r3, r3, #8
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f023 0320 	bic.w	r3, r3, #32
 8002a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a1d      	ldr	r2, [pc, #116]	; (8002b10 <TIM_OC2_SetConfig+0xd0>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d10d      	bne.n	8002abc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002aba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a14      	ldr	r2, [pc, #80]	; (8002b10 <TIM_OC2_SetConfig+0xd0>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d113      	bne.n	8002aec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002aca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	621a      	str	r2, [r3, #32]
}
 8002b06:	bf00      	nop
 8002b08:	371c      	adds	r7, #28
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bc80      	pop	{r7}
 8002b0e:	4770      	bx	lr
 8002b10:	40012c00 	.word	0x40012c00

08002b14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 0303 	bic.w	r3, r3, #3
 8002b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	021b      	lsls	r3, r3, #8
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a1d      	ldr	r2, [pc, #116]	; (8002be4 <TIM_OC3_SetConfig+0xd0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d10d      	bne.n	8002b8e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	021b      	lsls	r3, r3, #8
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <TIM_OC3_SetConfig+0xd0>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d113      	bne.n	8002bbe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	621a      	str	r2, [r3, #32]
}
 8002bd8:	bf00      	nop
 8002bda:	371c      	adds	r7, #28
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40012c00 	.word	0x40012c00

08002be8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	021b      	lsls	r3, r3, #8
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	031b      	lsls	r3, r3, #12
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a0f      	ldr	r2, [pc, #60]	; (8002c80 <TIM_OC4_SetConfig+0x98>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d109      	bne.n	8002c5c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	019b      	lsls	r3, r3, #6
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	621a      	str	r2, [r3, #32]
}
 8002c76:	bf00      	nop
 8002c78:	371c      	adds	r7, #28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr
 8002c80:	40012c00 	.word	0x40012c00

08002c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b087      	sub	sp, #28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	f023 0201 	bic.w	r2, r3, #1
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f023 030a 	bic.w	r3, r3, #10
 8002cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	621a      	str	r2, [r3, #32]
}
 8002cd6:	bf00      	nop
 8002cd8:	371c      	adds	r7, #28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr

08002ce0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b087      	sub	sp, #28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f023 0210 	bic.w	r2, r3, #16
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d0a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	031b      	lsls	r3, r3, #12
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d1c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	621a      	str	r2, [r3, #32]
}
 8002d34:	bf00      	nop
 8002d36:	371c      	adds	r7, #28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bc80      	pop	{r7}
 8002d3c:	4770      	bx	lr

08002d3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b085      	sub	sp, #20
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
 8002d46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f043 0307 	orr.w	r3, r3, #7
 8002d60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	609a      	str	r2, [r3, #8]
}
 8002d68:	bf00      	nop
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr

08002d72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b087      	sub	sp, #28
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	60f8      	str	r0, [r7, #12]
 8002d7a:	60b9      	str	r1, [r7, #8]
 8002d7c:	607a      	str	r2, [r7, #4]
 8002d7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	021a      	lsls	r2, r3, #8
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	431a      	orrs	r2, r3
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	609a      	str	r2, [r3, #8]
}
 8002da6:	bf00      	nop
 8002da8:	371c      	adds	r7, #28
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr

08002db0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 031f 	and.w	r3, r3, #31
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6a1a      	ldr	r2, [r3, #32]
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	401a      	ands	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6a1a      	ldr	r2, [r3, #32]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f003 031f 	and.w	r3, r3, #31
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	fa01 f303 	lsl.w	r3, r1, r3
 8002de8:	431a      	orrs	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	621a      	str	r2, [r3, #32]
}
 8002dee:	bf00      	nop
 8002df0:	371c      	adds	r7, #28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr

08002df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d101      	bne.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	e046      	b.n	8002e9e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a16      	ldr	r2, [pc, #88]	; (8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d00e      	beq.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e5c:	d009      	beq.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a12      	ldr	r2, [pc, #72]	; (8002eac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d004      	beq.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a10      	ldr	r2, [pc, #64]	; (8002eb0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d10c      	bne.n	8002e8c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	40012c00 	.word	0x40012c00
 8002eac:	40000400 	.word	0x40000400
 8002eb0:	40000800 	.word	0x40000800

08002eb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e03f      	b.n	8002f46 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d106      	bne.n	8002ee0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7fd fbfa 	bl	80006d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2224      	movs	r2, #36	; 0x24
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ef6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 f905 	bl	8003108 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695a      	ldr	r2, [r3, #20]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2220      	movs	r2, #32
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b08a      	sub	sp, #40	; 0x28
 8002f52:	af02      	add	r7, sp, #8
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	60b9      	str	r1, [r7, #8]
 8002f58:	603b      	str	r3, [r7, #0]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b20      	cmp	r3, #32
 8002f6c:	d17c      	bne.n	8003068 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d002      	beq.n	8002f7a <HAL_UART_Transmit+0x2c>
 8002f74:	88fb      	ldrh	r3, [r7, #6]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e075      	b.n	800306a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_UART_Transmit+0x3e>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e06e      	b.n	800306a <HAL_UART_Transmit+0x11c>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2221      	movs	r2, #33	; 0x21
 8002f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fa2:	f7fd fd27 	bl	80009f4 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	88fa      	ldrh	r2, [r7, #6]
 8002fac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	88fa      	ldrh	r2, [r7, #6]
 8002fb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fbc:	d108      	bne.n	8002fd0 <HAL_UART_Transmit+0x82>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d104      	bne.n	8002fd0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	61bb      	str	r3, [r7, #24]
 8002fce:	e003      	b.n	8002fd8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002fe0:	e02a      	b.n	8003038 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	2180      	movs	r1, #128	; 0x80
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f840 	bl	8003072 <UART_WaitOnFlagUntilTimeout>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e036      	b.n	800306a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10b      	bne.n	800301a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003010:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	3302      	adds	r3, #2
 8003016:	61bb      	str	r3, [r7, #24]
 8003018:	e007      	b.n	800302a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	781a      	ldrb	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	3301      	adds	r3, #1
 8003028:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800303c:	b29b      	uxth	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1cf      	bne.n	8002fe2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	9300      	str	r3, [sp, #0]
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	2200      	movs	r2, #0
 800304a:	2140      	movs	r1, #64	; 0x40
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	f000 f810 	bl	8003072 <UART_WaitOnFlagUntilTimeout>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e006      	b.n	800306a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	e000      	b.n	800306a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003068:	2302      	movs	r3, #2
  }
}
 800306a:	4618      	mov	r0, r3
 800306c:	3720      	adds	r7, #32
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b084      	sub	sp, #16
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	603b      	str	r3, [r7, #0]
 800307e:	4613      	mov	r3, r2
 8003080:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003082:	e02c      	b.n	80030de <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308a:	d028      	beq.n	80030de <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d007      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003092:	f7fd fcaf 	bl	80009f4 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d21d      	bcs.n	80030de <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030b0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695a      	ldr	r2, [r3, #20]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0201 	bic.w	r2, r2, #1
 80030c0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e00f      	b.n	80030fe <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	4013      	ands	r3, r2
 80030e8:	68ba      	ldr	r2, [r7, #8]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	461a      	mov	r2, r3
 80030f6:	79fb      	ldrb	r3, [r7, #7]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d0c3      	beq.n	8003084 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
	...

08003108 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	430a      	orrs	r2, r1
 8003124:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689a      	ldr	r2, [r3, #8]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	4313      	orrs	r3, r2
 8003136:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003142:	f023 030c 	bic.w	r3, r3, #12
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6812      	ldr	r2, [r2, #0]
 800314a:	68b9      	ldr	r1, [r7, #8]
 800314c:	430b      	orrs	r3, r1
 800314e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	699a      	ldr	r2, [r3, #24]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a2c      	ldr	r2, [pc, #176]	; (800321c <UART_SetConfig+0x114>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d103      	bne.n	8003178 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003170:	f7fe ff2a 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003174:	60f8      	str	r0, [r7, #12]
 8003176:	e002      	b.n	800317e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003178:	f7fe ff12 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 800317c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	009a      	lsls	r2, r3, #2
 8003188:	441a      	add	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	fbb2 f3f3 	udiv	r3, r2, r3
 8003194:	4a22      	ldr	r2, [pc, #136]	; (8003220 <UART_SetConfig+0x118>)
 8003196:	fba2 2303 	umull	r2, r3, r2, r3
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	0119      	lsls	r1, r3, #4
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	4613      	mov	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4413      	add	r3, r2
 80031a6:	009a      	lsls	r2, r3, #2
 80031a8:	441a      	add	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031b4:	4b1a      	ldr	r3, [pc, #104]	; (8003220 <UART_SetConfig+0x118>)
 80031b6:	fba3 0302 	umull	r0, r3, r3, r2
 80031ba:	095b      	lsrs	r3, r3, #5
 80031bc:	2064      	movs	r0, #100	; 0x64
 80031be:	fb00 f303 	mul.w	r3, r0, r3
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	3332      	adds	r3, #50	; 0x32
 80031c8:	4a15      	ldr	r2, [pc, #84]	; (8003220 <UART_SetConfig+0x118>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	095b      	lsrs	r3, r3, #5
 80031d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031d4:	4419      	add	r1, r3
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4613      	mov	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	009a      	lsls	r2, r3, #2
 80031e0:	441a      	add	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ec:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <UART_SetConfig+0x118>)
 80031ee:	fba3 0302 	umull	r0, r3, r3, r2
 80031f2:	095b      	lsrs	r3, r3, #5
 80031f4:	2064      	movs	r0, #100	; 0x64
 80031f6:	fb00 f303 	mul.w	r3, r0, r3
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	3332      	adds	r3, #50	; 0x32
 8003200:	4a07      	ldr	r2, [pc, #28]	; (8003220 <UART_SetConfig+0x118>)
 8003202:	fba2 2303 	umull	r2, r3, r2, r3
 8003206:	095b      	lsrs	r3, r3, #5
 8003208:	f003 020f 	and.w	r2, r3, #15
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	440a      	add	r2, r1
 8003212:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003214:	bf00      	nop
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40013800 	.word	0x40013800
 8003220:	51eb851f 	.word	0x51eb851f

08003224 <__errno>:
 8003224:	4b01      	ldr	r3, [pc, #4]	; (800322c <__errno+0x8>)
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	2000000c 	.word	0x2000000c

08003230 <__libc_init_array>:
 8003230:	b570      	push	{r4, r5, r6, lr}
 8003232:	2600      	movs	r6, #0
 8003234:	4d0c      	ldr	r5, [pc, #48]	; (8003268 <__libc_init_array+0x38>)
 8003236:	4c0d      	ldr	r4, [pc, #52]	; (800326c <__libc_init_array+0x3c>)
 8003238:	1b64      	subs	r4, r4, r5
 800323a:	10a4      	asrs	r4, r4, #2
 800323c:	42a6      	cmp	r6, r4
 800323e:	d109      	bne.n	8003254 <__libc_init_array+0x24>
 8003240:	f000 ffb6 	bl	80041b0 <_init>
 8003244:	2600      	movs	r6, #0
 8003246:	4d0a      	ldr	r5, [pc, #40]	; (8003270 <__libc_init_array+0x40>)
 8003248:	4c0a      	ldr	r4, [pc, #40]	; (8003274 <__libc_init_array+0x44>)
 800324a:	1b64      	subs	r4, r4, r5
 800324c:	10a4      	asrs	r4, r4, #2
 800324e:	42a6      	cmp	r6, r4
 8003250:	d105      	bne.n	800325e <__libc_init_array+0x2e>
 8003252:	bd70      	pop	{r4, r5, r6, pc}
 8003254:	f855 3b04 	ldr.w	r3, [r5], #4
 8003258:	4798      	blx	r3
 800325a:	3601      	adds	r6, #1
 800325c:	e7ee      	b.n	800323c <__libc_init_array+0xc>
 800325e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003262:	4798      	blx	r3
 8003264:	3601      	adds	r6, #1
 8003266:	e7f2      	b.n	800324e <__libc_init_array+0x1e>
 8003268:	080042ac 	.word	0x080042ac
 800326c:	080042ac 	.word	0x080042ac
 8003270:	080042ac 	.word	0x080042ac
 8003274:	080042b0 	.word	0x080042b0

08003278 <memset>:
 8003278:	4603      	mov	r3, r0
 800327a:	4402      	add	r2, r0
 800327c:	4293      	cmp	r3, r2
 800327e:	d100      	bne.n	8003282 <memset+0xa>
 8003280:	4770      	bx	lr
 8003282:	f803 1b01 	strb.w	r1, [r3], #1
 8003286:	e7f9      	b.n	800327c <memset+0x4>

08003288 <iprintf>:
 8003288:	b40f      	push	{r0, r1, r2, r3}
 800328a:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <iprintf+0x2c>)
 800328c:	b513      	push	{r0, r1, r4, lr}
 800328e:	681c      	ldr	r4, [r3, #0]
 8003290:	b124      	cbz	r4, 800329c <iprintf+0x14>
 8003292:	69a3      	ldr	r3, [r4, #24]
 8003294:	b913      	cbnz	r3, 800329c <iprintf+0x14>
 8003296:	4620      	mov	r0, r4
 8003298:	f000 f866 	bl	8003368 <__sinit>
 800329c:	ab05      	add	r3, sp, #20
 800329e:	4620      	mov	r0, r4
 80032a0:	9a04      	ldr	r2, [sp, #16]
 80032a2:	68a1      	ldr	r1, [r4, #8]
 80032a4:	9301      	str	r3, [sp, #4]
 80032a6:	f000 f9bb 	bl	8003620 <_vfiprintf_r>
 80032aa:	b002      	add	sp, #8
 80032ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032b0:	b004      	add	sp, #16
 80032b2:	4770      	bx	lr
 80032b4:	2000000c 	.word	0x2000000c

080032b8 <std>:
 80032b8:	2300      	movs	r3, #0
 80032ba:	b510      	push	{r4, lr}
 80032bc:	4604      	mov	r4, r0
 80032be:	e9c0 3300 	strd	r3, r3, [r0]
 80032c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032c6:	6083      	str	r3, [r0, #8]
 80032c8:	8181      	strh	r1, [r0, #12]
 80032ca:	6643      	str	r3, [r0, #100]	; 0x64
 80032cc:	81c2      	strh	r2, [r0, #14]
 80032ce:	6183      	str	r3, [r0, #24]
 80032d0:	4619      	mov	r1, r3
 80032d2:	2208      	movs	r2, #8
 80032d4:	305c      	adds	r0, #92	; 0x5c
 80032d6:	f7ff ffcf 	bl	8003278 <memset>
 80032da:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <std+0x38>)
 80032dc:	6224      	str	r4, [r4, #32]
 80032de:	6263      	str	r3, [r4, #36]	; 0x24
 80032e0:	4b04      	ldr	r3, [pc, #16]	; (80032f4 <std+0x3c>)
 80032e2:	62a3      	str	r3, [r4, #40]	; 0x28
 80032e4:	4b04      	ldr	r3, [pc, #16]	; (80032f8 <std+0x40>)
 80032e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032e8:	4b04      	ldr	r3, [pc, #16]	; (80032fc <std+0x44>)
 80032ea:	6323      	str	r3, [r4, #48]	; 0x30
 80032ec:	bd10      	pop	{r4, pc}
 80032ee:	bf00      	nop
 80032f0:	08003bcd 	.word	0x08003bcd
 80032f4:	08003bef 	.word	0x08003bef
 80032f8:	08003c27 	.word	0x08003c27
 80032fc:	08003c4b 	.word	0x08003c4b

08003300 <_cleanup_r>:
 8003300:	4901      	ldr	r1, [pc, #4]	; (8003308 <_cleanup_r+0x8>)
 8003302:	f000 b8af 	b.w	8003464 <_fwalk_reent>
 8003306:	bf00      	nop
 8003308:	08003f1d 	.word	0x08003f1d

0800330c <__sfmoreglue>:
 800330c:	2268      	movs	r2, #104	; 0x68
 800330e:	b570      	push	{r4, r5, r6, lr}
 8003310:	1e4d      	subs	r5, r1, #1
 8003312:	4355      	muls	r5, r2
 8003314:	460e      	mov	r6, r1
 8003316:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800331a:	f000 f8e5 	bl	80034e8 <_malloc_r>
 800331e:	4604      	mov	r4, r0
 8003320:	b140      	cbz	r0, 8003334 <__sfmoreglue+0x28>
 8003322:	2100      	movs	r1, #0
 8003324:	e9c0 1600 	strd	r1, r6, [r0]
 8003328:	300c      	adds	r0, #12
 800332a:	60a0      	str	r0, [r4, #8]
 800332c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003330:	f7ff ffa2 	bl	8003278 <memset>
 8003334:	4620      	mov	r0, r4
 8003336:	bd70      	pop	{r4, r5, r6, pc}

08003338 <__sfp_lock_acquire>:
 8003338:	4801      	ldr	r0, [pc, #4]	; (8003340 <__sfp_lock_acquire+0x8>)
 800333a:	f000 b8b3 	b.w	80034a4 <__retarget_lock_acquire_recursive>
 800333e:	bf00      	nop
 8003340:	20000155 	.word	0x20000155

08003344 <__sfp_lock_release>:
 8003344:	4801      	ldr	r0, [pc, #4]	; (800334c <__sfp_lock_release+0x8>)
 8003346:	f000 b8ae 	b.w	80034a6 <__retarget_lock_release_recursive>
 800334a:	bf00      	nop
 800334c:	20000155 	.word	0x20000155

08003350 <__sinit_lock_acquire>:
 8003350:	4801      	ldr	r0, [pc, #4]	; (8003358 <__sinit_lock_acquire+0x8>)
 8003352:	f000 b8a7 	b.w	80034a4 <__retarget_lock_acquire_recursive>
 8003356:	bf00      	nop
 8003358:	20000156 	.word	0x20000156

0800335c <__sinit_lock_release>:
 800335c:	4801      	ldr	r0, [pc, #4]	; (8003364 <__sinit_lock_release+0x8>)
 800335e:	f000 b8a2 	b.w	80034a6 <__retarget_lock_release_recursive>
 8003362:	bf00      	nop
 8003364:	20000156 	.word	0x20000156

08003368 <__sinit>:
 8003368:	b510      	push	{r4, lr}
 800336a:	4604      	mov	r4, r0
 800336c:	f7ff fff0 	bl	8003350 <__sinit_lock_acquire>
 8003370:	69a3      	ldr	r3, [r4, #24]
 8003372:	b11b      	cbz	r3, 800337c <__sinit+0x14>
 8003374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003378:	f7ff bff0 	b.w	800335c <__sinit_lock_release>
 800337c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003380:	6523      	str	r3, [r4, #80]	; 0x50
 8003382:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <__sinit+0x68>)
 8003384:	4a13      	ldr	r2, [pc, #76]	; (80033d4 <__sinit+0x6c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	62a2      	str	r2, [r4, #40]	; 0x28
 800338a:	42a3      	cmp	r3, r4
 800338c:	bf08      	it	eq
 800338e:	2301      	moveq	r3, #1
 8003390:	4620      	mov	r0, r4
 8003392:	bf08      	it	eq
 8003394:	61a3      	streq	r3, [r4, #24]
 8003396:	f000 f81f 	bl	80033d8 <__sfp>
 800339a:	6060      	str	r0, [r4, #4]
 800339c:	4620      	mov	r0, r4
 800339e:	f000 f81b 	bl	80033d8 <__sfp>
 80033a2:	60a0      	str	r0, [r4, #8]
 80033a4:	4620      	mov	r0, r4
 80033a6:	f000 f817 	bl	80033d8 <__sfp>
 80033aa:	2200      	movs	r2, #0
 80033ac:	2104      	movs	r1, #4
 80033ae:	60e0      	str	r0, [r4, #12]
 80033b0:	6860      	ldr	r0, [r4, #4]
 80033b2:	f7ff ff81 	bl	80032b8 <std>
 80033b6:	2201      	movs	r2, #1
 80033b8:	2109      	movs	r1, #9
 80033ba:	68a0      	ldr	r0, [r4, #8]
 80033bc:	f7ff ff7c 	bl	80032b8 <std>
 80033c0:	2202      	movs	r2, #2
 80033c2:	2112      	movs	r1, #18
 80033c4:	68e0      	ldr	r0, [r4, #12]
 80033c6:	f7ff ff77 	bl	80032b8 <std>
 80033ca:	2301      	movs	r3, #1
 80033cc:	61a3      	str	r3, [r4, #24]
 80033ce:	e7d1      	b.n	8003374 <__sinit+0xc>
 80033d0:	08004214 	.word	0x08004214
 80033d4:	08003301 	.word	0x08003301

080033d8 <__sfp>:
 80033d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033da:	4607      	mov	r7, r0
 80033dc:	f7ff ffac 	bl	8003338 <__sfp_lock_acquire>
 80033e0:	4b1e      	ldr	r3, [pc, #120]	; (800345c <__sfp+0x84>)
 80033e2:	681e      	ldr	r6, [r3, #0]
 80033e4:	69b3      	ldr	r3, [r6, #24]
 80033e6:	b913      	cbnz	r3, 80033ee <__sfp+0x16>
 80033e8:	4630      	mov	r0, r6
 80033ea:	f7ff ffbd 	bl	8003368 <__sinit>
 80033ee:	3648      	adds	r6, #72	; 0x48
 80033f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80033f4:	3b01      	subs	r3, #1
 80033f6:	d503      	bpl.n	8003400 <__sfp+0x28>
 80033f8:	6833      	ldr	r3, [r6, #0]
 80033fa:	b30b      	cbz	r3, 8003440 <__sfp+0x68>
 80033fc:	6836      	ldr	r6, [r6, #0]
 80033fe:	e7f7      	b.n	80033f0 <__sfp+0x18>
 8003400:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003404:	b9d5      	cbnz	r5, 800343c <__sfp+0x64>
 8003406:	4b16      	ldr	r3, [pc, #88]	; (8003460 <__sfp+0x88>)
 8003408:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800340c:	60e3      	str	r3, [r4, #12]
 800340e:	6665      	str	r5, [r4, #100]	; 0x64
 8003410:	f000 f847 	bl	80034a2 <__retarget_lock_init_recursive>
 8003414:	f7ff ff96 	bl	8003344 <__sfp_lock_release>
 8003418:	2208      	movs	r2, #8
 800341a:	4629      	mov	r1, r5
 800341c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003420:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003424:	6025      	str	r5, [r4, #0]
 8003426:	61a5      	str	r5, [r4, #24]
 8003428:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800342c:	f7ff ff24 	bl	8003278 <memset>
 8003430:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003434:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003438:	4620      	mov	r0, r4
 800343a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800343c:	3468      	adds	r4, #104	; 0x68
 800343e:	e7d9      	b.n	80033f4 <__sfp+0x1c>
 8003440:	2104      	movs	r1, #4
 8003442:	4638      	mov	r0, r7
 8003444:	f7ff ff62 	bl	800330c <__sfmoreglue>
 8003448:	4604      	mov	r4, r0
 800344a:	6030      	str	r0, [r6, #0]
 800344c:	2800      	cmp	r0, #0
 800344e:	d1d5      	bne.n	80033fc <__sfp+0x24>
 8003450:	f7ff ff78 	bl	8003344 <__sfp_lock_release>
 8003454:	230c      	movs	r3, #12
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	e7ee      	b.n	8003438 <__sfp+0x60>
 800345a:	bf00      	nop
 800345c:	08004214 	.word	0x08004214
 8003460:	ffff0001 	.word	0xffff0001

08003464 <_fwalk_reent>:
 8003464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003468:	4606      	mov	r6, r0
 800346a:	4688      	mov	r8, r1
 800346c:	2700      	movs	r7, #0
 800346e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003472:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003476:	f1b9 0901 	subs.w	r9, r9, #1
 800347a:	d505      	bpl.n	8003488 <_fwalk_reent+0x24>
 800347c:	6824      	ldr	r4, [r4, #0]
 800347e:	2c00      	cmp	r4, #0
 8003480:	d1f7      	bne.n	8003472 <_fwalk_reent+0xe>
 8003482:	4638      	mov	r0, r7
 8003484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003488:	89ab      	ldrh	r3, [r5, #12]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d907      	bls.n	800349e <_fwalk_reent+0x3a>
 800348e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003492:	3301      	adds	r3, #1
 8003494:	d003      	beq.n	800349e <_fwalk_reent+0x3a>
 8003496:	4629      	mov	r1, r5
 8003498:	4630      	mov	r0, r6
 800349a:	47c0      	blx	r8
 800349c:	4307      	orrs	r7, r0
 800349e:	3568      	adds	r5, #104	; 0x68
 80034a0:	e7e9      	b.n	8003476 <_fwalk_reent+0x12>

080034a2 <__retarget_lock_init_recursive>:
 80034a2:	4770      	bx	lr

080034a4 <__retarget_lock_acquire_recursive>:
 80034a4:	4770      	bx	lr

080034a6 <__retarget_lock_release_recursive>:
 80034a6:	4770      	bx	lr

080034a8 <sbrk_aligned>:
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	4e0e      	ldr	r6, [pc, #56]	; (80034e4 <sbrk_aligned+0x3c>)
 80034ac:	460c      	mov	r4, r1
 80034ae:	6831      	ldr	r1, [r6, #0]
 80034b0:	4605      	mov	r5, r0
 80034b2:	b911      	cbnz	r1, 80034ba <sbrk_aligned+0x12>
 80034b4:	f000 fb7a 	bl	8003bac <_sbrk_r>
 80034b8:	6030      	str	r0, [r6, #0]
 80034ba:	4621      	mov	r1, r4
 80034bc:	4628      	mov	r0, r5
 80034be:	f000 fb75 	bl	8003bac <_sbrk_r>
 80034c2:	1c43      	adds	r3, r0, #1
 80034c4:	d00a      	beq.n	80034dc <sbrk_aligned+0x34>
 80034c6:	1cc4      	adds	r4, r0, #3
 80034c8:	f024 0403 	bic.w	r4, r4, #3
 80034cc:	42a0      	cmp	r0, r4
 80034ce:	d007      	beq.n	80034e0 <sbrk_aligned+0x38>
 80034d0:	1a21      	subs	r1, r4, r0
 80034d2:	4628      	mov	r0, r5
 80034d4:	f000 fb6a 	bl	8003bac <_sbrk_r>
 80034d8:	3001      	adds	r0, #1
 80034da:	d101      	bne.n	80034e0 <sbrk_aligned+0x38>
 80034dc:	f04f 34ff 	mov.w	r4, #4294967295
 80034e0:	4620      	mov	r0, r4
 80034e2:	bd70      	pop	{r4, r5, r6, pc}
 80034e4:	2000015c 	.word	0x2000015c

080034e8 <_malloc_r>:
 80034e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034ec:	1ccd      	adds	r5, r1, #3
 80034ee:	f025 0503 	bic.w	r5, r5, #3
 80034f2:	3508      	adds	r5, #8
 80034f4:	2d0c      	cmp	r5, #12
 80034f6:	bf38      	it	cc
 80034f8:	250c      	movcc	r5, #12
 80034fa:	2d00      	cmp	r5, #0
 80034fc:	4607      	mov	r7, r0
 80034fe:	db01      	blt.n	8003504 <_malloc_r+0x1c>
 8003500:	42a9      	cmp	r1, r5
 8003502:	d905      	bls.n	8003510 <_malloc_r+0x28>
 8003504:	230c      	movs	r3, #12
 8003506:	2600      	movs	r6, #0
 8003508:	603b      	str	r3, [r7, #0]
 800350a:	4630      	mov	r0, r6
 800350c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003510:	4e2e      	ldr	r6, [pc, #184]	; (80035cc <_malloc_r+0xe4>)
 8003512:	f000 fdc5 	bl	80040a0 <__malloc_lock>
 8003516:	6833      	ldr	r3, [r6, #0]
 8003518:	461c      	mov	r4, r3
 800351a:	bb34      	cbnz	r4, 800356a <_malloc_r+0x82>
 800351c:	4629      	mov	r1, r5
 800351e:	4638      	mov	r0, r7
 8003520:	f7ff ffc2 	bl	80034a8 <sbrk_aligned>
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	4604      	mov	r4, r0
 8003528:	d14d      	bne.n	80035c6 <_malloc_r+0xde>
 800352a:	6834      	ldr	r4, [r6, #0]
 800352c:	4626      	mov	r6, r4
 800352e:	2e00      	cmp	r6, #0
 8003530:	d140      	bne.n	80035b4 <_malloc_r+0xcc>
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	4631      	mov	r1, r6
 8003536:	4638      	mov	r0, r7
 8003538:	eb04 0803 	add.w	r8, r4, r3
 800353c:	f000 fb36 	bl	8003bac <_sbrk_r>
 8003540:	4580      	cmp	r8, r0
 8003542:	d13a      	bne.n	80035ba <_malloc_r+0xd2>
 8003544:	6821      	ldr	r1, [r4, #0]
 8003546:	3503      	adds	r5, #3
 8003548:	1a6d      	subs	r5, r5, r1
 800354a:	f025 0503 	bic.w	r5, r5, #3
 800354e:	3508      	adds	r5, #8
 8003550:	2d0c      	cmp	r5, #12
 8003552:	bf38      	it	cc
 8003554:	250c      	movcc	r5, #12
 8003556:	4638      	mov	r0, r7
 8003558:	4629      	mov	r1, r5
 800355a:	f7ff ffa5 	bl	80034a8 <sbrk_aligned>
 800355e:	3001      	adds	r0, #1
 8003560:	d02b      	beq.n	80035ba <_malloc_r+0xd2>
 8003562:	6823      	ldr	r3, [r4, #0]
 8003564:	442b      	add	r3, r5
 8003566:	6023      	str	r3, [r4, #0]
 8003568:	e00e      	b.n	8003588 <_malloc_r+0xa0>
 800356a:	6822      	ldr	r2, [r4, #0]
 800356c:	1b52      	subs	r2, r2, r5
 800356e:	d41e      	bmi.n	80035ae <_malloc_r+0xc6>
 8003570:	2a0b      	cmp	r2, #11
 8003572:	d916      	bls.n	80035a2 <_malloc_r+0xba>
 8003574:	1961      	adds	r1, r4, r5
 8003576:	42a3      	cmp	r3, r4
 8003578:	6025      	str	r5, [r4, #0]
 800357a:	bf18      	it	ne
 800357c:	6059      	strne	r1, [r3, #4]
 800357e:	6863      	ldr	r3, [r4, #4]
 8003580:	bf08      	it	eq
 8003582:	6031      	streq	r1, [r6, #0]
 8003584:	5162      	str	r2, [r4, r5]
 8003586:	604b      	str	r3, [r1, #4]
 8003588:	4638      	mov	r0, r7
 800358a:	f104 060b 	add.w	r6, r4, #11
 800358e:	f000 fd8d 	bl	80040ac <__malloc_unlock>
 8003592:	f026 0607 	bic.w	r6, r6, #7
 8003596:	1d23      	adds	r3, r4, #4
 8003598:	1af2      	subs	r2, r6, r3
 800359a:	d0b6      	beq.n	800350a <_malloc_r+0x22>
 800359c:	1b9b      	subs	r3, r3, r6
 800359e:	50a3      	str	r3, [r4, r2]
 80035a0:	e7b3      	b.n	800350a <_malloc_r+0x22>
 80035a2:	6862      	ldr	r2, [r4, #4]
 80035a4:	42a3      	cmp	r3, r4
 80035a6:	bf0c      	ite	eq
 80035a8:	6032      	streq	r2, [r6, #0]
 80035aa:	605a      	strne	r2, [r3, #4]
 80035ac:	e7ec      	b.n	8003588 <_malloc_r+0xa0>
 80035ae:	4623      	mov	r3, r4
 80035b0:	6864      	ldr	r4, [r4, #4]
 80035b2:	e7b2      	b.n	800351a <_malloc_r+0x32>
 80035b4:	4634      	mov	r4, r6
 80035b6:	6876      	ldr	r6, [r6, #4]
 80035b8:	e7b9      	b.n	800352e <_malloc_r+0x46>
 80035ba:	230c      	movs	r3, #12
 80035bc:	4638      	mov	r0, r7
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	f000 fd74 	bl	80040ac <__malloc_unlock>
 80035c4:	e7a1      	b.n	800350a <_malloc_r+0x22>
 80035c6:	6025      	str	r5, [r4, #0]
 80035c8:	e7de      	b.n	8003588 <_malloc_r+0xa0>
 80035ca:	bf00      	nop
 80035cc:	20000158 	.word	0x20000158

080035d0 <__sfputc_r>:
 80035d0:	6893      	ldr	r3, [r2, #8]
 80035d2:	b410      	push	{r4}
 80035d4:	3b01      	subs	r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	6093      	str	r3, [r2, #8]
 80035da:	da07      	bge.n	80035ec <__sfputc_r+0x1c>
 80035dc:	6994      	ldr	r4, [r2, #24]
 80035de:	42a3      	cmp	r3, r4
 80035e0:	db01      	blt.n	80035e6 <__sfputc_r+0x16>
 80035e2:	290a      	cmp	r1, #10
 80035e4:	d102      	bne.n	80035ec <__sfputc_r+0x1c>
 80035e6:	bc10      	pop	{r4}
 80035e8:	f000 bb34 	b.w	8003c54 <__swbuf_r>
 80035ec:	6813      	ldr	r3, [r2, #0]
 80035ee:	1c58      	adds	r0, r3, #1
 80035f0:	6010      	str	r0, [r2, #0]
 80035f2:	7019      	strb	r1, [r3, #0]
 80035f4:	4608      	mov	r0, r1
 80035f6:	bc10      	pop	{r4}
 80035f8:	4770      	bx	lr

080035fa <__sfputs_r>:
 80035fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035fc:	4606      	mov	r6, r0
 80035fe:	460f      	mov	r7, r1
 8003600:	4614      	mov	r4, r2
 8003602:	18d5      	adds	r5, r2, r3
 8003604:	42ac      	cmp	r4, r5
 8003606:	d101      	bne.n	800360c <__sfputs_r+0x12>
 8003608:	2000      	movs	r0, #0
 800360a:	e007      	b.n	800361c <__sfputs_r+0x22>
 800360c:	463a      	mov	r2, r7
 800360e:	4630      	mov	r0, r6
 8003610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003614:	f7ff ffdc 	bl	80035d0 <__sfputc_r>
 8003618:	1c43      	adds	r3, r0, #1
 800361a:	d1f3      	bne.n	8003604 <__sfputs_r+0xa>
 800361c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003620 <_vfiprintf_r>:
 8003620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003624:	460d      	mov	r5, r1
 8003626:	4614      	mov	r4, r2
 8003628:	4698      	mov	r8, r3
 800362a:	4606      	mov	r6, r0
 800362c:	b09d      	sub	sp, #116	; 0x74
 800362e:	b118      	cbz	r0, 8003638 <_vfiprintf_r+0x18>
 8003630:	6983      	ldr	r3, [r0, #24]
 8003632:	b90b      	cbnz	r3, 8003638 <_vfiprintf_r+0x18>
 8003634:	f7ff fe98 	bl	8003368 <__sinit>
 8003638:	4b89      	ldr	r3, [pc, #548]	; (8003860 <_vfiprintf_r+0x240>)
 800363a:	429d      	cmp	r5, r3
 800363c:	d11b      	bne.n	8003676 <_vfiprintf_r+0x56>
 800363e:	6875      	ldr	r5, [r6, #4]
 8003640:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003642:	07d9      	lsls	r1, r3, #31
 8003644:	d405      	bmi.n	8003652 <_vfiprintf_r+0x32>
 8003646:	89ab      	ldrh	r3, [r5, #12]
 8003648:	059a      	lsls	r2, r3, #22
 800364a:	d402      	bmi.n	8003652 <_vfiprintf_r+0x32>
 800364c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800364e:	f7ff ff29 	bl	80034a4 <__retarget_lock_acquire_recursive>
 8003652:	89ab      	ldrh	r3, [r5, #12]
 8003654:	071b      	lsls	r3, r3, #28
 8003656:	d501      	bpl.n	800365c <_vfiprintf_r+0x3c>
 8003658:	692b      	ldr	r3, [r5, #16]
 800365a:	b9eb      	cbnz	r3, 8003698 <_vfiprintf_r+0x78>
 800365c:	4629      	mov	r1, r5
 800365e:	4630      	mov	r0, r6
 8003660:	f000 fb5c 	bl	8003d1c <__swsetup_r>
 8003664:	b1c0      	cbz	r0, 8003698 <_vfiprintf_r+0x78>
 8003666:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003668:	07dc      	lsls	r4, r3, #31
 800366a:	d50e      	bpl.n	800368a <_vfiprintf_r+0x6a>
 800366c:	f04f 30ff 	mov.w	r0, #4294967295
 8003670:	b01d      	add	sp, #116	; 0x74
 8003672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003676:	4b7b      	ldr	r3, [pc, #492]	; (8003864 <_vfiprintf_r+0x244>)
 8003678:	429d      	cmp	r5, r3
 800367a:	d101      	bne.n	8003680 <_vfiprintf_r+0x60>
 800367c:	68b5      	ldr	r5, [r6, #8]
 800367e:	e7df      	b.n	8003640 <_vfiprintf_r+0x20>
 8003680:	4b79      	ldr	r3, [pc, #484]	; (8003868 <_vfiprintf_r+0x248>)
 8003682:	429d      	cmp	r5, r3
 8003684:	bf08      	it	eq
 8003686:	68f5      	ldreq	r5, [r6, #12]
 8003688:	e7da      	b.n	8003640 <_vfiprintf_r+0x20>
 800368a:	89ab      	ldrh	r3, [r5, #12]
 800368c:	0598      	lsls	r0, r3, #22
 800368e:	d4ed      	bmi.n	800366c <_vfiprintf_r+0x4c>
 8003690:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003692:	f7ff ff08 	bl	80034a6 <__retarget_lock_release_recursive>
 8003696:	e7e9      	b.n	800366c <_vfiprintf_r+0x4c>
 8003698:	2300      	movs	r3, #0
 800369a:	9309      	str	r3, [sp, #36]	; 0x24
 800369c:	2320      	movs	r3, #32
 800369e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036a2:	2330      	movs	r3, #48	; 0x30
 80036a4:	f04f 0901 	mov.w	r9, #1
 80036a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80036ac:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800386c <_vfiprintf_r+0x24c>
 80036b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036b4:	4623      	mov	r3, r4
 80036b6:	469a      	mov	sl, r3
 80036b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036bc:	b10a      	cbz	r2, 80036c2 <_vfiprintf_r+0xa2>
 80036be:	2a25      	cmp	r2, #37	; 0x25
 80036c0:	d1f9      	bne.n	80036b6 <_vfiprintf_r+0x96>
 80036c2:	ebba 0b04 	subs.w	fp, sl, r4
 80036c6:	d00b      	beq.n	80036e0 <_vfiprintf_r+0xc0>
 80036c8:	465b      	mov	r3, fp
 80036ca:	4622      	mov	r2, r4
 80036cc:	4629      	mov	r1, r5
 80036ce:	4630      	mov	r0, r6
 80036d0:	f7ff ff93 	bl	80035fa <__sfputs_r>
 80036d4:	3001      	adds	r0, #1
 80036d6:	f000 80aa 	beq.w	800382e <_vfiprintf_r+0x20e>
 80036da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036dc:	445a      	add	r2, fp
 80036de:	9209      	str	r2, [sp, #36]	; 0x24
 80036e0:	f89a 3000 	ldrb.w	r3, [sl]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80a2 	beq.w	800382e <_vfiprintf_r+0x20e>
 80036ea:	2300      	movs	r3, #0
 80036ec:	f04f 32ff 	mov.w	r2, #4294967295
 80036f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036f4:	f10a 0a01 	add.w	sl, sl, #1
 80036f8:	9304      	str	r3, [sp, #16]
 80036fa:	9307      	str	r3, [sp, #28]
 80036fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003700:	931a      	str	r3, [sp, #104]	; 0x68
 8003702:	4654      	mov	r4, sl
 8003704:	2205      	movs	r2, #5
 8003706:	f814 1b01 	ldrb.w	r1, [r4], #1
 800370a:	4858      	ldr	r0, [pc, #352]	; (800386c <_vfiprintf_r+0x24c>)
 800370c:	f000 fcba 	bl	8004084 <memchr>
 8003710:	9a04      	ldr	r2, [sp, #16]
 8003712:	b9d8      	cbnz	r0, 800374c <_vfiprintf_r+0x12c>
 8003714:	06d1      	lsls	r1, r2, #27
 8003716:	bf44      	itt	mi
 8003718:	2320      	movmi	r3, #32
 800371a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800371e:	0713      	lsls	r3, r2, #28
 8003720:	bf44      	itt	mi
 8003722:	232b      	movmi	r3, #43	; 0x2b
 8003724:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003728:	f89a 3000 	ldrb.w	r3, [sl]
 800372c:	2b2a      	cmp	r3, #42	; 0x2a
 800372e:	d015      	beq.n	800375c <_vfiprintf_r+0x13c>
 8003730:	4654      	mov	r4, sl
 8003732:	2000      	movs	r0, #0
 8003734:	f04f 0c0a 	mov.w	ip, #10
 8003738:	9a07      	ldr	r2, [sp, #28]
 800373a:	4621      	mov	r1, r4
 800373c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003740:	3b30      	subs	r3, #48	; 0x30
 8003742:	2b09      	cmp	r3, #9
 8003744:	d94e      	bls.n	80037e4 <_vfiprintf_r+0x1c4>
 8003746:	b1b0      	cbz	r0, 8003776 <_vfiprintf_r+0x156>
 8003748:	9207      	str	r2, [sp, #28]
 800374a:	e014      	b.n	8003776 <_vfiprintf_r+0x156>
 800374c:	eba0 0308 	sub.w	r3, r0, r8
 8003750:	fa09 f303 	lsl.w	r3, r9, r3
 8003754:	4313      	orrs	r3, r2
 8003756:	46a2      	mov	sl, r4
 8003758:	9304      	str	r3, [sp, #16]
 800375a:	e7d2      	b.n	8003702 <_vfiprintf_r+0xe2>
 800375c:	9b03      	ldr	r3, [sp, #12]
 800375e:	1d19      	adds	r1, r3, #4
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	9103      	str	r1, [sp, #12]
 8003764:	2b00      	cmp	r3, #0
 8003766:	bfbb      	ittet	lt
 8003768:	425b      	neglt	r3, r3
 800376a:	f042 0202 	orrlt.w	r2, r2, #2
 800376e:	9307      	strge	r3, [sp, #28]
 8003770:	9307      	strlt	r3, [sp, #28]
 8003772:	bfb8      	it	lt
 8003774:	9204      	strlt	r2, [sp, #16]
 8003776:	7823      	ldrb	r3, [r4, #0]
 8003778:	2b2e      	cmp	r3, #46	; 0x2e
 800377a:	d10c      	bne.n	8003796 <_vfiprintf_r+0x176>
 800377c:	7863      	ldrb	r3, [r4, #1]
 800377e:	2b2a      	cmp	r3, #42	; 0x2a
 8003780:	d135      	bne.n	80037ee <_vfiprintf_r+0x1ce>
 8003782:	9b03      	ldr	r3, [sp, #12]
 8003784:	3402      	adds	r4, #2
 8003786:	1d1a      	adds	r2, r3, #4
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	9203      	str	r2, [sp, #12]
 800378c:	2b00      	cmp	r3, #0
 800378e:	bfb8      	it	lt
 8003790:	f04f 33ff 	movlt.w	r3, #4294967295
 8003794:	9305      	str	r3, [sp, #20]
 8003796:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003870 <_vfiprintf_r+0x250>
 800379a:	2203      	movs	r2, #3
 800379c:	4650      	mov	r0, sl
 800379e:	7821      	ldrb	r1, [r4, #0]
 80037a0:	f000 fc70 	bl	8004084 <memchr>
 80037a4:	b140      	cbz	r0, 80037b8 <_vfiprintf_r+0x198>
 80037a6:	2340      	movs	r3, #64	; 0x40
 80037a8:	eba0 000a 	sub.w	r0, r0, sl
 80037ac:	fa03 f000 	lsl.w	r0, r3, r0
 80037b0:	9b04      	ldr	r3, [sp, #16]
 80037b2:	3401      	adds	r4, #1
 80037b4:	4303      	orrs	r3, r0
 80037b6:	9304      	str	r3, [sp, #16]
 80037b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037bc:	2206      	movs	r2, #6
 80037be:	482d      	ldr	r0, [pc, #180]	; (8003874 <_vfiprintf_r+0x254>)
 80037c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037c4:	f000 fc5e 	bl	8004084 <memchr>
 80037c8:	2800      	cmp	r0, #0
 80037ca:	d03f      	beq.n	800384c <_vfiprintf_r+0x22c>
 80037cc:	4b2a      	ldr	r3, [pc, #168]	; (8003878 <_vfiprintf_r+0x258>)
 80037ce:	bb1b      	cbnz	r3, 8003818 <_vfiprintf_r+0x1f8>
 80037d0:	9b03      	ldr	r3, [sp, #12]
 80037d2:	3307      	adds	r3, #7
 80037d4:	f023 0307 	bic.w	r3, r3, #7
 80037d8:	3308      	adds	r3, #8
 80037da:	9303      	str	r3, [sp, #12]
 80037dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037de:	443b      	add	r3, r7
 80037e0:	9309      	str	r3, [sp, #36]	; 0x24
 80037e2:	e767      	b.n	80036b4 <_vfiprintf_r+0x94>
 80037e4:	460c      	mov	r4, r1
 80037e6:	2001      	movs	r0, #1
 80037e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80037ec:	e7a5      	b.n	800373a <_vfiprintf_r+0x11a>
 80037ee:	2300      	movs	r3, #0
 80037f0:	f04f 0c0a 	mov.w	ip, #10
 80037f4:	4619      	mov	r1, r3
 80037f6:	3401      	adds	r4, #1
 80037f8:	9305      	str	r3, [sp, #20]
 80037fa:	4620      	mov	r0, r4
 80037fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003800:	3a30      	subs	r2, #48	; 0x30
 8003802:	2a09      	cmp	r2, #9
 8003804:	d903      	bls.n	800380e <_vfiprintf_r+0x1ee>
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0c5      	beq.n	8003796 <_vfiprintf_r+0x176>
 800380a:	9105      	str	r1, [sp, #20]
 800380c:	e7c3      	b.n	8003796 <_vfiprintf_r+0x176>
 800380e:	4604      	mov	r4, r0
 8003810:	2301      	movs	r3, #1
 8003812:	fb0c 2101 	mla	r1, ip, r1, r2
 8003816:	e7f0      	b.n	80037fa <_vfiprintf_r+0x1da>
 8003818:	ab03      	add	r3, sp, #12
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	462a      	mov	r2, r5
 800381e:	4630      	mov	r0, r6
 8003820:	4b16      	ldr	r3, [pc, #88]	; (800387c <_vfiprintf_r+0x25c>)
 8003822:	a904      	add	r1, sp, #16
 8003824:	f3af 8000 	nop.w
 8003828:	4607      	mov	r7, r0
 800382a:	1c78      	adds	r0, r7, #1
 800382c:	d1d6      	bne.n	80037dc <_vfiprintf_r+0x1bc>
 800382e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003830:	07d9      	lsls	r1, r3, #31
 8003832:	d405      	bmi.n	8003840 <_vfiprintf_r+0x220>
 8003834:	89ab      	ldrh	r3, [r5, #12]
 8003836:	059a      	lsls	r2, r3, #22
 8003838:	d402      	bmi.n	8003840 <_vfiprintf_r+0x220>
 800383a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800383c:	f7ff fe33 	bl	80034a6 <__retarget_lock_release_recursive>
 8003840:	89ab      	ldrh	r3, [r5, #12]
 8003842:	065b      	lsls	r3, r3, #25
 8003844:	f53f af12 	bmi.w	800366c <_vfiprintf_r+0x4c>
 8003848:	9809      	ldr	r0, [sp, #36]	; 0x24
 800384a:	e711      	b.n	8003670 <_vfiprintf_r+0x50>
 800384c:	ab03      	add	r3, sp, #12
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	462a      	mov	r2, r5
 8003852:	4630      	mov	r0, r6
 8003854:	4b09      	ldr	r3, [pc, #36]	; (800387c <_vfiprintf_r+0x25c>)
 8003856:	a904      	add	r1, sp, #16
 8003858:	f000 f882 	bl	8003960 <_printf_i>
 800385c:	e7e4      	b.n	8003828 <_vfiprintf_r+0x208>
 800385e:	bf00      	nop
 8003860:	08004238 	.word	0x08004238
 8003864:	08004258 	.word	0x08004258
 8003868:	08004218 	.word	0x08004218
 800386c:	08004278 	.word	0x08004278
 8003870:	0800427e 	.word	0x0800427e
 8003874:	08004282 	.word	0x08004282
 8003878:	00000000 	.word	0x00000000
 800387c:	080035fb 	.word	0x080035fb

08003880 <_printf_common>:
 8003880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003884:	4616      	mov	r6, r2
 8003886:	4699      	mov	r9, r3
 8003888:	688a      	ldr	r2, [r1, #8]
 800388a:	690b      	ldr	r3, [r1, #16]
 800388c:	4607      	mov	r7, r0
 800388e:	4293      	cmp	r3, r2
 8003890:	bfb8      	it	lt
 8003892:	4613      	movlt	r3, r2
 8003894:	6033      	str	r3, [r6, #0]
 8003896:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800389a:	460c      	mov	r4, r1
 800389c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80038a0:	b10a      	cbz	r2, 80038a6 <_printf_common+0x26>
 80038a2:	3301      	adds	r3, #1
 80038a4:	6033      	str	r3, [r6, #0]
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	0699      	lsls	r1, r3, #26
 80038aa:	bf42      	ittt	mi
 80038ac:	6833      	ldrmi	r3, [r6, #0]
 80038ae:	3302      	addmi	r3, #2
 80038b0:	6033      	strmi	r3, [r6, #0]
 80038b2:	6825      	ldr	r5, [r4, #0]
 80038b4:	f015 0506 	ands.w	r5, r5, #6
 80038b8:	d106      	bne.n	80038c8 <_printf_common+0x48>
 80038ba:	f104 0a19 	add.w	sl, r4, #25
 80038be:	68e3      	ldr	r3, [r4, #12]
 80038c0:	6832      	ldr	r2, [r6, #0]
 80038c2:	1a9b      	subs	r3, r3, r2
 80038c4:	42ab      	cmp	r3, r5
 80038c6:	dc28      	bgt.n	800391a <_printf_common+0x9a>
 80038c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80038cc:	1e13      	subs	r3, r2, #0
 80038ce:	6822      	ldr	r2, [r4, #0]
 80038d0:	bf18      	it	ne
 80038d2:	2301      	movne	r3, #1
 80038d4:	0692      	lsls	r2, r2, #26
 80038d6:	d42d      	bmi.n	8003934 <_printf_common+0xb4>
 80038d8:	4649      	mov	r1, r9
 80038da:	4638      	mov	r0, r7
 80038dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038e0:	47c0      	blx	r8
 80038e2:	3001      	adds	r0, #1
 80038e4:	d020      	beq.n	8003928 <_printf_common+0xa8>
 80038e6:	6823      	ldr	r3, [r4, #0]
 80038e8:	68e5      	ldr	r5, [r4, #12]
 80038ea:	f003 0306 	and.w	r3, r3, #6
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	bf18      	it	ne
 80038f2:	2500      	movne	r5, #0
 80038f4:	6832      	ldr	r2, [r6, #0]
 80038f6:	f04f 0600 	mov.w	r6, #0
 80038fa:	68a3      	ldr	r3, [r4, #8]
 80038fc:	bf08      	it	eq
 80038fe:	1aad      	subeq	r5, r5, r2
 8003900:	6922      	ldr	r2, [r4, #16]
 8003902:	bf08      	it	eq
 8003904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003908:	4293      	cmp	r3, r2
 800390a:	bfc4      	itt	gt
 800390c:	1a9b      	subgt	r3, r3, r2
 800390e:	18ed      	addgt	r5, r5, r3
 8003910:	341a      	adds	r4, #26
 8003912:	42b5      	cmp	r5, r6
 8003914:	d11a      	bne.n	800394c <_printf_common+0xcc>
 8003916:	2000      	movs	r0, #0
 8003918:	e008      	b.n	800392c <_printf_common+0xac>
 800391a:	2301      	movs	r3, #1
 800391c:	4652      	mov	r2, sl
 800391e:	4649      	mov	r1, r9
 8003920:	4638      	mov	r0, r7
 8003922:	47c0      	blx	r8
 8003924:	3001      	adds	r0, #1
 8003926:	d103      	bne.n	8003930 <_printf_common+0xb0>
 8003928:	f04f 30ff 	mov.w	r0, #4294967295
 800392c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003930:	3501      	adds	r5, #1
 8003932:	e7c4      	b.n	80038be <_printf_common+0x3e>
 8003934:	2030      	movs	r0, #48	; 0x30
 8003936:	18e1      	adds	r1, r4, r3
 8003938:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003942:	4422      	add	r2, r4
 8003944:	3302      	adds	r3, #2
 8003946:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800394a:	e7c5      	b.n	80038d8 <_printf_common+0x58>
 800394c:	2301      	movs	r3, #1
 800394e:	4622      	mov	r2, r4
 8003950:	4649      	mov	r1, r9
 8003952:	4638      	mov	r0, r7
 8003954:	47c0      	blx	r8
 8003956:	3001      	adds	r0, #1
 8003958:	d0e6      	beq.n	8003928 <_printf_common+0xa8>
 800395a:	3601      	adds	r6, #1
 800395c:	e7d9      	b.n	8003912 <_printf_common+0x92>
	...

08003960 <_printf_i>:
 8003960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003964:	7e0f      	ldrb	r7, [r1, #24]
 8003966:	4691      	mov	r9, r2
 8003968:	2f78      	cmp	r7, #120	; 0x78
 800396a:	4680      	mov	r8, r0
 800396c:	460c      	mov	r4, r1
 800396e:	469a      	mov	sl, r3
 8003970:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003972:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003976:	d807      	bhi.n	8003988 <_printf_i+0x28>
 8003978:	2f62      	cmp	r7, #98	; 0x62
 800397a:	d80a      	bhi.n	8003992 <_printf_i+0x32>
 800397c:	2f00      	cmp	r7, #0
 800397e:	f000 80d9 	beq.w	8003b34 <_printf_i+0x1d4>
 8003982:	2f58      	cmp	r7, #88	; 0x58
 8003984:	f000 80a4 	beq.w	8003ad0 <_printf_i+0x170>
 8003988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800398c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003990:	e03a      	b.n	8003a08 <_printf_i+0xa8>
 8003992:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003996:	2b15      	cmp	r3, #21
 8003998:	d8f6      	bhi.n	8003988 <_printf_i+0x28>
 800399a:	a101      	add	r1, pc, #4	; (adr r1, 80039a0 <_printf_i+0x40>)
 800399c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039a0:	080039f9 	.word	0x080039f9
 80039a4:	08003a0d 	.word	0x08003a0d
 80039a8:	08003989 	.word	0x08003989
 80039ac:	08003989 	.word	0x08003989
 80039b0:	08003989 	.word	0x08003989
 80039b4:	08003989 	.word	0x08003989
 80039b8:	08003a0d 	.word	0x08003a0d
 80039bc:	08003989 	.word	0x08003989
 80039c0:	08003989 	.word	0x08003989
 80039c4:	08003989 	.word	0x08003989
 80039c8:	08003989 	.word	0x08003989
 80039cc:	08003b1b 	.word	0x08003b1b
 80039d0:	08003a3d 	.word	0x08003a3d
 80039d4:	08003afd 	.word	0x08003afd
 80039d8:	08003989 	.word	0x08003989
 80039dc:	08003989 	.word	0x08003989
 80039e0:	08003b3d 	.word	0x08003b3d
 80039e4:	08003989 	.word	0x08003989
 80039e8:	08003a3d 	.word	0x08003a3d
 80039ec:	08003989 	.word	0x08003989
 80039f0:	08003989 	.word	0x08003989
 80039f4:	08003b05 	.word	0x08003b05
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	1d1a      	adds	r2, r3, #4
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	602a      	str	r2, [r5, #0]
 8003a00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0a4      	b.n	8003b56 <_printf_i+0x1f6>
 8003a0c:	6820      	ldr	r0, [r4, #0]
 8003a0e:	6829      	ldr	r1, [r5, #0]
 8003a10:	0606      	lsls	r6, r0, #24
 8003a12:	f101 0304 	add.w	r3, r1, #4
 8003a16:	d50a      	bpl.n	8003a2e <_printf_i+0xce>
 8003a18:	680e      	ldr	r6, [r1, #0]
 8003a1a:	602b      	str	r3, [r5, #0]
 8003a1c:	2e00      	cmp	r6, #0
 8003a1e:	da03      	bge.n	8003a28 <_printf_i+0xc8>
 8003a20:	232d      	movs	r3, #45	; 0x2d
 8003a22:	4276      	negs	r6, r6
 8003a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a28:	230a      	movs	r3, #10
 8003a2a:	485e      	ldr	r0, [pc, #376]	; (8003ba4 <_printf_i+0x244>)
 8003a2c:	e019      	b.n	8003a62 <_printf_i+0x102>
 8003a2e:	680e      	ldr	r6, [r1, #0]
 8003a30:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a34:	602b      	str	r3, [r5, #0]
 8003a36:	bf18      	it	ne
 8003a38:	b236      	sxthne	r6, r6
 8003a3a:	e7ef      	b.n	8003a1c <_printf_i+0xbc>
 8003a3c:	682b      	ldr	r3, [r5, #0]
 8003a3e:	6820      	ldr	r0, [r4, #0]
 8003a40:	1d19      	adds	r1, r3, #4
 8003a42:	6029      	str	r1, [r5, #0]
 8003a44:	0601      	lsls	r1, r0, #24
 8003a46:	d501      	bpl.n	8003a4c <_printf_i+0xec>
 8003a48:	681e      	ldr	r6, [r3, #0]
 8003a4a:	e002      	b.n	8003a52 <_printf_i+0xf2>
 8003a4c:	0646      	lsls	r6, r0, #25
 8003a4e:	d5fb      	bpl.n	8003a48 <_printf_i+0xe8>
 8003a50:	881e      	ldrh	r6, [r3, #0]
 8003a52:	2f6f      	cmp	r7, #111	; 0x6f
 8003a54:	bf0c      	ite	eq
 8003a56:	2308      	moveq	r3, #8
 8003a58:	230a      	movne	r3, #10
 8003a5a:	4852      	ldr	r0, [pc, #328]	; (8003ba4 <_printf_i+0x244>)
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a62:	6865      	ldr	r5, [r4, #4]
 8003a64:	2d00      	cmp	r5, #0
 8003a66:	bfa8      	it	ge
 8003a68:	6821      	ldrge	r1, [r4, #0]
 8003a6a:	60a5      	str	r5, [r4, #8]
 8003a6c:	bfa4      	itt	ge
 8003a6e:	f021 0104 	bicge.w	r1, r1, #4
 8003a72:	6021      	strge	r1, [r4, #0]
 8003a74:	b90e      	cbnz	r6, 8003a7a <_printf_i+0x11a>
 8003a76:	2d00      	cmp	r5, #0
 8003a78:	d04d      	beq.n	8003b16 <_printf_i+0x1b6>
 8003a7a:	4615      	mov	r5, r2
 8003a7c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a80:	fb03 6711 	mls	r7, r3, r1, r6
 8003a84:	5dc7      	ldrb	r7, [r0, r7]
 8003a86:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a8a:	4637      	mov	r7, r6
 8003a8c:	42bb      	cmp	r3, r7
 8003a8e:	460e      	mov	r6, r1
 8003a90:	d9f4      	bls.n	8003a7c <_printf_i+0x11c>
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d10b      	bne.n	8003aae <_printf_i+0x14e>
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	07de      	lsls	r6, r3, #31
 8003a9a:	d508      	bpl.n	8003aae <_printf_i+0x14e>
 8003a9c:	6923      	ldr	r3, [r4, #16]
 8003a9e:	6861      	ldr	r1, [r4, #4]
 8003aa0:	4299      	cmp	r1, r3
 8003aa2:	bfde      	ittt	le
 8003aa4:	2330      	movle	r3, #48	; 0x30
 8003aa6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003aaa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003aae:	1b52      	subs	r2, r2, r5
 8003ab0:	6122      	str	r2, [r4, #16]
 8003ab2:	464b      	mov	r3, r9
 8003ab4:	4621      	mov	r1, r4
 8003ab6:	4640      	mov	r0, r8
 8003ab8:	f8cd a000 	str.w	sl, [sp]
 8003abc:	aa03      	add	r2, sp, #12
 8003abe:	f7ff fedf 	bl	8003880 <_printf_common>
 8003ac2:	3001      	adds	r0, #1
 8003ac4:	d14c      	bne.n	8003b60 <_printf_i+0x200>
 8003ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aca:	b004      	add	sp, #16
 8003acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad0:	4834      	ldr	r0, [pc, #208]	; (8003ba4 <_printf_i+0x244>)
 8003ad2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003ad6:	6829      	ldr	r1, [r5, #0]
 8003ad8:	6823      	ldr	r3, [r4, #0]
 8003ada:	f851 6b04 	ldr.w	r6, [r1], #4
 8003ade:	6029      	str	r1, [r5, #0]
 8003ae0:	061d      	lsls	r5, r3, #24
 8003ae2:	d514      	bpl.n	8003b0e <_printf_i+0x1ae>
 8003ae4:	07df      	lsls	r7, r3, #31
 8003ae6:	bf44      	itt	mi
 8003ae8:	f043 0320 	orrmi.w	r3, r3, #32
 8003aec:	6023      	strmi	r3, [r4, #0]
 8003aee:	b91e      	cbnz	r6, 8003af8 <_printf_i+0x198>
 8003af0:	6823      	ldr	r3, [r4, #0]
 8003af2:	f023 0320 	bic.w	r3, r3, #32
 8003af6:	6023      	str	r3, [r4, #0]
 8003af8:	2310      	movs	r3, #16
 8003afa:	e7af      	b.n	8003a5c <_printf_i+0xfc>
 8003afc:	6823      	ldr	r3, [r4, #0]
 8003afe:	f043 0320 	orr.w	r3, r3, #32
 8003b02:	6023      	str	r3, [r4, #0]
 8003b04:	2378      	movs	r3, #120	; 0x78
 8003b06:	4828      	ldr	r0, [pc, #160]	; (8003ba8 <_printf_i+0x248>)
 8003b08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b0c:	e7e3      	b.n	8003ad6 <_printf_i+0x176>
 8003b0e:	0659      	lsls	r1, r3, #25
 8003b10:	bf48      	it	mi
 8003b12:	b2b6      	uxthmi	r6, r6
 8003b14:	e7e6      	b.n	8003ae4 <_printf_i+0x184>
 8003b16:	4615      	mov	r5, r2
 8003b18:	e7bb      	b.n	8003a92 <_printf_i+0x132>
 8003b1a:	682b      	ldr	r3, [r5, #0]
 8003b1c:	6826      	ldr	r6, [r4, #0]
 8003b1e:	1d18      	adds	r0, r3, #4
 8003b20:	6961      	ldr	r1, [r4, #20]
 8003b22:	6028      	str	r0, [r5, #0]
 8003b24:	0635      	lsls	r5, r6, #24
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	d501      	bpl.n	8003b2e <_printf_i+0x1ce>
 8003b2a:	6019      	str	r1, [r3, #0]
 8003b2c:	e002      	b.n	8003b34 <_printf_i+0x1d4>
 8003b2e:	0670      	lsls	r0, r6, #25
 8003b30:	d5fb      	bpl.n	8003b2a <_printf_i+0x1ca>
 8003b32:	8019      	strh	r1, [r3, #0]
 8003b34:	2300      	movs	r3, #0
 8003b36:	4615      	mov	r5, r2
 8003b38:	6123      	str	r3, [r4, #16]
 8003b3a:	e7ba      	b.n	8003ab2 <_printf_i+0x152>
 8003b3c:	682b      	ldr	r3, [r5, #0]
 8003b3e:	2100      	movs	r1, #0
 8003b40:	1d1a      	adds	r2, r3, #4
 8003b42:	602a      	str	r2, [r5, #0]
 8003b44:	681d      	ldr	r5, [r3, #0]
 8003b46:	6862      	ldr	r2, [r4, #4]
 8003b48:	4628      	mov	r0, r5
 8003b4a:	f000 fa9b 	bl	8004084 <memchr>
 8003b4e:	b108      	cbz	r0, 8003b54 <_printf_i+0x1f4>
 8003b50:	1b40      	subs	r0, r0, r5
 8003b52:	6060      	str	r0, [r4, #4]
 8003b54:	6863      	ldr	r3, [r4, #4]
 8003b56:	6123      	str	r3, [r4, #16]
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b5e:	e7a8      	b.n	8003ab2 <_printf_i+0x152>
 8003b60:	462a      	mov	r2, r5
 8003b62:	4649      	mov	r1, r9
 8003b64:	4640      	mov	r0, r8
 8003b66:	6923      	ldr	r3, [r4, #16]
 8003b68:	47d0      	blx	sl
 8003b6a:	3001      	adds	r0, #1
 8003b6c:	d0ab      	beq.n	8003ac6 <_printf_i+0x166>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	079b      	lsls	r3, r3, #30
 8003b72:	d413      	bmi.n	8003b9c <_printf_i+0x23c>
 8003b74:	68e0      	ldr	r0, [r4, #12]
 8003b76:	9b03      	ldr	r3, [sp, #12]
 8003b78:	4298      	cmp	r0, r3
 8003b7a:	bfb8      	it	lt
 8003b7c:	4618      	movlt	r0, r3
 8003b7e:	e7a4      	b.n	8003aca <_printf_i+0x16a>
 8003b80:	2301      	movs	r3, #1
 8003b82:	4632      	mov	r2, r6
 8003b84:	4649      	mov	r1, r9
 8003b86:	4640      	mov	r0, r8
 8003b88:	47d0      	blx	sl
 8003b8a:	3001      	adds	r0, #1
 8003b8c:	d09b      	beq.n	8003ac6 <_printf_i+0x166>
 8003b8e:	3501      	adds	r5, #1
 8003b90:	68e3      	ldr	r3, [r4, #12]
 8003b92:	9903      	ldr	r1, [sp, #12]
 8003b94:	1a5b      	subs	r3, r3, r1
 8003b96:	42ab      	cmp	r3, r5
 8003b98:	dcf2      	bgt.n	8003b80 <_printf_i+0x220>
 8003b9a:	e7eb      	b.n	8003b74 <_printf_i+0x214>
 8003b9c:	2500      	movs	r5, #0
 8003b9e:	f104 0619 	add.w	r6, r4, #25
 8003ba2:	e7f5      	b.n	8003b90 <_printf_i+0x230>
 8003ba4:	08004289 	.word	0x08004289
 8003ba8:	0800429a 	.word	0x0800429a

08003bac <_sbrk_r>:
 8003bac:	b538      	push	{r3, r4, r5, lr}
 8003bae:	2300      	movs	r3, #0
 8003bb0:	4d05      	ldr	r5, [pc, #20]	; (8003bc8 <_sbrk_r+0x1c>)
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	4608      	mov	r0, r1
 8003bb6:	602b      	str	r3, [r5, #0]
 8003bb8:	f7fc fe62 	bl	8000880 <_sbrk>
 8003bbc:	1c43      	adds	r3, r0, #1
 8003bbe:	d102      	bne.n	8003bc6 <_sbrk_r+0x1a>
 8003bc0:	682b      	ldr	r3, [r5, #0]
 8003bc2:	b103      	cbz	r3, 8003bc6 <_sbrk_r+0x1a>
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	bd38      	pop	{r3, r4, r5, pc}
 8003bc8:	20000160 	.word	0x20000160

08003bcc <__sread>:
 8003bcc:	b510      	push	{r4, lr}
 8003bce:	460c      	mov	r4, r1
 8003bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bd4:	f000 fab8 	bl	8004148 <_read_r>
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	bfab      	itete	ge
 8003bdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bde:	89a3      	ldrhlt	r3, [r4, #12]
 8003be0:	181b      	addge	r3, r3, r0
 8003be2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003be6:	bfac      	ite	ge
 8003be8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bea:	81a3      	strhlt	r3, [r4, #12]
 8003bec:	bd10      	pop	{r4, pc}

08003bee <__swrite>:
 8003bee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf2:	461f      	mov	r7, r3
 8003bf4:	898b      	ldrh	r3, [r1, #12]
 8003bf6:	4605      	mov	r5, r0
 8003bf8:	05db      	lsls	r3, r3, #23
 8003bfa:	460c      	mov	r4, r1
 8003bfc:	4616      	mov	r6, r2
 8003bfe:	d505      	bpl.n	8003c0c <__swrite+0x1e>
 8003c00:	2302      	movs	r3, #2
 8003c02:	2200      	movs	r2, #0
 8003c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c08:	f000 f9c4 	bl	8003f94 <_lseek_r>
 8003c0c:	89a3      	ldrh	r3, [r4, #12]
 8003c0e:	4632      	mov	r2, r6
 8003c10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c14:	81a3      	strh	r3, [r4, #12]
 8003c16:	4628      	mov	r0, r5
 8003c18:	463b      	mov	r3, r7
 8003c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c22:	f000 b869 	b.w	8003cf8 <_write_r>

08003c26 <__sseek>:
 8003c26:	b510      	push	{r4, lr}
 8003c28:	460c      	mov	r4, r1
 8003c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c2e:	f000 f9b1 	bl	8003f94 <_lseek_r>
 8003c32:	1c43      	adds	r3, r0, #1
 8003c34:	89a3      	ldrh	r3, [r4, #12]
 8003c36:	bf15      	itete	ne
 8003c38:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c42:	81a3      	strheq	r3, [r4, #12]
 8003c44:	bf18      	it	ne
 8003c46:	81a3      	strhne	r3, [r4, #12]
 8003c48:	bd10      	pop	{r4, pc}

08003c4a <__sclose>:
 8003c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c4e:	f000 b8d3 	b.w	8003df8 <_close_r>
	...

08003c54 <__swbuf_r>:
 8003c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c56:	460e      	mov	r6, r1
 8003c58:	4614      	mov	r4, r2
 8003c5a:	4605      	mov	r5, r0
 8003c5c:	b118      	cbz	r0, 8003c66 <__swbuf_r+0x12>
 8003c5e:	6983      	ldr	r3, [r0, #24]
 8003c60:	b90b      	cbnz	r3, 8003c66 <__swbuf_r+0x12>
 8003c62:	f7ff fb81 	bl	8003368 <__sinit>
 8003c66:	4b21      	ldr	r3, [pc, #132]	; (8003cec <__swbuf_r+0x98>)
 8003c68:	429c      	cmp	r4, r3
 8003c6a:	d12b      	bne.n	8003cc4 <__swbuf_r+0x70>
 8003c6c:	686c      	ldr	r4, [r5, #4]
 8003c6e:	69a3      	ldr	r3, [r4, #24]
 8003c70:	60a3      	str	r3, [r4, #8]
 8003c72:	89a3      	ldrh	r3, [r4, #12]
 8003c74:	071a      	lsls	r2, r3, #28
 8003c76:	d52f      	bpl.n	8003cd8 <__swbuf_r+0x84>
 8003c78:	6923      	ldr	r3, [r4, #16]
 8003c7a:	b36b      	cbz	r3, 8003cd8 <__swbuf_r+0x84>
 8003c7c:	6923      	ldr	r3, [r4, #16]
 8003c7e:	6820      	ldr	r0, [r4, #0]
 8003c80:	b2f6      	uxtb	r6, r6
 8003c82:	1ac0      	subs	r0, r0, r3
 8003c84:	6963      	ldr	r3, [r4, #20]
 8003c86:	4637      	mov	r7, r6
 8003c88:	4283      	cmp	r3, r0
 8003c8a:	dc04      	bgt.n	8003c96 <__swbuf_r+0x42>
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	4628      	mov	r0, r5
 8003c90:	f000 f944 	bl	8003f1c <_fflush_r>
 8003c94:	bb30      	cbnz	r0, 8003ce4 <__swbuf_r+0x90>
 8003c96:	68a3      	ldr	r3, [r4, #8]
 8003c98:	3001      	adds	r0, #1
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	60a3      	str	r3, [r4, #8]
 8003c9e:	6823      	ldr	r3, [r4, #0]
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	6022      	str	r2, [r4, #0]
 8003ca4:	701e      	strb	r6, [r3, #0]
 8003ca6:	6963      	ldr	r3, [r4, #20]
 8003ca8:	4283      	cmp	r3, r0
 8003caa:	d004      	beq.n	8003cb6 <__swbuf_r+0x62>
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	07db      	lsls	r3, r3, #31
 8003cb0:	d506      	bpl.n	8003cc0 <__swbuf_r+0x6c>
 8003cb2:	2e0a      	cmp	r6, #10
 8003cb4:	d104      	bne.n	8003cc0 <__swbuf_r+0x6c>
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	4628      	mov	r0, r5
 8003cba:	f000 f92f 	bl	8003f1c <_fflush_r>
 8003cbe:	b988      	cbnz	r0, 8003ce4 <__swbuf_r+0x90>
 8003cc0:	4638      	mov	r0, r7
 8003cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cc4:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <__swbuf_r+0x9c>)
 8003cc6:	429c      	cmp	r4, r3
 8003cc8:	d101      	bne.n	8003cce <__swbuf_r+0x7a>
 8003cca:	68ac      	ldr	r4, [r5, #8]
 8003ccc:	e7cf      	b.n	8003c6e <__swbuf_r+0x1a>
 8003cce:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <__swbuf_r+0xa0>)
 8003cd0:	429c      	cmp	r4, r3
 8003cd2:	bf08      	it	eq
 8003cd4:	68ec      	ldreq	r4, [r5, #12]
 8003cd6:	e7ca      	b.n	8003c6e <__swbuf_r+0x1a>
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4628      	mov	r0, r5
 8003cdc:	f000 f81e 	bl	8003d1c <__swsetup_r>
 8003ce0:	2800      	cmp	r0, #0
 8003ce2:	d0cb      	beq.n	8003c7c <__swbuf_r+0x28>
 8003ce4:	f04f 37ff 	mov.w	r7, #4294967295
 8003ce8:	e7ea      	b.n	8003cc0 <__swbuf_r+0x6c>
 8003cea:	bf00      	nop
 8003cec:	08004238 	.word	0x08004238
 8003cf0:	08004258 	.word	0x08004258
 8003cf4:	08004218 	.word	0x08004218

08003cf8 <_write_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	4611      	mov	r1, r2
 8003d00:	2200      	movs	r2, #0
 8003d02:	4d05      	ldr	r5, [pc, #20]	; (8003d18 <_write_r+0x20>)
 8003d04:	602a      	str	r2, [r5, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	f7fc fd6e 	bl	80007e8 <_write>
 8003d0c:	1c43      	adds	r3, r0, #1
 8003d0e:	d102      	bne.n	8003d16 <_write_r+0x1e>
 8003d10:	682b      	ldr	r3, [r5, #0]
 8003d12:	b103      	cbz	r3, 8003d16 <_write_r+0x1e>
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	bd38      	pop	{r3, r4, r5, pc}
 8003d18:	20000160 	.word	0x20000160

08003d1c <__swsetup_r>:
 8003d1c:	4b32      	ldr	r3, [pc, #200]	; (8003de8 <__swsetup_r+0xcc>)
 8003d1e:	b570      	push	{r4, r5, r6, lr}
 8003d20:	681d      	ldr	r5, [r3, #0]
 8003d22:	4606      	mov	r6, r0
 8003d24:	460c      	mov	r4, r1
 8003d26:	b125      	cbz	r5, 8003d32 <__swsetup_r+0x16>
 8003d28:	69ab      	ldr	r3, [r5, #24]
 8003d2a:	b913      	cbnz	r3, 8003d32 <__swsetup_r+0x16>
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	f7ff fb1b 	bl	8003368 <__sinit>
 8003d32:	4b2e      	ldr	r3, [pc, #184]	; (8003dec <__swsetup_r+0xd0>)
 8003d34:	429c      	cmp	r4, r3
 8003d36:	d10f      	bne.n	8003d58 <__swsetup_r+0x3c>
 8003d38:	686c      	ldr	r4, [r5, #4]
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d40:	0719      	lsls	r1, r3, #28
 8003d42:	d42c      	bmi.n	8003d9e <__swsetup_r+0x82>
 8003d44:	06dd      	lsls	r5, r3, #27
 8003d46:	d411      	bmi.n	8003d6c <__swsetup_r+0x50>
 8003d48:	2309      	movs	r3, #9
 8003d4a:	6033      	str	r3, [r6, #0]
 8003d4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003d50:	f04f 30ff 	mov.w	r0, #4294967295
 8003d54:	81a3      	strh	r3, [r4, #12]
 8003d56:	e03e      	b.n	8003dd6 <__swsetup_r+0xba>
 8003d58:	4b25      	ldr	r3, [pc, #148]	; (8003df0 <__swsetup_r+0xd4>)
 8003d5a:	429c      	cmp	r4, r3
 8003d5c:	d101      	bne.n	8003d62 <__swsetup_r+0x46>
 8003d5e:	68ac      	ldr	r4, [r5, #8]
 8003d60:	e7eb      	b.n	8003d3a <__swsetup_r+0x1e>
 8003d62:	4b24      	ldr	r3, [pc, #144]	; (8003df4 <__swsetup_r+0xd8>)
 8003d64:	429c      	cmp	r4, r3
 8003d66:	bf08      	it	eq
 8003d68:	68ec      	ldreq	r4, [r5, #12]
 8003d6a:	e7e6      	b.n	8003d3a <__swsetup_r+0x1e>
 8003d6c:	0758      	lsls	r0, r3, #29
 8003d6e:	d512      	bpl.n	8003d96 <__swsetup_r+0x7a>
 8003d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d72:	b141      	cbz	r1, 8003d86 <__swsetup_r+0x6a>
 8003d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d78:	4299      	cmp	r1, r3
 8003d7a:	d002      	beq.n	8003d82 <__swsetup_r+0x66>
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	f000 f99b 	bl	80040b8 <_free_r>
 8003d82:	2300      	movs	r3, #0
 8003d84:	6363      	str	r3, [r4, #52]	; 0x34
 8003d86:	89a3      	ldrh	r3, [r4, #12]
 8003d88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003d8c:	81a3      	strh	r3, [r4, #12]
 8003d8e:	2300      	movs	r3, #0
 8003d90:	6063      	str	r3, [r4, #4]
 8003d92:	6923      	ldr	r3, [r4, #16]
 8003d94:	6023      	str	r3, [r4, #0]
 8003d96:	89a3      	ldrh	r3, [r4, #12]
 8003d98:	f043 0308 	orr.w	r3, r3, #8
 8003d9c:	81a3      	strh	r3, [r4, #12]
 8003d9e:	6923      	ldr	r3, [r4, #16]
 8003da0:	b94b      	cbnz	r3, 8003db6 <__swsetup_r+0x9a>
 8003da2:	89a3      	ldrh	r3, [r4, #12]
 8003da4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dac:	d003      	beq.n	8003db6 <__swsetup_r+0x9a>
 8003dae:	4621      	mov	r1, r4
 8003db0:	4630      	mov	r0, r6
 8003db2:	f000 f927 	bl	8004004 <__smakebuf_r>
 8003db6:	89a0      	ldrh	r0, [r4, #12]
 8003db8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003dbc:	f010 0301 	ands.w	r3, r0, #1
 8003dc0:	d00a      	beq.n	8003dd8 <__swsetup_r+0xbc>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60a3      	str	r3, [r4, #8]
 8003dc6:	6963      	ldr	r3, [r4, #20]
 8003dc8:	425b      	negs	r3, r3
 8003dca:	61a3      	str	r3, [r4, #24]
 8003dcc:	6923      	ldr	r3, [r4, #16]
 8003dce:	b943      	cbnz	r3, 8003de2 <__swsetup_r+0xc6>
 8003dd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003dd4:	d1ba      	bne.n	8003d4c <__swsetup_r+0x30>
 8003dd6:	bd70      	pop	{r4, r5, r6, pc}
 8003dd8:	0781      	lsls	r1, r0, #30
 8003dda:	bf58      	it	pl
 8003ddc:	6963      	ldrpl	r3, [r4, #20]
 8003dde:	60a3      	str	r3, [r4, #8]
 8003de0:	e7f4      	b.n	8003dcc <__swsetup_r+0xb0>
 8003de2:	2000      	movs	r0, #0
 8003de4:	e7f7      	b.n	8003dd6 <__swsetup_r+0xba>
 8003de6:	bf00      	nop
 8003de8:	2000000c 	.word	0x2000000c
 8003dec:	08004238 	.word	0x08004238
 8003df0:	08004258 	.word	0x08004258
 8003df4:	08004218 	.word	0x08004218

08003df8 <_close_r>:
 8003df8:	b538      	push	{r3, r4, r5, lr}
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	4d05      	ldr	r5, [pc, #20]	; (8003e14 <_close_r+0x1c>)
 8003dfe:	4604      	mov	r4, r0
 8003e00:	4608      	mov	r0, r1
 8003e02:	602b      	str	r3, [r5, #0]
 8003e04:	f7fc fd0c 	bl	8000820 <_close>
 8003e08:	1c43      	adds	r3, r0, #1
 8003e0a:	d102      	bne.n	8003e12 <_close_r+0x1a>
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	b103      	cbz	r3, 8003e12 <_close_r+0x1a>
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	20000160 	.word	0x20000160

08003e18 <__sflush_r>:
 8003e18:	898a      	ldrh	r2, [r1, #12]
 8003e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1c:	4605      	mov	r5, r0
 8003e1e:	0710      	lsls	r0, r2, #28
 8003e20:	460c      	mov	r4, r1
 8003e22:	d457      	bmi.n	8003ed4 <__sflush_r+0xbc>
 8003e24:	684b      	ldr	r3, [r1, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	dc04      	bgt.n	8003e34 <__sflush_r+0x1c>
 8003e2a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	dc01      	bgt.n	8003e34 <__sflush_r+0x1c>
 8003e30:	2000      	movs	r0, #0
 8003e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e36:	2e00      	cmp	r6, #0
 8003e38:	d0fa      	beq.n	8003e30 <__sflush_r+0x18>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003e40:	682f      	ldr	r7, [r5, #0]
 8003e42:	602b      	str	r3, [r5, #0]
 8003e44:	d032      	beq.n	8003eac <__sflush_r+0x94>
 8003e46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003e48:	89a3      	ldrh	r3, [r4, #12]
 8003e4a:	075a      	lsls	r2, r3, #29
 8003e4c:	d505      	bpl.n	8003e5a <__sflush_r+0x42>
 8003e4e:	6863      	ldr	r3, [r4, #4]
 8003e50:	1ac0      	subs	r0, r0, r3
 8003e52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e54:	b10b      	cbz	r3, 8003e5a <__sflush_r+0x42>
 8003e56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e58:	1ac0      	subs	r0, r0, r3
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e60:	4628      	mov	r0, r5
 8003e62:	6a21      	ldr	r1, [r4, #32]
 8003e64:	47b0      	blx	r6
 8003e66:	1c43      	adds	r3, r0, #1
 8003e68:	89a3      	ldrh	r3, [r4, #12]
 8003e6a:	d106      	bne.n	8003e7a <__sflush_r+0x62>
 8003e6c:	6829      	ldr	r1, [r5, #0]
 8003e6e:	291d      	cmp	r1, #29
 8003e70:	d82c      	bhi.n	8003ecc <__sflush_r+0xb4>
 8003e72:	4a29      	ldr	r2, [pc, #164]	; (8003f18 <__sflush_r+0x100>)
 8003e74:	40ca      	lsrs	r2, r1
 8003e76:	07d6      	lsls	r6, r2, #31
 8003e78:	d528      	bpl.n	8003ecc <__sflush_r+0xb4>
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	6062      	str	r2, [r4, #4]
 8003e7e:	6922      	ldr	r2, [r4, #16]
 8003e80:	04d9      	lsls	r1, r3, #19
 8003e82:	6022      	str	r2, [r4, #0]
 8003e84:	d504      	bpl.n	8003e90 <__sflush_r+0x78>
 8003e86:	1c42      	adds	r2, r0, #1
 8003e88:	d101      	bne.n	8003e8e <__sflush_r+0x76>
 8003e8a:	682b      	ldr	r3, [r5, #0]
 8003e8c:	b903      	cbnz	r3, 8003e90 <__sflush_r+0x78>
 8003e8e:	6560      	str	r0, [r4, #84]	; 0x54
 8003e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e92:	602f      	str	r7, [r5, #0]
 8003e94:	2900      	cmp	r1, #0
 8003e96:	d0cb      	beq.n	8003e30 <__sflush_r+0x18>
 8003e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e9c:	4299      	cmp	r1, r3
 8003e9e:	d002      	beq.n	8003ea6 <__sflush_r+0x8e>
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	f000 f909 	bl	80040b8 <_free_r>
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	6360      	str	r0, [r4, #52]	; 0x34
 8003eaa:	e7c2      	b.n	8003e32 <__sflush_r+0x1a>
 8003eac:	6a21      	ldr	r1, [r4, #32]
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	47b0      	blx	r6
 8003eb4:	1c41      	adds	r1, r0, #1
 8003eb6:	d1c7      	bne.n	8003e48 <__sflush_r+0x30>
 8003eb8:	682b      	ldr	r3, [r5, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0c4      	beq.n	8003e48 <__sflush_r+0x30>
 8003ebe:	2b1d      	cmp	r3, #29
 8003ec0:	d001      	beq.n	8003ec6 <__sflush_r+0xae>
 8003ec2:	2b16      	cmp	r3, #22
 8003ec4:	d101      	bne.n	8003eca <__sflush_r+0xb2>
 8003ec6:	602f      	str	r7, [r5, #0]
 8003ec8:	e7b2      	b.n	8003e30 <__sflush_r+0x18>
 8003eca:	89a3      	ldrh	r3, [r4, #12]
 8003ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ed0:	81a3      	strh	r3, [r4, #12]
 8003ed2:	e7ae      	b.n	8003e32 <__sflush_r+0x1a>
 8003ed4:	690f      	ldr	r7, [r1, #16]
 8003ed6:	2f00      	cmp	r7, #0
 8003ed8:	d0aa      	beq.n	8003e30 <__sflush_r+0x18>
 8003eda:	0793      	lsls	r3, r2, #30
 8003edc:	bf18      	it	ne
 8003ede:	2300      	movne	r3, #0
 8003ee0:	680e      	ldr	r6, [r1, #0]
 8003ee2:	bf08      	it	eq
 8003ee4:	694b      	ldreq	r3, [r1, #20]
 8003ee6:	1bf6      	subs	r6, r6, r7
 8003ee8:	600f      	str	r7, [r1, #0]
 8003eea:	608b      	str	r3, [r1, #8]
 8003eec:	2e00      	cmp	r6, #0
 8003eee:	dd9f      	ble.n	8003e30 <__sflush_r+0x18>
 8003ef0:	4633      	mov	r3, r6
 8003ef2:	463a      	mov	r2, r7
 8003ef4:	4628      	mov	r0, r5
 8003ef6:	6a21      	ldr	r1, [r4, #32]
 8003ef8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003efc:	47e0      	blx	ip
 8003efe:	2800      	cmp	r0, #0
 8003f00:	dc06      	bgt.n	8003f10 <__sflush_r+0xf8>
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	f04f 30ff 	mov.w	r0, #4294967295
 8003f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f0c:	81a3      	strh	r3, [r4, #12]
 8003f0e:	e790      	b.n	8003e32 <__sflush_r+0x1a>
 8003f10:	4407      	add	r7, r0
 8003f12:	1a36      	subs	r6, r6, r0
 8003f14:	e7ea      	b.n	8003eec <__sflush_r+0xd4>
 8003f16:	bf00      	nop
 8003f18:	20400001 	.word	0x20400001

08003f1c <_fflush_r>:
 8003f1c:	b538      	push	{r3, r4, r5, lr}
 8003f1e:	690b      	ldr	r3, [r1, #16]
 8003f20:	4605      	mov	r5, r0
 8003f22:	460c      	mov	r4, r1
 8003f24:	b913      	cbnz	r3, 8003f2c <_fflush_r+0x10>
 8003f26:	2500      	movs	r5, #0
 8003f28:	4628      	mov	r0, r5
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	b118      	cbz	r0, 8003f36 <_fflush_r+0x1a>
 8003f2e:	6983      	ldr	r3, [r0, #24]
 8003f30:	b90b      	cbnz	r3, 8003f36 <_fflush_r+0x1a>
 8003f32:	f7ff fa19 	bl	8003368 <__sinit>
 8003f36:	4b14      	ldr	r3, [pc, #80]	; (8003f88 <_fflush_r+0x6c>)
 8003f38:	429c      	cmp	r4, r3
 8003f3a:	d11b      	bne.n	8003f74 <_fflush_r+0x58>
 8003f3c:	686c      	ldr	r4, [r5, #4]
 8003f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0ef      	beq.n	8003f26 <_fflush_r+0xa>
 8003f46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003f48:	07d0      	lsls	r0, r2, #31
 8003f4a:	d404      	bmi.n	8003f56 <_fflush_r+0x3a>
 8003f4c:	0599      	lsls	r1, r3, #22
 8003f4e:	d402      	bmi.n	8003f56 <_fflush_r+0x3a>
 8003f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f52:	f7ff faa7 	bl	80034a4 <__retarget_lock_acquire_recursive>
 8003f56:	4628      	mov	r0, r5
 8003f58:	4621      	mov	r1, r4
 8003f5a:	f7ff ff5d 	bl	8003e18 <__sflush_r>
 8003f5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f60:	4605      	mov	r5, r0
 8003f62:	07da      	lsls	r2, r3, #31
 8003f64:	d4e0      	bmi.n	8003f28 <_fflush_r+0xc>
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	059b      	lsls	r3, r3, #22
 8003f6a:	d4dd      	bmi.n	8003f28 <_fflush_r+0xc>
 8003f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f6e:	f7ff fa9a 	bl	80034a6 <__retarget_lock_release_recursive>
 8003f72:	e7d9      	b.n	8003f28 <_fflush_r+0xc>
 8003f74:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <_fflush_r+0x70>)
 8003f76:	429c      	cmp	r4, r3
 8003f78:	d101      	bne.n	8003f7e <_fflush_r+0x62>
 8003f7a:	68ac      	ldr	r4, [r5, #8]
 8003f7c:	e7df      	b.n	8003f3e <_fflush_r+0x22>
 8003f7e:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <_fflush_r+0x74>)
 8003f80:	429c      	cmp	r4, r3
 8003f82:	bf08      	it	eq
 8003f84:	68ec      	ldreq	r4, [r5, #12]
 8003f86:	e7da      	b.n	8003f3e <_fflush_r+0x22>
 8003f88:	08004238 	.word	0x08004238
 8003f8c:	08004258 	.word	0x08004258
 8003f90:	08004218 	.word	0x08004218

08003f94 <_lseek_r>:
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	4604      	mov	r4, r0
 8003f98:	4608      	mov	r0, r1
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4d05      	ldr	r5, [pc, #20]	; (8003fb4 <_lseek_r+0x20>)
 8003fa0:	602a      	str	r2, [r5, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f7fc fc60 	bl	8000868 <_lseek>
 8003fa8:	1c43      	adds	r3, r0, #1
 8003faa:	d102      	bne.n	8003fb2 <_lseek_r+0x1e>
 8003fac:	682b      	ldr	r3, [r5, #0]
 8003fae:	b103      	cbz	r3, 8003fb2 <_lseek_r+0x1e>
 8003fb0:	6023      	str	r3, [r4, #0]
 8003fb2:	bd38      	pop	{r3, r4, r5, pc}
 8003fb4:	20000160 	.word	0x20000160

08003fb8 <__swhatbuf_r>:
 8003fb8:	b570      	push	{r4, r5, r6, lr}
 8003fba:	460e      	mov	r6, r1
 8003fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc0:	4614      	mov	r4, r2
 8003fc2:	2900      	cmp	r1, #0
 8003fc4:	461d      	mov	r5, r3
 8003fc6:	b096      	sub	sp, #88	; 0x58
 8003fc8:	da08      	bge.n	8003fdc <__swhatbuf_r+0x24>
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003fd0:	602a      	str	r2, [r5, #0]
 8003fd2:	061a      	lsls	r2, r3, #24
 8003fd4:	d410      	bmi.n	8003ff8 <__swhatbuf_r+0x40>
 8003fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fda:	e00e      	b.n	8003ffa <__swhatbuf_r+0x42>
 8003fdc:	466a      	mov	r2, sp
 8003fde:	f000 f8c5 	bl	800416c <_fstat_r>
 8003fe2:	2800      	cmp	r0, #0
 8003fe4:	dbf1      	blt.n	8003fca <__swhatbuf_r+0x12>
 8003fe6:	9a01      	ldr	r2, [sp, #4]
 8003fe8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003fec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003ff0:	425a      	negs	r2, r3
 8003ff2:	415a      	adcs	r2, r3
 8003ff4:	602a      	str	r2, [r5, #0]
 8003ff6:	e7ee      	b.n	8003fd6 <__swhatbuf_r+0x1e>
 8003ff8:	2340      	movs	r3, #64	; 0x40
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	6023      	str	r3, [r4, #0]
 8003ffe:	b016      	add	sp, #88	; 0x58
 8004000:	bd70      	pop	{r4, r5, r6, pc}
	...

08004004 <__smakebuf_r>:
 8004004:	898b      	ldrh	r3, [r1, #12]
 8004006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004008:	079d      	lsls	r5, r3, #30
 800400a:	4606      	mov	r6, r0
 800400c:	460c      	mov	r4, r1
 800400e:	d507      	bpl.n	8004020 <__smakebuf_r+0x1c>
 8004010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	6123      	str	r3, [r4, #16]
 8004018:	2301      	movs	r3, #1
 800401a:	6163      	str	r3, [r4, #20]
 800401c:	b002      	add	sp, #8
 800401e:	bd70      	pop	{r4, r5, r6, pc}
 8004020:	466a      	mov	r2, sp
 8004022:	ab01      	add	r3, sp, #4
 8004024:	f7ff ffc8 	bl	8003fb8 <__swhatbuf_r>
 8004028:	9900      	ldr	r1, [sp, #0]
 800402a:	4605      	mov	r5, r0
 800402c:	4630      	mov	r0, r6
 800402e:	f7ff fa5b 	bl	80034e8 <_malloc_r>
 8004032:	b948      	cbnz	r0, 8004048 <__smakebuf_r+0x44>
 8004034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004038:	059a      	lsls	r2, r3, #22
 800403a:	d4ef      	bmi.n	800401c <__smakebuf_r+0x18>
 800403c:	f023 0303 	bic.w	r3, r3, #3
 8004040:	f043 0302 	orr.w	r3, r3, #2
 8004044:	81a3      	strh	r3, [r4, #12]
 8004046:	e7e3      	b.n	8004010 <__smakebuf_r+0xc>
 8004048:	4b0d      	ldr	r3, [pc, #52]	; (8004080 <__smakebuf_r+0x7c>)
 800404a:	62b3      	str	r3, [r6, #40]	; 0x28
 800404c:	89a3      	ldrh	r3, [r4, #12]
 800404e:	6020      	str	r0, [r4, #0]
 8004050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004054:	81a3      	strh	r3, [r4, #12]
 8004056:	9b00      	ldr	r3, [sp, #0]
 8004058:	6120      	str	r0, [r4, #16]
 800405a:	6163      	str	r3, [r4, #20]
 800405c:	9b01      	ldr	r3, [sp, #4]
 800405e:	b15b      	cbz	r3, 8004078 <__smakebuf_r+0x74>
 8004060:	4630      	mov	r0, r6
 8004062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004066:	f000 f893 	bl	8004190 <_isatty_r>
 800406a:	b128      	cbz	r0, 8004078 <__smakebuf_r+0x74>
 800406c:	89a3      	ldrh	r3, [r4, #12]
 800406e:	f023 0303 	bic.w	r3, r3, #3
 8004072:	f043 0301 	orr.w	r3, r3, #1
 8004076:	81a3      	strh	r3, [r4, #12]
 8004078:	89a0      	ldrh	r0, [r4, #12]
 800407a:	4305      	orrs	r5, r0
 800407c:	81a5      	strh	r5, [r4, #12]
 800407e:	e7cd      	b.n	800401c <__smakebuf_r+0x18>
 8004080:	08003301 	.word	0x08003301

08004084 <memchr>:
 8004084:	4603      	mov	r3, r0
 8004086:	b510      	push	{r4, lr}
 8004088:	b2c9      	uxtb	r1, r1
 800408a:	4402      	add	r2, r0
 800408c:	4293      	cmp	r3, r2
 800408e:	4618      	mov	r0, r3
 8004090:	d101      	bne.n	8004096 <memchr+0x12>
 8004092:	2000      	movs	r0, #0
 8004094:	e003      	b.n	800409e <memchr+0x1a>
 8004096:	7804      	ldrb	r4, [r0, #0]
 8004098:	3301      	adds	r3, #1
 800409a:	428c      	cmp	r4, r1
 800409c:	d1f6      	bne.n	800408c <memchr+0x8>
 800409e:	bd10      	pop	{r4, pc}

080040a0 <__malloc_lock>:
 80040a0:	4801      	ldr	r0, [pc, #4]	; (80040a8 <__malloc_lock+0x8>)
 80040a2:	f7ff b9ff 	b.w	80034a4 <__retarget_lock_acquire_recursive>
 80040a6:	bf00      	nop
 80040a8:	20000154 	.word	0x20000154

080040ac <__malloc_unlock>:
 80040ac:	4801      	ldr	r0, [pc, #4]	; (80040b4 <__malloc_unlock+0x8>)
 80040ae:	f7ff b9fa 	b.w	80034a6 <__retarget_lock_release_recursive>
 80040b2:	bf00      	nop
 80040b4:	20000154 	.word	0x20000154

080040b8 <_free_r>:
 80040b8:	b538      	push	{r3, r4, r5, lr}
 80040ba:	4605      	mov	r5, r0
 80040bc:	2900      	cmp	r1, #0
 80040be:	d040      	beq.n	8004142 <_free_r+0x8a>
 80040c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040c4:	1f0c      	subs	r4, r1, #4
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	bfb8      	it	lt
 80040ca:	18e4      	addlt	r4, r4, r3
 80040cc:	f7ff ffe8 	bl	80040a0 <__malloc_lock>
 80040d0:	4a1c      	ldr	r2, [pc, #112]	; (8004144 <_free_r+0x8c>)
 80040d2:	6813      	ldr	r3, [r2, #0]
 80040d4:	b933      	cbnz	r3, 80040e4 <_free_r+0x2c>
 80040d6:	6063      	str	r3, [r4, #4]
 80040d8:	6014      	str	r4, [r2, #0]
 80040da:	4628      	mov	r0, r5
 80040dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040e0:	f7ff bfe4 	b.w	80040ac <__malloc_unlock>
 80040e4:	42a3      	cmp	r3, r4
 80040e6:	d908      	bls.n	80040fa <_free_r+0x42>
 80040e8:	6820      	ldr	r0, [r4, #0]
 80040ea:	1821      	adds	r1, r4, r0
 80040ec:	428b      	cmp	r3, r1
 80040ee:	bf01      	itttt	eq
 80040f0:	6819      	ldreq	r1, [r3, #0]
 80040f2:	685b      	ldreq	r3, [r3, #4]
 80040f4:	1809      	addeq	r1, r1, r0
 80040f6:	6021      	streq	r1, [r4, #0]
 80040f8:	e7ed      	b.n	80040d6 <_free_r+0x1e>
 80040fa:	461a      	mov	r2, r3
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	b10b      	cbz	r3, 8004104 <_free_r+0x4c>
 8004100:	42a3      	cmp	r3, r4
 8004102:	d9fa      	bls.n	80040fa <_free_r+0x42>
 8004104:	6811      	ldr	r1, [r2, #0]
 8004106:	1850      	adds	r0, r2, r1
 8004108:	42a0      	cmp	r0, r4
 800410a:	d10b      	bne.n	8004124 <_free_r+0x6c>
 800410c:	6820      	ldr	r0, [r4, #0]
 800410e:	4401      	add	r1, r0
 8004110:	1850      	adds	r0, r2, r1
 8004112:	4283      	cmp	r3, r0
 8004114:	6011      	str	r1, [r2, #0]
 8004116:	d1e0      	bne.n	80040da <_free_r+0x22>
 8004118:	6818      	ldr	r0, [r3, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	4401      	add	r1, r0
 800411e:	6011      	str	r1, [r2, #0]
 8004120:	6053      	str	r3, [r2, #4]
 8004122:	e7da      	b.n	80040da <_free_r+0x22>
 8004124:	d902      	bls.n	800412c <_free_r+0x74>
 8004126:	230c      	movs	r3, #12
 8004128:	602b      	str	r3, [r5, #0]
 800412a:	e7d6      	b.n	80040da <_free_r+0x22>
 800412c:	6820      	ldr	r0, [r4, #0]
 800412e:	1821      	adds	r1, r4, r0
 8004130:	428b      	cmp	r3, r1
 8004132:	bf01      	itttt	eq
 8004134:	6819      	ldreq	r1, [r3, #0]
 8004136:	685b      	ldreq	r3, [r3, #4]
 8004138:	1809      	addeq	r1, r1, r0
 800413a:	6021      	streq	r1, [r4, #0]
 800413c:	6063      	str	r3, [r4, #4]
 800413e:	6054      	str	r4, [r2, #4]
 8004140:	e7cb      	b.n	80040da <_free_r+0x22>
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	20000158 	.word	0x20000158

08004148 <_read_r>:
 8004148:	b538      	push	{r3, r4, r5, lr}
 800414a:	4604      	mov	r4, r0
 800414c:	4608      	mov	r0, r1
 800414e:	4611      	mov	r1, r2
 8004150:	2200      	movs	r2, #0
 8004152:	4d05      	ldr	r5, [pc, #20]	; (8004168 <_read_r+0x20>)
 8004154:	602a      	str	r2, [r5, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	f7fc fb29 	bl	80007ae <_read>
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	d102      	bne.n	8004166 <_read_r+0x1e>
 8004160:	682b      	ldr	r3, [r5, #0]
 8004162:	b103      	cbz	r3, 8004166 <_read_r+0x1e>
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	bd38      	pop	{r3, r4, r5, pc}
 8004168:	20000160 	.word	0x20000160

0800416c <_fstat_r>:
 800416c:	b538      	push	{r3, r4, r5, lr}
 800416e:	2300      	movs	r3, #0
 8004170:	4d06      	ldr	r5, [pc, #24]	; (800418c <_fstat_r+0x20>)
 8004172:	4604      	mov	r4, r0
 8004174:	4608      	mov	r0, r1
 8004176:	4611      	mov	r1, r2
 8004178:	602b      	str	r3, [r5, #0]
 800417a:	f7fc fb5c 	bl	8000836 <_fstat>
 800417e:	1c43      	adds	r3, r0, #1
 8004180:	d102      	bne.n	8004188 <_fstat_r+0x1c>
 8004182:	682b      	ldr	r3, [r5, #0]
 8004184:	b103      	cbz	r3, 8004188 <_fstat_r+0x1c>
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	bd38      	pop	{r3, r4, r5, pc}
 800418a:	bf00      	nop
 800418c:	20000160 	.word	0x20000160

08004190 <_isatty_r>:
 8004190:	b538      	push	{r3, r4, r5, lr}
 8004192:	2300      	movs	r3, #0
 8004194:	4d05      	ldr	r5, [pc, #20]	; (80041ac <_isatty_r+0x1c>)
 8004196:	4604      	mov	r4, r0
 8004198:	4608      	mov	r0, r1
 800419a:	602b      	str	r3, [r5, #0]
 800419c:	f7fc fb5a 	bl	8000854 <_isatty>
 80041a0:	1c43      	adds	r3, r0, #1
 80041a2:	d102      	bne.n	80041aa <_isatty_r+0x1a>
 80041a4:	682b      	ldr	r3, [r5, #0]
 80041a6:	b103      	cbz	r3, 80041aa <_isatty_r+0x1a>
 80041a8:	6023      	str	r3, [r4, #0]
 80041aa:	bd38      	pop	{r3, r4, r5, pc}
 80041ac:	20000160 	.word	0x20000160

080041b0 <_init>:
 80041b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041b2:	bf00      	nop
 80041b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041b6:	bc08      	pop	{r3}
 80041b8:	469e      	mov	lr, r3
 80041ba:	4770      	bx	lr

080041bc <_fini>:
 80041bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041be:	bf00      	nop
 80041c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041c2:	bc08      	pop	{r3}
 80041c4:	469e      	mov	lr, r3
 80041c6:	4770      	bx	lr
