// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
//==================================================================
// Design a module that multiplies the input by 2
module mult_by_two( input in, output out );
// do out = in * 2
mult_by_two( in, out );
//==================================================================
// Design a module that multiplies the input by 2
module mult_by_two( input in, output out );
// do out = in * 2
mult_by_two( in, out );
//==================================================================
// Design a module that adds the input to the input
module add_input( input in, output out );
// do out = in + in
add_input( in, out );
//==================================================================
// Design a module that adds the input to the input
module add_input( input in, output out );
// do outendmodule
