CKID0001:@|S:CLK_48MHZ@|E:init_wait[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:NEXT_BYTE@|E:byte_out[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
