INFO:sim:172 - Generating IP...
Resolving generics for 'ip_chirp_data_rom'...
Applying external generics to 'ip_chirp_data_rom'...
Delivering associated files for 'ip_chirp_data_rom'...
Delivering EJava files for 'ip_chirp_data_rom'...
Generating implementation netlist for 'ip_chirp_data_rom'...
INFO:sim - Pre-processing HDL files for 'ip_chirp_data_rom'...
Running synthesis for 'ip_chirp_data_rom'
Running ngcbuild...
Writing VEO instantiation template for 'ip_chirp_data_rom'...
Writing Verilog behavioral simulation model for 'ip_chirp_data_rom'...
WARNING:sim - Overwriting existing file
   E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data
   _rom/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_ro
m
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ip_chirp_data_rom'...
Generating metadata file...
Generating ISE project file for 'ip_chirp_data_rom'...
Generating ISE project...
XCO file found: ip_chirp_data_rom.xco
XMDF file found: ip_chirp_data_rom_xmdf.tcl
Adding
E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_ro
m.asy -view all -origin_type imported
Adding
E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_ro
m.ngc -view all -origin_type created
Checking file
"E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_r
om.ngc" for project device match ...
File
"E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_r
om.ngc" device information matches project device.
Adding
E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_ro
m.sym -view all -origin_type imported
Adding
E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_ro
m.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_dat
   a_rom.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
E:/_FPGA_CPLD_Pros/Xilinx/Spartan6/dugu_2ASK/ipcore_dir/tmp/_cg/ip_chirp_data_ro
m.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ip_chirp_data_rom"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ip_chirp_data_rom'.
