

================================================================
== Vitis HLS Report for 'MLP_PE_600_300_62'
================================================================
* Date:           Mon Apr 12 19:26:56 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      602|      602|  6.020 us|  6.020 us|  602|  602|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |      600|      600|         2|          1|          1|   600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_4_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_5_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%mlp_2_bias_V_load_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mlp_2_bias_V_load_loc"   --->   Operation 10 'read' 'mlp_2_bias_V_load_loc_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.34ns)   --->   "%d_out_12 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %d_out" [GIN_compute.cpp:83->GIN_compute.cpp:113]   --->   Operation 11 'read' 'd_out_12' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%do_relu_12 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %do_relu" [GIN_compute.cpp:83->GIN_compute.cpp:113]   --->   Operation 12 'read' 'do_relu_12' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mlp_2_bias_V_load_loc_out, i32 %mlp_2_bias_V_load_loc_read" [GIN_compute.cpp:113]   --->   Operation 14 'write' 'write_ln113' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.34ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %d_out_out, i9 %d_out_12" [GIN_compute.cpp:113]   --->   Operation 16 'write' 'write_ln113' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %do_relu_out, i1 %do_relu_12" [GIN_compute.cpp:113]   --->   Operation 18 'write' 'write_ln113' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_5_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_4_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i9 %d_out_12" [GIN_compute.cpp:85->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 21 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mlp_out_local19_addr = getelementptr i32 %mlp_out_local19, i64 0, i64 %zext_ln85" [GIN_compute.cpp:85->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 22 'getelementptr' 'mlp_out_local19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 23 'br' 'br_ln86' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i10 0, void %entry, i10 %add_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs = phi i32 %mlp_2_bias_V_load_loc_read, void %entry, i32 %trunc_ln, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i" [GIN_compute.cpp:113]   --->   Operation 25 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.72ns)   --->   "%add_ln86 = add i10 %i, i10 1" [GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 26 'add' 'add_ln86' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.60ns)   --->   "%icmp_ln86 = icmp_eq  i10 %i, i10 600" [GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 27 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i, void %.exit" [GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 29 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i10 %i" [GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 30 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mlp_in_local4_addr = getelementptr i31 %mlp_in_local4, i64 0, i64 %zext_ln86" [GIN_compute.cpp:113]   --->   Operation 31 'getelementptr' 'mlp_in_local4_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.20ns)   --->   "%mlp_in_local4_load = load i10 %mlp_in_local4_addr" [GIN_compute.cpp:113]   --->   Operation 32 'load' 'mlp_in_local4_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 600> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0->GIN_compute.cpp:113]   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0->GIN_compute.cpp:113]   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.39ns)   --->   "%w_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mlp_weight_fifo_4_V_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->GIN_compute.cpp:113]   --->   Operation 35 'read' 'w_V' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %w_V" [GIN_compute.cpp:113]   --->   Operation 36 'sext' 'sext_ln1115' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.20ns)   --->   "%mlp_in_local4_load = load i10 %mlp_in_local4_addr" [GIN_compute.cpp:113]   --->   Operation 37 'load' 'mlp_in_local4_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 600> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i31 %mlp_in_local4_load" [GIN_compute.cpp:113]   --->   Operation 38 'zext' 'zext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.17ns)   --->   "%r_V_13 = mul i54 %sext_ln1115, i54 %zext_ln1118" [GIN_compute.cpp:113]   --->   Operation 39 'mul' 'r_V_13' <Predicate = (!icmp_ln86)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0" [GIN_compute.cpp:113]   --->   Operation 40 'bitconcatenate' 'lhs_13' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.01ns)   --->   "%ret_V = add i54 %r_V_13, i54 %lhs_13" [GIN_compute.cpp:113]   --->   Operation 41 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53" [GIN_compute.cpp:113]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mlp_weight_fifo_5_V_V, i32 %w_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->GIN_compute.cpp:113]   --->   Operation 43 'write' 'write_ln174' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.42>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lhs, i32 31" [GIN_compute.cpp:113]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%and_ln92 = and i1 %do_relu_12, i1 %tmp" [GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 46 'and' 'and_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %and_ln92, i32 0, i32 %lhs" [GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 47 'select' 'select_ln92' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.19ns)   --->   "%store_ln92 = store i32 %select_ln92, i9 %mlp_out_local19_addr" [GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 48 'store' 'store_ln92' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [GIN_compute.cpp:113]   --->   Operation 49 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.86ns
The critical path consists of the following:
	fifo read on port 'do_relu' (GIN_compute.cpp:83->GIN_compute.cpp:113) [18]  (1.43 ns)
	fifo write on port 'do_relu_out' (GIN_compute.cpp:113) [24]  (1.43 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113) with incoming values : ('add_ln86', GIN_compute.cpp:86->GIN_compute.cpp:113->GIN_compute.cpp:113) [31]  (0 ns)
	'getelementptr' operation ('mlp_in_local4_addr', GIN_compute.cpp:113) [43]  (0 ns)
	'load' operation ('mlp_in_local4_load', GIN_compute.cpp:113) on array 'mlp_in_local4' [44]  (1.2 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	fifo read on port 'mlp_weight_fifo_4_V_V' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->GIN_compute.cpp:113) [41]  (1.4 ns)
	'mul' operation ('r.V', GIN_compute.cpp:113) [46]  (3.17 ns)
	'add' operation ('ret.V', GIN_compute.cpp:113) [48]  (1.01 ns)

 <State 4>: 1.42ns
The critical path consists of the following:
	'and' operation ('and_ln92', GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113) [54]  (0 ns)
	'select' operation ('select_ln92', GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113) [55]  (0.227 ns)
	'store' operation ('store_ln92', GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113) of variable 'select_ln92', GIN_compute.cpp:92->GIN_compute.cpp:113->GIN_compute.cpp:113 on array 'mlp_out_local19' [56]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
