// Seed: 2614839049
module module_0;
  reg [1 : -1  -  -1] id_1 = 1;
  initial begin : LABEL_0
    wait (-1'b0);
    id_1 <= id_1;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd61
) (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output logic [7:0] id_1;
  parameter id_3 = 1 << 1;
  wire [id_3 : 1] id_4;
  assign id_1[-1] = -1 - 1;
  assign id_4 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output wand id_1,
    input wor id_2,
    output supply1 id_3,
    output uwire id_4
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
