{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599384347848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599384347861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 06 17:25:47 2020 " "Processing started: Sun Sep 06 17:25:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599384347861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599384347861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Ball -c VGA_Ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Ball -c VGA_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599384347861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1599384351189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/vga_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/vga_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ball " "Found entity 1: VGA_Ball" {  } { { "source_code/VGA_Ball.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/state_run.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/state_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_run " "Found entity 1: state_run" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/sigkeyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/sigkeyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigkeyscan " "Found entity 1: sigkeyscan" {  } { { "source_code/sigkeyscan.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/sigkeyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/game_start.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/game_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_start " "Found entity 1: game_start" {  } { { "source_code/game_start.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/game_start.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/color_gen_char2.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/color_gen_char2.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_gen_char2 " "Found entity 1: color_gen_char2" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/color_gen_char1.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/color_gen_char1.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_gen_char1 " "Found entity 1: color_gen_char1" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/color_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/color_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_gen " "Found entity 1: color_gen" {  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/block_move.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/block_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_move " "Found entity 1: block_move" {  } { { "source_code/block_move.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block_move.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block.v(44) " "Verilog HDL information at block.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1599384351876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/block.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/ball_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/ball_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball_speed " "Found entity 1: Ball_speed" {  } { { "source_code/Ball_speed.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball_speed.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "source_code/Ball.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/background_color.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/background_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background_Color " "Found entity 1: Background_Color" {  } { { "source_code/Background_Color.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Background_Color.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/arykeyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/arykeyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 arykeyscan " "Found entity 1: arykeyscan" {  } { { "source_code/arykeyscan.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/arykeyscan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384351927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384351927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Ball " "Elaborating entity \"VGA_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599384352425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arykeyscan arykeyscan:arykeyscan_inst " "Elaborating entity \"arykeyscan\" for hierarchy \"arykeyscan:arykeyscan_inst\"" {  } { { "source_code/VGA_Ball.v" "arykeyscan_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384352555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigkeyscan arykeyscan:arykeyscan_inst\|sigkeyscan:uut_sigkeyscan " "Elaborating entity \"sigkeyscan\" for hierarchy \"arykeyscan:arykeyscan_inst\|sigkeyscan:uut_sigkeyscan\"" {  } { { "source_code/arykeyscan.v" "uut_sigkeyscan" { Text "D:/Project/Verilog/VGA_Ball/source_code/arykeyscan.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384352915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background_Color Background_Color:Background_Color_inst " "Elaborating entity \"Background_Color\" for hierarchy \"Background_Color:Background_Color_inst\"" {  } { { "source_code/VGA_Ball.v" "Background_Color_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384352956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Background_Color.v(14) " "Verilog HDL assignment warning at Background_Color.v(14): truncated value with size 32 to match size of target (2)" {  } { { "source_code/Background_Color.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Background_Color.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384352956 "|VGA_Ball|Background_Color:Background_Color_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Background_Color.v(16) " "Verilog HDL assignment warning at Background_Color.v(16): truncated value with size 32 to match size of target (2)" {  } { { "source_code/Background_Color.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Background_Color.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384352959 "|VGA_Ball|Background_Color:Background_Color_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_gen color_gen:color_gen_inst " "Elaborating entity \"color_gen\" for hierarchy \"color_gen:color_gen_inst\"" {  } { { "source_code/VGA_Ball.v" "color_gen_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353043 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "block_X1 color_gen.v(36) " "Verilog HDL Always Construct warning at color_gen.v(36): variable \"block_X1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353071 "|VGA_Ball|color_gen:color_gen_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "block_X2 color_gen.v(36) " "Verilog HDL Always Construct warning at color_gen.v(36): variable \"block_X2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353071 "|VGA_Ball|color_gen:color_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_start game_start:game_start_inst " "Elaborating entity \"game_start\" for hierarchy \"game_start:game_start_inst\"" {  } { { "source_code/VGA_Ball.v" "game_start_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_run state_run:state_run_inst " "Elaborating entity \"state_run\" for hierarchy \"state_run:state_run_inst\"" {  } { { "source_code/VGA_Ball.v" "state_run_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 state_run.v(20) " "Verilog HDL assignment warning at state_run.v(20): truncated value with size 4 to match size of target (2)" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mred_char state_run.v(30) " "Verilog HDL Always Construct warning at state_run.v(30): variable \"mred_char\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mgreen_char state_run.v(31) " "Verilog HDL Always Construct warning at state_run.v(31): variable \"mgreen_char\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mblue_char state_run.v(32) " "Verilog HDL Always Construct warning at state_run.v(32): variable \"mblue_char\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 state_run.v(34) " "Verilog HDL assignment warning at state_run.v(34): truncated value with size 4 to match size of target (2)" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 state_run.v(35) " "Verilog HDL assignment warning at state_run.v(35): truncated value with size 4 to match size of target (2)" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mred_ball state_run.v(40) " "Verilog HDL Always Construct warning at state_run.v(40): variable \"mred_ball\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mgreen_ball state_run.v(41) " "Verilog HDL Always Construct warning at state_run.v(41): variable \"mgreen_ball\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mblue_ball state_run.v(42) " "Verilog HDL Always Construct warning at state_run.v(42): variable \"mblue_ball\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 state_run.v(44) " "Verilog HDL assignment warning at state_run.v(44): truncated value with size 4 to match size of target (2)" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 state_run.v(46) " "Verilog HDL assignment warning at state_run.v(46): truncated value with size 4 to match size of target (2)" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "state_run.v(49) " "Verilog HDL Case Statement warning at state_run.v(49): case item expression never matches the case expression" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 state_run.v(60) " "Verilog HDL assignment warning at state_run.v(60): truncated value with size 4 to match size of target (2)" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mred_over state_run.v(61) " "Verilog HDL Always Construct warning at state_run.v(61): variable \"mred_over\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mgreen_over state_run.v(62) " "Verilog HDL Always Construct warning at state_run.v(62): variable \"mgreen_over\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mblue_over state_run.v(63) " "Verilog HDL Always Construct warning at state_run.v(63): variable \"mblue_over\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state_run.v(27) " "Verilog HDL Case Statement information at state_run.v(27): all case item expressions in this case statement are onehot" {  } { { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1599384353189 "|VGA_Ball|state_run:state_run_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:Ball_inst " "Elaborating entity \"Ball\" for hierarchy \"Ball:Ball_inst\"" {  } { { "source_code/VGA_Ball.v" "Ball_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball.v(31) " "Verilog HDL assignment warning at Ball.v(31): truncated value with size 32 to match size of target (11)" {  } { { "source_code/Ball.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353228 "|VGA_Ball|Ball:Ball_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(68) " "Verilog HDL assignment warning at Ball.v(68): truncated value with size 32 to match size of target (10)" {  } { { "source_code/Ball.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353232 "|VGA_Ball|Ball:Ball_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball_speed Ball_speed:Ball_speed_inst " "Elaborating entity \"Ball_speed\" for hierarchy \"Ball_speed:Ball_speed_inst\"" {  } { { "source_code/VGA_Ball.v" "Ball_speed_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ball_speed.v(21) " "Verilog HDL assignment warning at Ball_speed.v(21): truncated value with size 32 to match size of target (4)" {  } { { "source_code/Ball_speed.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball_speed.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353333 "|VGA_Ball|Ball_speed:Ball_speed_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ball_speed.v(27) " "Verilog HDL assignment warning at Ball_speed.v(27): truncated value with size 32 to match size of target (4)" {  } { { "source_code/Ball_speed.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball_speed.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353333 "|VGA_Ball|Ball_speed:Ball_speed_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ball_speed.v(30) " "Verilog HDL assignment warning at Ball_speed.v(30): truncated value with size 32 to match size of target (4)" {  } { { "source_code/Ball_speed.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball_speed.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353333 "|VGA_Ball|Ball_speed:Ball_speed_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ball_speed.v(36) " "Verilog HDL assignment warning at Ball_speed.v(36): truncated value with size 32 to match size of target (4)" {  } { { "source_code/Ball_speed.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball_speed.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353333 "|VGA_Ball|Ball_speed:Ball_speed_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:block_inst " "Elaborating entity \"block\" for hierarchy \"block:block_inst\"" {  } { { "source_code/VGA_Ball.v" "block_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block.v(27) " "Verilog HDL assignment warning at block.v(27): truncated value with size 32 to match size of target (8)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353341 "|VGA_Ball|block:block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (8)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353341 "|VGA_Ball|block:block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 block.v(42) " "Verilog HDL assignment warning at block.v(42): truncated value with size 32 to match size of target (11)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353341 "|VGA_Ball|block:block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 block.v(52) " "Verilog HDL assignment warning at block.v(52): truncated value with size 32 to match size of target (11)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353341 "|VGA_Ball|block:block_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "block_center_add block.v(44) " "Verilog HDL Always Construct warning at block.v(44): inferring latch(es) for variable \"block_center_add\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353341 "|VGA_Ball|block:block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 block.v(65) " "Verilog HDL assignment warning at block.v(65): truncated value with size 32 to match size of target (11)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353344 "|VGA_Ball|block:block_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "block_center_sub block.v(57) " "Verilog HDL Always Construct warning at block.v(57): inferring latch(es) for variable \"block_center_sub\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353344 "|VGA_Ball|block:block_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "block_center_sub\[0\] block.v(57) " "Inferred latch for \"block_center_sub\[0\]\" at block.v(57)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353346 "|VGA_Ball|block:block_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "block_center_add\[0\] block.v(47) " "Inferred latch for \"block_center_add\[0\]\" at block.v(47)" {  } { { "source_code/block.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353346 "|VGA_Ball|block:block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_move block_move:block_move_inst " "Elaborating entity \"block_move\" for hierarchy \"block_move:block_move_inst\"" {  } { { "source_code/VGA_Ball.v" "block_move_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_gen_char1 color_gen_char1:color_gen_char1_inst " "Elaborating entity \"color_gen_char1\" for hierarchy \"color_gen_char1:color_gen_char1_inst\"" {  } { { "source_code/VGA_Ball.v" "color_gen_char1_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353419 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "color_gen_char1.v(22) " "Verilog HDL Case Statement warning at color_gen_char1.v(22): incomplete case statement has no default case item" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_R color_gen_char1.v(11) " "Verilog HDL Always Construct warning at color_gen_char1.v(11): inferring latch(es) for variable \"oVGA_R\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_G color_gen_char1.v(11) " "Verilog HDL Always Construct warning at color_gen_char1.v(11): inferring latch(es) for variable \"oVGA_G\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_B color_gen_char1.v(11) " "Verilog HDL Always Construct warning at color_gen_char1.v(11): inferring latch(es) for variable \"oVGA_B\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B color_gen_char1.v(22) " "Inferred latch for \"oVGA_B\" at color_gen_char1.v(22)" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G color_gen_char1.v(22) " "Inferred latch for \"oVGA_G\" at color_gen_char1.v(22)" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R color_gen_char1.v(22) " "Inferred latch for \"oVGA_R\" at color_gen_char1.v(22)" {  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353486 "|VGA_Ball|color_gen_char1:color_gen_char1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_gen_char2 color_gen_char2:color_gen_char2_inst " "Elaborating entity \"color_gen_char2\" for hierarchy \"color_gen_char2:color_gen_char2_inst\"" {  } { { "source_code/VGA_Ball.v" "color_gen_char2_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353494 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "color_gen_char2.v(22) " "Verilog HDL Case Statement warning at color_gen_char2.v(22): incomplete case statement has no default case item" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599384353535 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_R color_gen_char2.v(11) " "Verilog HDL Always Construct warning at color_gen_char2.v(11): inferring latch(es) for variable \"oVGA_R\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353535 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_G color_gen_char2.v(11) " "Verilog HDL Always Construct warning at color_gen_char2.v(11): inferring latch(es) for variable \"oVGA_G\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353536 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oVGA_B color_gen_char2.v(11) " "Verilog HDL Always Construct warning at color_gen_char2.v(11): inferring latch(es) for variable \"oVGA_B\", which holds its previous value in one or more paths through the always construct" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599384353536 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_B color_gen_char2.v(22) " "Inferred latch for \"oVGA_B\" at color_gen_char2.v(22)" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353536 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_G color_gen_char2.v(22) " "Inferred latch for \"oVGA_G\" at color_gen_char2.v(22)" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353536 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oVGA_R color_gen_char2.v(22) " "Inferred latch for \"oVGA_R\" at color_gen_char2.v(22)" {  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599384353536 "|VGA_Ball|color_gen_char2:color_gen_char2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller_inst " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller_inst\"" {  } { { "source_code/VGA_Ball.v" "vga_controller_inst" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384353540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 vga_controller.v(38) " "Verilog HDL assignment warning at vga_controller.v(38): truncated value with size 12 to match size of target (11)" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353563 "|VGA_Ball|vga_controller:vga_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 vga_controller.v(40) " "Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 12 to match size of target (11)" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353563 "|VGA_Ball|vga_controller:vga_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 vga_controller.v(46) " "Verilog HDL assignment warning at vga_controller.v(46): truncated value with size 12 to match size of target (10)" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353563 "|VGA_Ball|vga_controller:vga_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 vga_controller.v(49) " "Verilog HDL assignment warning at vga_controller.v(49): truncated value with size 12 to match size of target (10)" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599384353563 "|VGA_Ball|vga_controller:vga_controller_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[15\] " "Net \"iDISPLAY_MODE\[15\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[15\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[14\] " "Net \"iDISPLAY_MODE\[14\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[14\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[13\] " "Net \"iDISPLAY_MODE\[13\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[13\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[12\] " "Net \"iDISPLAY_MODE\[12\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[12\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[11\] " "Net \"iDISPLAY_MODE\[11\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[11\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[10\] " "Net \"iDISPLAY_MODE\[10\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[10\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[9\] " "Net \"iDISPLAY_MODE\[9\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[9\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[8\] " "Net \"iDISPLAY_MODE\[8\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[8\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[7\] " "Net \"iDISPLAY_MODE\[7\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[7\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[6\] " "Net \"iDISPLAY_MODE\[6\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[6\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[5\] " "Net \"iDISPLAY_MODE\[5\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[5\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[4\] " "Net \"iDISPLAY_MODE\[4\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[4\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[3\] " "Net \"iDISPLAY_MODE\[3\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[3\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[2\] " "Net \"iDISPLAY_MODE\[2\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[2\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353844 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[15\] " "Net \"iDISPLAY_MODE\[15\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[15\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[14\] " "Net \"iDISPLAY_MODE\[14\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[14\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[13\] " "Net \"iDISPLAY_MODE\[13\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[13\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[12\] " "Net \"iDISPLAY_MODE\[12\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[12\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[11\] " "Net \"iDISPLAY_MODE\[11\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[11\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[10\] " "Net \"iDISPLAY_MODE\[10\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[10\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[9\] " "Net \"iDISPLAY_MODE\[9\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[9\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[8\] " "Net \"iDISPLAY_MODE\[8\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[8\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[7\] " "Net \"iDISPLAY_MODE\[7\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[7\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[6\] " "Net \"iDISPLAY_MODE\[6\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[6\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[5\] " "Net \"iDISPLAY_MODE\[5\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[5\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[4\] " "Net \"iDISPLAY_MODE\[4\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[4\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[3\] " "Net \"iDISPLAY_MODE\[3\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[3\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iDISPLAY_MODE\[2\] " "Net \"iDISPLAY_MODE\[2\]\" is missing source, defaulting to GND" {  } { { "source_code/VGA_Ball.v" "iDISPLAY_MODE\[2\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/VGA_Ball.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1599384353848 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_gen:color_gen_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_gen:color_gen_inst\|Mult2\"" {  } { { "source_code/color_gen.v" "Mult2" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384358735 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_gen:color_gen_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_gen:color_gen_inst\|Mult0\"" {  } { { "source_code/color_gen.v" "Mult0" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384358735 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_gen:color_gen_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_gen:color_gen_inst\|Mult1\"" {  } { { "source_code/color_gen.v" "Mult1" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384358735 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1599384358735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_gen:color_gen_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_gen:color_gen_inst\|lpm_mult:Mult2\"" {  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384359075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_gen:color_gen_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"color_gen:color_gen_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359076 ""}  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599384359076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "D:/Project/Verilog/VGA_Ball/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384359369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384359369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_gen:color_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_gen:color_gen_inst\|lpm_mult:Mult0\"" {  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384359479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_gen:color_gen_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"color_gen:color_gen_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359480 ""}  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599384359480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "D:/Project/Verilog/VGA_Ball/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384359647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384359647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_gen:color_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_gen:color_gen_inst\|lpm_mult:Mult1\"" {  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_gen:color_gen_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"color_gen:color_gen_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599384359717 ""}  } { { "source_code/color_gen.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599384359717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/Project/Verilog/VGA_Ball/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599384359861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599384359861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1599384360853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_gen_char1:color_gen_char1_inst\|oVGA_R " "Latch color_gen_char1:color_gen_char1_inst\|oVGA_R has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga_controller_inst\|oV_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga_controller_inst\|oV_cnt\[0\]" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599384361018 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR vga_controller:vga_controller_inst\|oV_cnt\[0\] " "Ports ENA and CLR on the latch are fed by the same signal vga_controller:vga_controller_inst\|oV_cnt\[0\]" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599384361018 ""}  } { { "source_code/color_gen_char1.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char1.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599384361018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_gen_char2:color_gen_char2_inst\|oVGA_R " "Latch color_gen_char2:color_gen_char2_inst\|oVGA_R has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga_controller_inst\|oV_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga_controller_inst\|oV_cnt\[0\]" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599384361018 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR vga_controller:vga_controller_inst\|oV_cnt\[0\] " "Ports ENA and CLR on the latch are fed by the same signal vga_controller:vga_controller_inst\|oV_cnt\[0\]" {  } { { "source_code/vga_controller.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/vga_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599384361018 ""}  } { { "source_code/color_gen_char2.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/color_gen_char2.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599384361018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source_code/Background_Color.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/Background_Color.v" 13 -1 0 } } { "source_code/state_run.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/state_run.v" 22 -1 0 } } { "source_code/arykeyscan.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/arykeyscan.v" 201 -1 0 } } { "source_code/sigkeyscan.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/sigkeyscan.v" 42 -1 0 } } { "source_code/sigkeyscan.v" "" { Text "D:/Project/Verilog/VGA_Ball/source_code/sigkeyscan.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599384361032 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599384361036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1599384365024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599384375405 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "block:block_inst\|Add2~20 " "Logic cell \"block:block_inst\|Add2~20\"" {  } { { "source_code/block.v" "Add2~20" { Text "D:/Project/Verilog/VGA_Ball/source_code/block.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[0\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[0\]\"" {  } { { "source_code/Ball.v" "Ball_S\[0\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[1\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[1\]\"" {  } { { "source_code/Ball.v" "Ball_S\[1\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[2\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[2\]\"" {  } { { "source_code/Ball.v" "Ball_S\[2\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[3\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[3\]\"" {  } { { "source_code/Ball.v" "Ball_S\[3\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[4\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[4\]\"" {  } { { "source_code/Ball.v" "Ball_S\[4\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[5\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[5\]\"" {  } { { "source_code/Ball.v" "Ball_S\[5\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[6\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[6\]\"" {  } { { "source_code/Ball.v" "Ball_S\[6\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ball:Ball_inst\|Ball_S\[7\] " "Logic cell \"Ball:Ball_inst\|Ball_S\[7\]\"" {  } { { "source_code/Ball.v" "Ball_S\[7\]" { Text "D:/Project/Verilog/VGA_Ball/source_code/Ball.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384375564 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1599384375564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/Verilog/VGA_Ball/output_files/VGA_Ball.map.smsg " "Generated suppressed messages file D:/Project/Verilog/VGA_Ball/output_files/VGA_Ball.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1599384375787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599384376693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599384376693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1175 " "Implemented 1175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599384377791 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599384377791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1151 " "Implemented 1151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599384377791 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1599384377791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599384377791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599384377947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 06 17:26:17 2020 " "Processing ended: Sun Sep 06 17:26:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599384377947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599384377947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599384377947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599384377947 ""}
