###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =           11   # Number of ondemend PRE commands
num_pre_cmds                   =           61   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         8131   # Number of read row buffer hits
num_reads_done                 =         8193   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         8192   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           61   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        40489   # Cyles of rank active rank.0
rank_active_cycles.1           =        32240   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        59511   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        67760   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         8160   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           30   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            9   # Read request latency (cycles)
read_latency[40-59]            =           62   # Read request latency (cycles)
read_latency[60-79]            =          121   # Read request latency (cycles)
read_latency[80-99]            =          147   # Read request latency (cycles)
read_latency[100-119]          =          206   # Read request latency (cycles)
read_latency[120-139]          =          258   # Read request latency (cycles)
read_latency[140-159]          =          282   # Read request latency (cycles)
read_latency[160-179]          =          322   # Read request latency (cycles)
read_latency[180-199]          =          362   # Read request latency (cycles)
read_latency[200-]             =         6424   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  3.86925e+07   # Read energy
act_energy                     =       967411   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.05692e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.20342e+07   # Precharge standby energy rank.1
act_stb_energy.0               =  1.08834e+07   # Active standby energy rank.0
act_stb_energy.1               =  8.66611e+06   # Active standby energy rank.1
average_read_latency           =      370.668   # Average read request latency (cycles)
average_power                  =      914.465   # Average power (mW)
total_energy                   =  9.14465e+07   # Total energy (pJ)
average_interarrival           =      4.33162   # Average request interarrival latency (cycles)
average_bandwidth              =      8.32305   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =            9   # Number of ondemend PRE commands
num_pre_cmds                   =           59   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         8133   # Number of read row buffer hits
num_reads_done                 =         8192   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         8192   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           59   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        40488   # Cyles of rank active rank.0
rank_active_cycles.1           =        32241   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        59512   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        67759   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         8160   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           29   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            8   # Read request latency (cycles)
read_latency[40-59]            =           59   # Read request latency (cycles)
read_latency[60-79]            =          116   # Read request latency (cycles)
read_latency[80-99]            =          112   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          274   # Read request latency (cycles)
read_latency[140-159]          =          262   # Read request latency (cycles)
read_latency[160-179]          =          300   # Read request latency (cycles)
read_latency[180-199]          =          396   # Read request latency (cycles)
read_latency[200-]             =         6457   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  3.86925e+07   # Read energy
act_energy                     =       935693   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.05693e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.2034e+07   # Precharge standby energy rank.1
act_stb_energy.0               =  1.08832e+07   # Active standby energy rank.0
act_stb_energy.1               =  8.66638e+06   # Active standby energy rank.1
average_read_latency           =      376.508   # Average read request latency (cycles)
average_power                  =      914.148   # Average power (mW)
total_energy                   =  9.14148e+07   # Total energy (pJ)
average_interarrival           =      4.33191   # Average request interarrival latency (cycles)
average_bandwidth              =      8.32203   # Average bandwidth
