/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/app/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings, C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/shock-sensor-driver/dts/bindings, C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/accel-sensor-driver/dts/bindings, $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@20000000
 *   4   /soc
 *   5   /soc/interrupt-controller@e000e100
 *   6   /soc/reset-controller@40000000
 *   7   /soc/pin-controller@40000080
 *   8   /soc/pin-controller@40000080/eadc_pb10
 *   9   /soc/pin-controller@40000080/eadc_pb11
 *   10  /soc/pin-controller@40000080/eadc_pb12
 *   11  /soc/pin-controller@40000080/eadc_pb13
 *   12  /soc/pin-controller@40000080/eadc_pb14
 *   13  /soc/pin-controller@40000080/eadc_pb15
 *   14  /soc/pin-controller@40000080/eadc_pb6
 *   15  /soc/pin-controller@40000080/eadc_pb7
 *   16  /soc/pin-controller@40000080/eadc_pb8
 *   17  /soc/pin-controller@40000080/eadc_pb9
 *   18  /soc/system-clock-controller@40000200
 *   19  /soc/system-clock-controller@40000200/peripheral-clock-controller
 *   20  /soc/eadc@40043000
 *   21  /shock_sensor
 *   22  /system-clock
 *   23  /zephyr,user
 *   24  /cpus
 *   25  /cpus/cpu@0
 *   26  /soc/gpio@40004140
 *   27  /leds
 *   28  /leds/led_0
 *   29  /soc/epwm@40058000
 *   30  /soc/epwm@40059000
 *   31  /soc/gpio@40004000
 *   32  /soc/gpio@40004040
 *   33  /soc/gpio@400040c0
 *   34  /soc/gpio@40004100
 *   35  /soc/gpio@40004180
 *   36  /soc/gpio@400041c0
 *   37  /soc/i2c@40080000
 *   38  /soc/i2c@40082000
 *   39  /soc/serial@40070000
 *   40  /soc/serial@40071000
 *   41  /soc/serial@40072000
 *   42  /soc/pin-controller@40000080/uart3_pc2_pc3
 *   43  /soc/serial@40073000
 *   44  /soc/serial@40074000
 *   45  /soc/serial@40075000
 *   46  /soc/spi@40061000
 *   47  /soc/spi@40062000
 *   48  /soc/spi@40063000
 *   49  /soc/spi@40064000
 *   50  /soc/timer@e000e010
 *   51  /soc/eadc@40043000/channel@6
 *   52  /soc/eadc@40043000/channel@7
 *   53  /soc/eadc@40043000/channel@8
 *   54  /soc/eadc@40043000/channel@9
 *   55  /soc/eadc@40043000/channel@10
 *   56  /soc/eadc@40043000/channel@11
 *   57  /soc/eadc@40043000/channel@12
 *   58  /soc/eadc@40043000/channel@13
 *   59  /soc/eadc@40043000/channel@14
 *   60  /soc/eadc@40043000/channel@15
 *   61  /soc/flash-controller@4000c000
 *   62  /soc/flash-controller@4000c000/flash@0
 *   63  /soc/flash-controller@4000c000/flash@0/partitions
 *   64  /soc/flash-controller@4000c000/flash@0/partitions/partition@0
 *   65  /soc/flash-controller@4000c000/flash@0/partitions/partition@80000
 *   66  /soc/flash-controller@4000c000/flash@0/partitions/partition@84000
 *   67  /soc/flash-controller@4000c000/flash@0/partitions/partition@88000
 *   68  /soc/flash-controller@4000c000/flash@0/partitions/partition@98000
 *   69  /soc/flash-controller@4000c000/flash@0/partitions/partition@9C000
 *   70  /soc/flash-controller@4000c000/flash@0/partitions/partition@F4000
 *   71  /soc/gpio@40004080
 *   72  /soc/pin-controller@40000080/i2c1_pa7_pa6
 *   73  /soc/i2c@40081000
 *   74  /soc/i2c@40081000/mma8652fc@1d
 *   75  /soc/i2c@40081000/mma8652fc@1d/accel_sensor
 *   76  /soc/pin-controller@40000080/eadc_pb10/group0
 *   77  /soc/pin-controller@40000080/eadc_pb11/group0
 *   78  /soc/pin-controller@40000080/eadc_pb12/group0
 *   79  /soc/pin-controller@40000080/eadc_pb13/group0
 *   80  /soc/pin-controller@40000080/eadc_pb14/group0
 *   81  /soc/pin-controller@40000080/eadc_pb15/group0
 *   82  /soc/pin-controller@40000080/eadc_pb6/group0
 *   83  /soc/pin-controller@40000080/eadc_pb7/group0
 *   84  /soc/pin-controller@40000080/eadc_pb8/group0
 *   85  /soc/pin-controller@40000080/eadc_pb9/group0
 *   86  /soc/pin-controller@40000080/i2c1_pa7_pa6/group0
 *   87  /soc/pin-controller@40000080/uart3_pc2_pc3/group0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 9
#define DT_N_CHILD_NUM_STATUS_OKAY 9
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_system_clock) fn(DT_N_S_leds) fn(DT_N_S_shock_sensor) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_shock_sensor) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_shock_sensor, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_shock_sensor, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_system_clock) fn(DT_N_S_leds) fn(DT_N_S_shock_sensor) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_shock_sensor) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_shock_sensor, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_shock_sensor, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /memory@20000000 */ \
	4, /* /soc */ \
	21, /* /shock_sensor */ \
	22, /* /system-clock */ \
	23, /* /zephyr,user */ \
	24, /* /cpus */ \
	27, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nuvoton_pfm_m467 DT_N
#define DT_N_INST_0_nuvoton_m2354    DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_nuvoton_pfm_m467 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "pfm-m467"
#define DT_N_COMPAT_MATCHES_nuvoton_m2354 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Nuvoton Technology Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "m2354"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nuvoton,pfm-m467", "nuvoton,m2354"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "nuvoton,pfm-m467"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,pfm-m467
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nuvoton_pfm_m467
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_PFM_M467
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_1 "nuvoton,m2354"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED nuvoton,m2354
#define DT_N_P_compatible_IDX_1_STRING_TOKEN nuvoton_m2354
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN NUVOTON_M2354
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_20000000_HASH Ppv28MrjF0V_ocFctWWy62TJJRdbnlSCTerwKpAvZ6U

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 3
#define DT_N_S_memory_20000000_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 262144 /* 0x40000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 262144
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 30
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 14
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_clock_controller_40000200) fn(DT_N_S_soc_S_reset_controller_40000000) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc_S_serial_40070000) fn(DT_N_S_soc_S_serial_40071000) fn(DT_N_S_soc_S_serial_40072000) fn(DT_N_S_soc_S_serial_40073000) fn(DT_N_S_soc_S_serial_40074000) fn(DT_N_S_soc_S_serial_40075000) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc_S_gpio_40004000) fn(DT_N_S_soc_S_gpio_40004040) fn(DT_N_S_soc_S_gpio_40004080) fn(DT_N_S_soc_S_gpio_400040c0) fn(DT_N_S_soc_S_gpio_40004100) fn(DT_N_S_soc_S_gpio_40004140) fn(DT_N_S_soc_S_gpio_40004180) fn(DT_N_S_soc_S_gpio_400041c0) fn(DT_N_S_soc_S_spi_40061000) fn(DT_N_S_soc_S_spi_40062000) fn(DT_N_S_soc_S_spi_40063000) fn(DT_N_S_soc_S_spi_40064000) fn(DT_N_S_soc_S_i2c_40080000) fn(DT_N_S_soc_S_i2c_40081000) fn(DT_N_S_soc_S_i2c_40082000) fn(DT_N_S_soc_S_epwm_40058000) fn(DT_N_S_soc_S_epwm_40059000) fn(DT_N_S_soc_S_eadc_40043000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_clock_controller_40000200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_reset_controller_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40070000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40071000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40072000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40073000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40074000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40075000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400040c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004180) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400041c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40061000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40062000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40063000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40064000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40082000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_epwm_40058000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_epwm_40059000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__) fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40070000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40071000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40074000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40075000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004180, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400041c0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40061000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40062000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40063000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40082000, __VA_ARGS__) fn(DT_N_S_soc_S_epwm_40058000, __VA_ARGS__) fn(DT_N_S_soc_S_epwm_40059000, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40070000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40071000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40072000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40074000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40075000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004180, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400041c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40061000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40062000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40063000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40064000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40082000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_epwm_40058000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_epwm_40059000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_clock_controller_40000200) fn(DT_N_S_soc_S_reset_controller_40000000) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc_S_serial_40073000) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc_S_gpio_40004000) fn(DT_N_S_soc_S_gpio_40004040) fn(DT_N_S_soc_S_gpio_40004080) fn(DT_N_S_soc_S_gpio_400040c0) fn(DT_N_S_soc_S_gpio_40004140) fn(DT_N_S_soc_S_i2c_40081000) fn(DT_N_S_soc_S_eadc_40043000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_clock_controller_40000200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_reset_controller_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40073000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400040c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__) fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	7, /* /soc/pin-controller@40000080 */ \
	18, /* /soc/system-clock-controller@40000200 */ \
	20, /* /soc/eadc@40043000 */ \
	26, /* /soc/gpio@40004140 */ \
	29, /* /soc/epwm@40058000 */ \
	30, /* /soc/epwm@40059000 */ \
	31, /* /soc/gpio@40004000 */ \
	32, /* /soc/gpio@40004040 */ \
	33, /* /soc/gpio@400040c0 */ \
	34, /* /soc/gpio@40004100 */ \
	35, /* /soc/gpio@40004180 */ \
	36, /* /soc/gpio@400041c0 */ \
	37, /* /soc/i2c@40080000 */ \
	38, /* /soc/i2c@40082000 */ \
	39, /* /soc/serial@40070000 */ \
	40, /* /soc/serial@40071000 */ \
	41, /* /soc/serial@40072000 */ \
	43, /* /soc/serial@40073000 */ \
	44, /* /soc/serial@40074000 */ \
	45, /* /soc/serial@40075000 */ \
	46, /* /soc/spi@40061000 */ \
	47, /* /soc/spi@40062000 */ \
	48, /* /soc/spi@40063000 */ \
	49, /* /soc/spi@40064000 */ \
	50, /* /soc/timer@e000e010 */ \
	61, /* /soc/flash-controller@4000c000 */ \
	71, /* /soc/gpio@40004080 */ \
	73, /* /soc/i2c@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 5
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	26, /* /soc/gpio@40004140 */ \
	29, /* /soc/epwm@40058000 */ \
	30, /* /soc/epwm@40059000 */ \
	31, /* /soc/gpio@40004000 */ \
	32, /* /soc/gpio@40004040 */ \
	33, /* /soc/gpio@400040c0 */ \
	34, /* /soc/gpio@40004100 */ \
	35, /* /soc/gpio@40004180 */ \
	36, /* /soc/gpio@400041c0 */ \
	37, /* /soc/i2c@40080000 */ \
	38, /* /soc/i2c@40082000 */ \
	39, /* /soc/serial@40070000 */ \
	40, /* /soc/serial@40071000 */ \
	41, /* /soc/serial@40072000 */ \
	43, /* /soc/serial@40073000 */ \
	44, /* /soc/serial@40074000 */ \
	45, /* /soc/serial@40075000 */ \
	46, /* /soc/spi@40061000 */ \
	47, /* /soc/spi@40062000 */ \
	48, /* /soc/spi@40063000 */ \
	49, /* /soc/spi@40064000 */ \
	71, /* /soc/gpio@40004080 */ \
	73, /* /soc/i2c@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 2
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/reset-controller@40000000
 *
 * Node identifier: DT_N_S_soc_S_reset_controller_40000000
 *
 * Binding (compatible = nuvoton,numaker2-rst):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\reset\nuvoton,numaker2-rst.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_reset_controller_40000000_PATH "/soc/reset-controller@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_reset_controller_40000000_FULL_NAME "reset-controller@40000000"
#define DT_N_S_soc_S_reset_controller_40000000_FULL_NAME_UNQUOTED reset-controller@40000000
#define DT_N_S_soc_S_reset_controller_40000000_FULL_NAME_TOKEN reset_controller_40000000
#define DT_N_S_soc_S_reset_controller_40000000_FULL_NAME_UPPER_TOKEN RESET_CONTROLLER_40000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_reset_controller_40000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_reset_controller_40000000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_reset_controller_40000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_NODELABEL(fn) fn(rst)
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rst, __VA_ARGS__)
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_reset_controller_40000000_CHILD_NUM 0
#define DT_N_S_soc_S_reset_controller_40000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_reset_controller_40000000_HASH bwsNpqJPPCmLXZuG9g1Zw3r6BdaUQCciILlw6vByaQ4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_reset_controller_40000000_ORD 6
#define DT_N_S_soc_S_reset_controller_40000000_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_reset_controller_40000000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_reset_controller_40000000_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	29, /* /soc/epwm@40058000 */ \
	30, /* /soc/epwm@40059000 */ \
	37, /* /soc/i2c@40080000 */ \
	38, /* /soc/i2c@40082000 */ \
	39, /* /soc/serial@40070000 */ \
	40, /* /soc/serial@40071000 */ \
	41, /* /soc/serial@40072000 */ \
	43, /* /soc/serial@40073000 */ \
	44, /* /soc/serial@40074000 */ \
	45, /* /soc/serial@40075000 */ \
	46, /* /soc/spi@40061000 */ \
	47, /* /soc/spi@40062000 */ \
	48, /* /soc/spi@40063000 */ \
	49, /* /soc/spi@40064000 */ \
	73, /* /soc/i2c@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_reset_controller_40000000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_rst DT_N_S_soc_S_reset_controller_40000000
#define DT_N_NODELABEL_rst               DT_N_S_soc_S_reset_controller_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_reset_controller_40000000_REG_NUM 1
#define DT_N_S_soc_S_reset_controller_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_reset_controller_40000000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_reset_controller_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_reset_controller_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_reset_controller_40000000_IRQ_NUM 0
#define DT_N_S_soc_S_reset_controller_40000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_reset_controller_40000000_COMPAT_MATCHES_nuvoton_numaker2_rst 1
#define DT_N_S_soc_S_reset_controller_40000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_reset_controller_40000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_COMPAT_MODEL_IDX_0 "numaker2-rst"
#define DT_N_S_soc_S_reset_controller_40000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_reset_controller_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_reset_controller_40000000_P_reg {1073741824 /* 0x40000000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_reset_controller_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_reset_controller_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_reg_IDX_1 32
#define DT_N_S_soc_S_reset_controller_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_status "okay"
#define DT_N_S_soc_S_reset_controller_40000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_reset_controller_40000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_reset_controller_40000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_reset_controller_40000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_reset_controller_40000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_reset_controller_40000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_reset_controller_40000000, status, 0)
#define DT_N_S_soc_S_reset_controller_40000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_reset_controller_40000000, status, 0)
#define DT_N_S_soc_S_reset_controller_40000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_reset_controller_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_reset_controller_40000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_reset_controller_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_reset_controller_40000000_P_status_LEN 1
#define DT_N_S_soc_S_reset_controller_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible {"nuvoton,numaker2-rst"}
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_IDX_0 "nuvoton,numaker2-rst"
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-rst
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_rst
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_RST
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_reset_controller_40000000, compatible, 0)
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_reset_controller_40000000, compatible, 0)
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_reset_controller_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_reset_controller_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_reset_controller_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_reset_controller_40000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_reset_controller_40000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_reset_controller_40000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_reset_controller_40000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080
 *
 * Binding (compatible = nuvoton,numaker2-pinctrl):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\pinctrl\nuvoton,numaker2-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_PATH "/soc/pin-controller@40000080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_FULL_NAME "pin-controller@40000080"
#define DT_N_S_soc_S_pin_controller_40000080_FULL_NAME_UNQUOTED pin-controller@40000080
#define DT_N_S_soc_S_pin_controller_40000080_FULL_NAME_TOKEN pin_controller_40000080
#define DT_N_S_soc_S_pin_controller_40000080_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_40000080

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_CHILD_NUM 12
#define DT_N_S_soc_S_pin_controller_40000080_CHILD_NUM_STATUS_OKAY 12
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_HASH jTHaAIsafwrpibqXM3cVIsGoD0_zl8VN4xcTnTFyKgA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_ORD 7
#define DT_N_S_soc_S_pin_controller_40000080_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_SUPPORTS_ORDS \
	8, /* /soc/pin-controller@40000080/eadc_pb10 */ \
	9, /* /soc/pin-controller@40000080/eadc_pb11 */ \
	10, /* /soc/pin-controller@40000080/eadc_pb12 */ \
	11, /* /soc/pin-controller@40000080/eadc_pb13 */ \
	12, /* /soc/pin-controller@40000080/eadc_pb14 */ \
	13, /* /soc/pin-controller@40000080/eadc_pb15 */ \
	14, /* /soc/pin-controller@40000080/eadc_pb6 */ \
	15, /* /soc/pin-controller@40000080/eadc_pb7 */ \
	16, /* /soc/pin-controller@40000080/eadc_pb8 */ \
	17, /* /soc/pin-controller@40000080/eadc_pb9 */ \
	42, /* /soc/pin-controller@40000080/uart3_pc2_pc3 */ \
	72, /* /soc/pin-controller@40000080/i2c1_pa7_pa6 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_pinctrl DT_N_S_soc_S_pin_controller_40000080
#define DT_N_NODELABEL_pinctrl               DT_N_S_soc_S_pin_controller_40000080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_REG_NUM 2
#define DT_N_S_soc_S_pin_controller_40000080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_REG_IDX_0_VAL_ADDRESS 1073741952 /* 0x40000080 */
#define DT_N_S_soc_S_pin_controller_40000080_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_pin_controller_40000080_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_REG_IDX_1_VAL_ADDRESS 1073741872 /* 0x40000030 */
#define DT_N_S_soc_S_pin_controller_40000080_REG_IDX_1_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_pin_controller_40000080_REG_NAME_mfos_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_REG_NAME_mfos_VAL_ADDRESS DT_N_S_soc_S_pin_controller_40000080_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_pin_controller_40000080_REG_NAME_mfos_VAL_SIZE DT_N_S_soc_S_pin_controller_40000080_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_pin_controller_40000080_REG_NAME_mfp_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_REG_NAME_mfp_VAL_ADDRESS DT_N_S_soc_S_pin_controller_40000080_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_pin_controller_40000080_REG_NAME_mfp_VAL_SIZE DT_N_S_soc_S_pin_controller_40000080_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_pin_controller_40000080_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_COMPAT_MATCHES_nuvoton_numaker2_pinctrl 1
#define DT_N_S_soc_S_pin_controller_40000080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pin_controller_40000080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_COMPAT_MODEL_IDX_0 "numaker2-pinctrl"
#define DT_N_S_soc_S_pin_controller_40000080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_P_reg {1073741952 /* 0x40000080 */, 32 /* 0x20 */, 1073741872 /* 0x40000030 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_0 1073741952
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_1 32
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_2 1073741872
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_IDX_3 64
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40000080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40000080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40000080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40000080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40000080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40000080_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080, status, 0)
#define DT_N_S_soc_S_pin_controller_40000080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080, status, 0)
#define DT_N_S_soc_S_pin_controller_40000080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible {"nuvoton,numaker2-pinctrl"}
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_IDX_0 "nuvoton,numaker2-pinctrl"
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-pinctrl
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_pinctrl
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_PINCTRL
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names {"mfos", "mfp"}
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_0 "mfos"
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_0_STRING_UNQUOTED mfos
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_0_STRING_TOKEN mfos
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_0_STRING_UPPER_TOKEN MFOS
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_1 "mfp"
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_1_STRING_UNQUOTED mfp
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_1_STRING_TOKEN mfp
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_IDX_1_STRING_UPPER_TOKEN MFP
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 0) \
	fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 1)
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 1)
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40000080, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_LEN 2
#define DT_N_S_soc_S_pin_controller_40000080_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40000080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40000080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40000080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_PATH "/soc/pin-controller@40000080/eadc_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FULL_NAME "eadc_pb10"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FULL_NAME_UNQUOTED eadc_pb10
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FULL_NAME_TOKEN eadc_pb10
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FULL_NAME_UPPER_TOKEN EADC_PB10

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_NODELABEL(fn) fn(eadc_pb10)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_HASH O6rs7C0p6Opb_EfwucjMPE1W_t3HUOZR6M2jGyiEmxs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_ORD 8
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	76, /* /soc/pin-controller@40000080/eadc_pb10/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_EXISTS 1
#define DT_N_NODELABEL_eadc_pb10 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_PATH "/soc/pin-controller@40000080/eadc_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FULL_NAME "eadc_pb11"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FULL_NAME_UNQUOTED eadc_pb11
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FULL_NAME_TOKEN eadc_pb11
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FULL_NAME_UPPER_TOKEN EADC_PB11

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_NODELABEL(fn) fn(eadc_pb11)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_HASH 0XYoRHZkT6mCpKQaXQwEE5STC4ir8z9Yoy5oxpt2BdQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_ORD 9
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	77, /* /soc/pin-controller@40000080/eadc_pb11/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_EXISTS 1
#define DT_N_NODELABEL_eadc_pb11 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_PATH "/soc/pin-controller@40000080/eadc_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FULL_NAME "eadc_pb12"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FULL_NAME_UNQUOTED eadc_pb12
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FULL_NAME_TOKEN eadc_pb12
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FULL_NAME_UPPER_TOKEN EADC_PB12

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_NODELABEL(fn) fn(eadc_pb12)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_HASH a6yOc6VZzaGU7VRaMYTsE_UYXh88zGbUm8W34FZk124

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_ORD 10
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	78, /* /soc/pin-controller@40000080/eadc_pb12/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_EXISTS 1
#define DT_N_NODELABEL_eadc_pb12 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_PATH "/soc/pin-controller@40000080/eadc_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FULL_NAME "eadc_pb13"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FULL_NAME_UNQUOTED eadc_pb13
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FULL_NAME_TOKEN eadc_pb13
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FULL_NAME_UPPER_TOKEN EADC_PB13

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_NODELABEL(fn) fn(eadc_pb13)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_HASH E9zclvX1lNUpc7TqBzo5Vqwek8ZYg69MesjeTEQSavQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_ORD 11
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	79, /* /soc/pin-controller@40000080/eadc_pb13/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_EXISTS 1
#define DT_N_NODELABEL_eadc_pb13 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_PATH "/soc/pin-controller@40000080/eadc_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FULL_NAME "eadc_pb14"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FULL_NAME_UNQUOTED eadc_pb14
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FULL_NAME_TOKEN eadc_pb14
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FULL_NAME_UPPER_TOKEN EADC_PB14

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_NODELABEL(fn) fn(eadc_pb14)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_HASH M8tLo4mdShA8g8szKkArmqWbDIDmT1TcY_YmklTKIOY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_ORD 12
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	80, /* /soc/pin-controller@40000080/eadc_pb14/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_EXISTS 1
#define DT_N_NODELABEL_eadc_pb14 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_PATH "/soc/pin-controller@40000080/eadc_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FULL_NAME "eadc_pb15"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FULL_NAME_UNQUOTED eadc_pb15
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FULL_NAME_TOKEN eadc_pb15
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FULL_NAME_UPPER_TOKEN EADC_PB15

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_NODELABEL(fn) fn(eadc_pb15)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_HASH FRFfv2a0jdFY5SqCpVrxD8RJPoLcitvtXsycddaL4dw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_ORD 13
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	81, /* /soc/pin-controller@40000080/eadc_pb15/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_EXISTS 1
#define DT_N_NODELABEL_eadc_pb15 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_PATH "/soc/pin-controller@40000080/eadc_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FULL_NAME "eadc_pb6"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FULL_NAME_UNQUOTED eadc_pb6
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FULL_NAME_TOKEN eadc_pb6
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FULL_NAME_UPPER_TOKEN EADC_PB6

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_NODELABEL(fn) fn(eadc_pb6)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_HASH oN5W_Xchg_3i_TBjF1288GQ_GOf0UnRI6YBLtjKxW0U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_ORD 14
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	82, /* /soc/pin-controller@40000080/eadc_pb6/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_EXISTS 1
#define DT_N_NODELABEL_eadc_pb6 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_PATH "/soc/pin-controller@40000080/eadc_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FULL_NAME "eadc_pb7"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FULL_NAME_UNQUOTED eadc_pb7
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FULL_NAME_TOKEN eadc_pb7
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FULL_NAME_UPPER_TOKEN EADC_PB7

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_NODELABEL(fn) fn(eadc_pb7)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_HASH yuOuIqz4fjy_ikkTZfwWsd3KZhS6MWa4uHUpJ7PCPPI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_ORD 15
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	83, /* /soc/pin-controller@40000080/eadc_pb7/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_EXISTS 1
#define DT_N_NODELABEL_eadc_pb7 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_PATH "/soc/pin-controller@40000080/eadc_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FULL_NAME "eadc_pb8"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FULL_NAME_UNQUOTED eadc_pb8
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FULL_NAME_TOKEN eadc_pb8
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FULL_NAME_UPPER_TOKEN EADC_PB8

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_NODELABEL(fn) fn(eadc_pb8)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_HASH JMbNgZvHz8EPlFUnQVRmmW6Ew1s18q60yfZQgZWp4XU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_ORD 16
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	84, /* /soc/pin-controller@40000080/eadc_pb8/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_EXISTS 1
#define DT_N_NODELABEL_eadc_pb8 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_PATH "/soc/pin-controller@40000080/eadc_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FULL_NAME "eadc_pb9"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FULL_NAME_UNQUOTED eadc_pb9
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FULL_NAME_TOKEN eadc_pb9
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FULL_NAME_UPPER_TOKEN EADC_PB9

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_NODELABEL(fn) fn(eadc_pb9)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc_pb9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_HASH S1G8fd72t_VIt9hIUKKSO7CsL3a4KQ7_dlj2wIQWy7c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_ORD 17
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	85, /* /soc/pin-controller@40000080/eadc_pb9/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_EXISTS 1
#define DT_N_NODELABEL_eadc_pb9 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/system-clock-controller@40000200
 *
 * Node identifier: DT_N_S_soc_S_system_clock_controller_40000200
 *
 * Binding (compatible = nuvoton,numaker2-scc):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\clock\nuvoton,numaker2-scc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_clock_controller_40000200_PATH "/soc/system-clock-controller@40000200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_clock_controller_40000200_FULL_NAME "system-clock-controller@40000200"
#define DT_N_S_soc_S_system_clock_controller_40000200_FULL_NAME_UNQUOTED system-clock-controller@40000200
#define DT_N_S_soc_S_system_clock_controller_40000200_FULL_NAME_TOKEN system_clock_controller_40000200
#define DT_N_S_soc_S_system_clock_controller_40000200_FULL_NAME_UPPER_TOKEN SYSTEM_CLOCK_CONTROLLER_40000200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_system_clock_controller_40000200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_clock_controller_40000200_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_clock_controller_40000200_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_NODELABEL(fn) fn(scc)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_NODELABEL_VARGS(fn, ...) fn(scc, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_clock_controller_40000200_CHILD_NUM 1
#define DT_N_S_soc_S_system_clock_controller_40000200_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_system_clock_controller_40000200_HASH v3hDjC6ykScDi7cZdc_u0agPt5w2KxC14aEO0feHx_8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_clock_controller_40000200_ORD 18
#define DT_N_S_soc_S_system_clock_controller_40000200_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_clock_controller_40000200_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_clock_controller_40000200_SUPPORTS_ORDS \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_clock_controller_40000200_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_scc DT_N_S_soc_S_system_clock_controller_40000200
#define DT_N_NODELABEL_scc               DT_N_S_soc_S_system_clock_controller_40000200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_clock_controller_40000200_REG_NUM 1
#define DT_N_S_soc_S_system_clock_controller_40000200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_REG_IDX_0_VAL_ADDRESS 1073742336 /* 0x40000200 */
#define DT_N_S_soc_S_system_clock_controller_40000200_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_system_clock_controller_40000200_RANGES_NUM 0
#define DT_N_S_soc_S_system_clock_controller_40000200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_clock_controller_40000200_IRQ_NUM 0
#define DT_N_S_soc_S_system_clock_controller_40000200_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_clock_controller_40000200_COMPAT_MATCHES_nuvoton_numaker2_scc 1
#define DT_N_S_soc_S_system_clock_controller_40000200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_system_clock_controller_40000200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_COMPAT_MODEL_IDX_0 "numaker2-scc"
#define DT_N_S_soc_S_system_clock_controller_40000200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_clock_controller_40000200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_clock_controller_40000200_P_reg {1073742336 /* 0x40000200 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_system_clock_controller_40000200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_reg_IDX_0 1073742336
#define DT_N_S_soc_S_system_clock_controller_40000200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_reg_IDX_1 256
#define DT_N_S_soc_S_system_clock_controller_40000200_P_reg_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_core_clock 6000000
#define DT_N_S_soc_S_system_clock_controller_40000200_P_core_clock_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible {"nuvoton,numaker2-scc"}
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_IDX_0 "nuvoton,numaker2-scc"
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-scc
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_scc
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_SCC
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200, compatible, 0)
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_clock_controller_40000200, compatible, 0)
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_LEN 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_system_clock_controller_40000200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_wakeup_source 0
#define DT_N_S_soc_S_system_clock_controller_40000200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_system_clock_controller_40000200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/system-clock-controller@40000200/peripheral-clock-controller
 *
 * Node identifier: DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
 *
 * Binding (compatible = nuvoton,numaker2-pcc):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\clock\nuvoton,numaker2-pcc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_PATH "/soc/system-clock-controller@40000200/peripheral-clock-controller"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FULL_NAME "peripheral-clock-controller"
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FULL_NAME_UNQUOTED peripheral-clock-controller
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FULL_NAME_TOKEN peripheral_clock_controller
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FULL_NAME_UPPER_TOKEN PERIPHERAL_CLOCK_CONTROLLER

/* Node parent (/soc/system-clock-controller@40000200) identifier: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_PARENT DT_N_S_soc_S_system_clock_controller_40000200

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_NODELABEL(fn) fn(pcc)
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_NODELABEL_VARGS(fn, ...) fn(pcc, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_CHILD_NUM 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_HASH 6CAvC5y8RQtxCrxuHDweAfavM8ntidd176WYJ_o8RMw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_ORD 19
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_REQUIRES_ORDS \
	18, /* /soc/system-clock-controller@40000200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_SUPPORTS_ORDS \
	20, /* /soc/eadc@40043000 */ \
	26, /* /soc/gpio@40004140 */ \
	29, /* /soc/epwm@40058000 */ \
	30, /* /soc/epwm@40059000 */ \
	31, /* /soc/gpio@40004000 */ \
	32, /* /soc/gpio@40004040 */ \
	33, /* /soc/gpio@400040c0 */ \
	34, /* /soc/gpio@40004100 */ \
	35, /* /soc/gpio@40004180 */ \
	36, /* /soc/gpio@400041c0 */ \
	37, /* /soc/i2c@40080000 */ \
	38, /* /soc/i2c@40082000 */ \
	39, /* /soc/serial@40070000 */ \
	40, /* /soc/serial@40071000 */ \
	41, /* /soc/serial@40072000 */ \
	43, /* /soc/serial@40073000 */ \
	44, /* /soc/serial@40074000 */ \
	45, /* /soc/serial@40075000 */ \
	46, /* /soc/spi@40061000 */ \
	47, /* /soc/spi@40062000 */ \
	48, /* /soc/spi@40063000 */ \
	49, /* /soc/spi@40064000 */ \
	71, /* /soc/gpio@40004080 */ \
	73, /* /soc/i2c@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_pcc DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_NODELABEL_pcc               DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_REG_NUM 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_RANGES_NUM 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_IRQ_NUM 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_COMPAT_MATCHES_nuvoton_numaker2_pcc 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_COMPAT_MODEL_IDX_0 "numaker2-pcc"
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible {"nuvoton,numaker2-pcc"}
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_IDX_0 "nuvoton,numaker2-pcc"
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-pcc
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_pcc
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_PCC
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, compatible, 0)
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, compatible, 0)
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_LEN 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_wakeup_source 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000
 *
 * Binding (compatible = nuvoton,numaker2-adc):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\adc\nuvoton,numaker2-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_PATH "/soc/eadc@40043000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_FULL_NAME "eadc@40043000"
#define DT_N_S_soc_S_eadc_40043000_FULL_NAME_UNQUOTED eadc@40043000
#define DT_N_S_soc_S_eadc_40043000_FULL_NAME_TOKEN eadc_40043000
#define DT_N_S_soc_S_eadc_40043000_FULL_NAME_UPPER_TOKEN EADC_40043000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_eadc_40043000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_NODELABEL_NUM 1
#define DT_N_S_soc_S_eadc_40043000_FOREACH_NODELABEL(fn) fn(eadc)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_NODELABEL_VARGS(fn, ...) fn(eadc, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_CHILD_NUM 10
#define DT_N_S_soc_S_eadc_40043000_CHILD_NUM_STATUS_OKAY 10
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_15)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_15)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_HASH iVAHO8lwGcwdAKEvhmXOtLtGr0GlVTRKtYXwABTzuIE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_ORD 20
#define DT_N_S_soc_S_eadc_40043000_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	8, /* /soc/pin-controller@40000080/eadc_pb10 */ \
	9, /* /soc/pin-controller@40000080/eadc_pb11 */ \
	10, /* /soc/pin-controller@40000080/eadc_pb12 */ \
	11, /* /soc/pin-controller@40000080/eadc_pb13 */ \
	12, /* /soc/pin-controller@40000080/eadc_pb14 */ \
	13, /* /soc/pin-controller@40000080/eadc_pb15 */ \
	14, /* /soc/pin-controller@40000080/eadc_pb6 */ \
	15, /* /soc/pin-controller@40000080/eadc_pb7 */ \
	16, /* /soc/pin-controller@40000080/eadc_pb8 */ \
	17, /* /soc/pin-controller@40000080/eadc_pb9 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_SUPPORTS_ORDS \
	21, /* /shock_sensor */ \
	51, /* /soc/eadc@40043000/channel@6 */ \
	52, /* /soc/eadc@40043000/channel@7 */ \
	53, /* /soc/eadc@40043000/channel@8 */ \
	54, /* /soc/eadc@40043000/channel@9 */ \
	55, /* /soc/eadc@40043000/channel@10 */ \
	56, /* /soc/eadc@40043000/channel@11 */ \
	57, /* /soc/eadc@40043000/channel@12 */ \
	58, /* /soc/eadc@40043000/channel@13 */ \
	59, /* /soc/eadc@40043000/channel@14 */ \
	60, /* /soc/eadc@40043000/channel@15 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_EXISTS 1
#define DT_N_ALIAS_adc0                  DT_N_S_soc_S_eadc_40043000
#define DT_N_INST_0_nuvoton_numaker2_adc DT_N_S_soc_S_eadc_40043000
#define DT_N_NODELABEL_eadc              DT_N_S_soc_S_eadc_40043000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_REG_IDX_0_VAL_ADDRESS 1074016256 /* 0x40043000 */
#define DT_N_S_soc_S_eadc_40043000_REG_IDX_0_VAL_SIZE 4092 /* 0xffc */
#define DT_N_S_soc_S_eadc_40043000_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_IRQ_NUM 1
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_eadc_40043000_IRQ_LEVEL 1
#define DT_N_S_soc_S_eadc_40043000_COMPAT_MATCHES_nuvoton_numaker2_adc 1
#define DT_N_S_soc_S_eadc_40043000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_eadc_40043000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_COMPAT_MODEL_IDX_0 "numaker2-adc"
#define DT_N_S_soc_S_eadc_40043000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NUM 1
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6
#define DT_N_S_soc_S_eadc_40043000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_P_reg {1074016256 /* 0x40043000 */, 4092 /* 0xffc */}
#define DT_N_S_soc_S_eadc_40043000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_reg_IDX_0 1074016256
#define DT_N_S_soc_S_eadc_40043000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_reg_IDX_1 4092
#define DT_N_S_soc_S_eadc_40043000_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_eadc_40043000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_eadc_40043000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_eadc_40043000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_eadc_40043000_P_resets_IDX_0_VAL_id 67108892
#define DT_N_S_soc_S_eadc_40043000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000, resets, 0)
#define DT_N_S_soc_S_eadc_40043000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000, resets, 0)
#define DT_N_S_soc_S_eadc_40043000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_resets_LEN 1
#define DT_N_S_soc_S_eadc_40043000_P_resets_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_VAL_clock_module_index 1074003484
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_eadc_40043000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000, clocks, 0)
#define DT_N_S_soc_S_eadc_40043000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000, clocks, 0)
#define DT_N_S_soc_S_eadc_40043000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_clocks_LEN 1
#define DT_N_S_soc_S_eadc_40043000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_channels 16
#define DT_N_S_soc_S_eadc_40043000_P_channels_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_vref_internal_mv 3000
#define DT_N_S_soc_S_eadc_40043000_P_vref_internal_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_status "okay"
#define DT_N_S_soc_S_eadc_40043000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_eadc_40043000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_eadc_40043000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_eadc_40043000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_eadc_40043000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_eadc_40043000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000, status, 0)
#define DT_N_S_soc_S_eadc_40043000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000, status, 0)
#define DT_N_S_soc_S_eadc_40043000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_status_LEN 1
#define DT_N_S_soc_S_eadc_40043000_P_status_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_compatible {"nuvoton,numaker2-adc"}
#define DT_N_S_soc_S_eadc_40043000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_compatible_IDX_0 "nuvoton,numaker2-adc"
#define DT_N_S_soc_S_eadc_40043000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-adc
#define DT_N_S_soc_S_eadc_40043000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_adc
#define DT_N_S_soc_S_eadc_40043000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_ADC
#define DT_N_S_soc_S_eadc_40043000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000, compatible, 0)
#define DT_N_S_soc_S_eadc_40043000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000, compatible, 0)
#define DT_N_S_soc_S_eadc_40043000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_compatible_LEN 1
#define DT_N_S_soc_S_eadc_40043000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_eadc_40043000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_wakeup_source 0
#define DT_N_S_soc_S_eadc_40043000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_eadc_40043000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 9)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 9)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 9, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_eadc_40043000, pinctrl_0, 9, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_LEN 10
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_names, 0)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_names, 0)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_eadc_40043000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /shock_sensor
 *
 * Node identifier: DT_N_S_shock_sensor
 *
 * Binding (compatible = zephyr,shock-sensor):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/shock-sensor-driver/dts/bindings\sensor\zephyr,shock-sensor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_shock_sensor_PATH "/shock_sensor"

/* Node's name with unit-address: */
#define DT_N_S_shock_sensor_FULL_NAME "shock_sensor"
#define DT_N_S_shock_sensor_FULL_NAME_UNQUOTED shock_sensor
#define DT_N_S_shock_sensor_FULL_NAME_TOKEN shock_sensor
#define DT_N_S_shock_sensor_FULL_NAME_UPPER_TOKEN SHOCK_SENSOR

/* Node parent (/) identifier: */
#define DT_N_S_shock_sensor_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_shock_sensor_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_shock_sensor_NODELABEL_NUM 1
#define DT_N_S_shock_sensor_FOREACH_NODELABEL(fn) fn(shock_sensor)
#define DT_N_S_shock_sensor_FOREACH_NODELABEL_VARGS(fn, ...) fn(shock_sensor, __VA_ARGS__)
#define DT_N_S_shock_sensor_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_shock_sensor_CHILD_NUM 0
#define DT_N_S_shock_sensor_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_shock_sensor_FOREACH_CHILD(fn) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_shock_sensor_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_shock_sensor_HASH 2xHPWzgVJ0tiN_CG19oB6OQO3CAbhYa13BKAJzH_YXA

/* Node's dependency ordinal: */
#define DT_N_S_shock_sensor_ORD 21
#define DT_N_S_shock_sensor_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_shock_sensor_REQUIRES_ORDS \
	0, /* / */ \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_shock_sensor_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_shock_sensor_EXISTS 1
#define DT_N_ALIAS_shock_sensor         DT_N_S_shock_sensor
#define DT_N_INST_0_zephyr_shock_sensor DT_N_S_shock_sensor
#define DT_N_NODELABEL_shock_sensor     DT_N_S_shock_sensor

/* Macros for properties that are special in the specification: */
#define DT_N_S_shock_sensor_REG_NUM 0
#define DT_N_S_shock_sensor_RANGES_NUM 0
#define DT_N_S_shock_sensor_FOREACH_RANGE(fn) 
#define DT_N_S_shock_sensor_IRQ_NUM 0
#define DT_N_S_shock_sensor_IRQ_LEVEL 0
#define DT_N_S_shock_sensor_COMPAT_MATCHES_zephyr_shock_sensor 1
#define DT_N_S_shock_sensor_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_shock_sensor_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_shock_sensor_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_shock_sensor_COMPAT_MODEL_IDX_0 "shock-sensor"
#define DT_N_S_shock_sensor_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_shock_sensor_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_shock_sensor_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_shock_sensor_P_io_channels_IDX_0_PH DT_N_S_soc_S_eadc_40043000
#define DT_N_S_shock_sensor_P_io_channels_IDX_0_VAL_input 15
#define DT_N_S_shock_sensor_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_shock_sensor_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_shock_sensor, io_channels, 0)
#define DT_N_S_shock_sensor_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_shock_sensor, io_channels, 0)
#define DT_N_S_shock_sensor_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_shock_sensor, io_channels, 0, __VA_ARGS__)
#define DT_N_S_shock_sensor_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_shock_sensor, io_channels, 0, __VA_ARGS__)
#define DT_N_S_shock_sensor_P_io_channels_LEN 1
#define DT_N_S_shock_sensor_P_io_channels_EXISTS 1
#define DT_N_S_shock_sensor_P_sampling_period_ms 2
#define DT_N_S_shock_sensor_P_sampling_period_ms_EXISTS 1
#define DT_N_S_shock_sensor_P_status "okay"
#define DT_N_S_shock_sensor_P_status_STRING_UNQUOTED okay
#define DT_N_S_shock_sensor_P_status_STRING_TOKEN okay
#define DT_N_S_shock_sensor_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_shock_sensor_P_status_IDX_0 "okay"
#define DT_N_S_shock_sensor_P_status_IDX_0_EXISTS 1
#define DT_N_S_shock_sensor_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_shock_sensor_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_shock_sensor_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_shock_sensor, status, 0)
#define DT_N_S_shock_sensor_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_shock_sensor, status, 0)
#define DT_N_S_shock_sensor_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_shock_sensor, status, 0, __VA_ARGS__)
#define DT_N_S_shock_sensor_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_shock_sensor, status, 0, __VA_ARGS__)
#define DT_N_S_shock_sensor_P_status_LEN 1
#define DT_N_S_shock_sensor_P_status_EXISTS 1
#define DT_N_S_shock_sensor_P_compatible {"zephyr,shock-sensor"}
#define DT_N_S_shock_sensor_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_shock_sensor_P_compatible_IDX_0 "zephyr,shock-sensor"
#define DT_N_S_shock_sensor_P_compatible_IDX_0_STRING_UNQUOTED zephyr,shock-sensor
#define DT_N_S_shock_sensor_P_compatible_IDX_0_STRING_TOKEN zephyr_shock_sensor
#define DT_N_S_shock_sensor_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_SHOCK_SENSOR
#define DT_N_S_shock_sensor_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_shock_sensor, compatible, 0)
#define DT_N_S_shock_sensor_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_shock_sensor, compatible, 0)
#define DT_N_S_shock_sensor_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_shock_sensor, compatible, 0, __VA_ARGS__)
#define DT_N_S_shock_sensor_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_shock_sensor, compatible, 0, __VA_ARGS__)
#define DT_N_S_shock_sensor_P_compatible_LEN 1
#define DT_N_S_shock_sensor_P_compatible_EXISTS 1
#define DT_N_S_shock_sensor_P_zephyr_deferred_init 0
#define DT_N_S_shock_sensor_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_shock_sensor_P_wakeup_source 0
#define DT_N_S_shock_sensor_P_wakeup_source_EXISTS 1
#define DT_N_S_shock_sensor_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_shock_sensor_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /system-clock
 *
 * Node identifier: DT_N_S_system_clock
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_system_clock_PATH "/system-clock"

/* Node's name with unit-address: */
#define DT_N_S_system_clock_FULL_NAME "system-clock"
#define DT_N_S_system_clock_FULL_NAME_UNQUOTED system-clock
#define DT_N_S_system_clock_FULL_NAME_TOKEN system_clock
#define DT_N_S_system_clock_FULL_NAME_UPPER_TOKEN SYSTEM_CLOCK

/* Node parent (/) identifier: */
#define DT_N_S_system_clock_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_system_clock_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_system_clock_NODELABEL_NUM 1
#define DT_N_S_system_clock_FOREACH_NODELABEL(fn) fn(sysclk)
#define DT_N_S_system_clock_FOREACH_NODELABEL_VARGS(fn, ...) fn(sysclk, __VA_ARGS__)
#define DT_N_S_system_clock_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_system_clock_CHILD_NUM 0
#define DT_N_S_system_clock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_system_clock_FOREACH_CHILD(fn) 
#define DT_N_S_system_clock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_system_clock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_system_clock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_system_clock_HASH lAhq874bK5OGd53v0YdRWUH8C4M_yVxoewZAdRFX5Uo

/* Node's dependency ordinal: */
#define DT_N_S_system_clock_ORD 22
#define DT_N_S_system_clock_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_system_clock_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_system_clock_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_system_clock_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_system_clock
#define DT_N_NODELABEL_sysclk   DT_N_S_system_clock

/* Macros for properties that are special in the specification: */
#define DT_N_S_system_clock_REG_NUM 0
#define DT_N_S_system_clock_RANGES_NUM 0
#define DT_N_S_system_clock_FOREACH_RANGE(fn) 
#define DT_N_S_system_clock_IRQ_NUM 0
#define DT_N_S_system_clock_IRQ_LEVEL 0
#define DT_N_S_system_clock_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_system_clock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_system_clock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_system_clock_P_clock_frequency 6000000
#define DT_N_S_system_clock_P_clock_frequency_EXISTS 1
#define DT_N_S_system_clock_P_compatible {"fixed-clock"}
#define DT_N_S_system_clock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_system_clock_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_system_clock_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_system_clock_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_system_clock_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_system_clock, compatible, 0)
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_system_clock, compatible, 0)
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_system_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_system_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_system_clock_P_compatible_LEN 1
#define DT_N_S_system_clock_P_compatible_EXISTS 1
#define DT_N_S_system_clock_P_zephyr_deferred_init 0
#define DT_N_S_system_clock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_system_clock_P_wakeup_source 0
#define DT_N_S_system_clock_P_wakeup_source_EXISTS 1
#define DT_N_S_system_clock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_system_clock_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"
#define DT_N_S_zephyr_user_FULL_NAME_UNQUOTED zephyr,user
#define DT_N_S_zephyr_user_FULL_NAME_TOKEN zephyr_user
#define DT_N_S_zephyr_user_FULL_NAME_UPPER_TOKEN ZEPHYR_USER

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_zephyr_user_HASH yvQw9UuQMLRblNbUC3yeUHnjbtsQjI3bWwAx_c_vELI

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 23
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 24
#define DT_N_S_cpus_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	25, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m23):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m23.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 25
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	24, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m23 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m23 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m23"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m23"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m23"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m23
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m23
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M23
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40004140
 *
 * Node identifier: DT_N_S_soc_S_gpio_40004140
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40004140_PATH "/soc/gpio@40004140"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40004140_FULL_NAME "gpio@40004140"
#define DT_N_S_soc_S_gpio_40004140_FULL_NAME_UNQUOTED gpio@40004140
#define DT_N_S_soc_S_gpio_40004140_FULL_NAME_TOKEN gpio_40004140
#define DT_N_S_soc_S_gpio_40004140_FULL_NAME_UPPER_TOKEN GPIO_40004140

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40004140_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40004140_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40004140_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40004140_FOREACH_NODELABEL(fn) fn(gpiof)
#define DT_N_S_soc_S_gpio_40004140_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiof, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40004140_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40004140_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004140_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40004140_HASH vIn1RRZrwlTW8jMJEzMHHz_cHPwmKkZZS9gGLvnt0VY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40004140_ORD 26
#define DT_N_S_soc_S_gpio_40004140_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40004140_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40004140_SUPPORTS_ORDS \
	27, /* /leds */ \
	28, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40004140_EXISTS 1
#define DT_N_INST_4_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_40004140
#define DT_N_NODELABEL_gpiof              DT_N_S_soc_S_gpio_40004140

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40004140_REG_NUM 1
#define DT_N_S_soc_S_gpio_40004140_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_REG_IDX_0_VAL_ADDRESS 1073758528 /* 0x40004140 */
#define DT_N_S_soc_S_gpio_40004140_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_40004140_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40004140_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40004140_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40004140_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40004140_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_40004140_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40004140_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004140_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40004140_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40004140_P_reg {1073758528 /* 0x40004140 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_40004140_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_reg_IDX_0 1073758528
#define DT_N_S_soc_S_gpio_40004140_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_40004140_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40004140_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_ngpios 32
#define DT_N_S_soc_S_gpio_40004140_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_status "okay"
#define DT_N_S_soc_S_gpio_40004140_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40004140_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40004140_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40004140_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40004140_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40004140_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004140, status, 0)
#define DT_N_S_soc_S_gpio_40004140_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004140, status, 0)
#define DT_N_S_soc_S_gpio_40004140_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40004140_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_40004140_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004140_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_40004140_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_40004140_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_40004140_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004140, compatible, 0)
#define DT_N_S_soc_S_gpio_40004140_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004140, compatible, 0)
#define DT_N_S_soc_S_gpio_40004140_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40004140_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_interrupts {21 /* 0x15 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40004140_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_gpio_40004140_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_40004140_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_VAL_clock_module_index 29
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_40004140_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004140, clocks, 0)
#define DT_N_S_soc_S_gpio_40004140_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004140, clocks, 0)
#define DT_N_S_soc_S_gpio_40004140_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004140, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004140, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004140_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_40004140_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40004140_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40004140_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004140_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40004140_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 1
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 27
#define DT_N_S_leds_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	26, /* /soc/gpio@40004140 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	28, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"
#define DT_N_S_leds_S_led_0_FULL_NAME_UNQUOTED led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_TOKEN led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_UPPER_TOKEN LED_0

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_0_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL(fn) fn(out_led)
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(out_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_CHILD_NUM 0
#define DT_N_S_leds_S_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_0_HASH kqSZv01Dnr_1hPdmxPVlr9u8kLMk_UWHIyVHG3GknSY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 28
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	26, /* /soc/gpio@40004140 */ \
	27, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0        DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_out_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40004140
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "External LED out"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED External LED out
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN External_LED_out
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN EXTERNAL_LED_OUT
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "External LED out"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /soc/epwm@40058000
 *
 * Node identifier: DT_N_S_soc_S_epwm_40058000
 *
 * Binding (compatible = nuvoton,numaker2-pwm):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\pwm\nuvoton,numaker2-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_epwm_40058000_PATH "/soc/epwm@40058000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_epwm_40058000_FULL_NAME "epwm@40058000"
#define DT_N_S_soc_S_epwm_40058000_FULL_NAME_UNQUOTED epwm@40058000
#define DT_N_S_soc_S_epwm_40058000_FULL_NAME_TOKEN epwm_40058000
#define DT_N_S_soc_S_epwm_40058000_FULL_NAME_UPPER_TOKEN EPWM_40058000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_epwm_40058000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_epwm_40058000_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_epwm_40058000_NODELABEL_NUM 1
#define DT_N_S_soc_S_epwm_40058000_FOREACH_NODELABEL(fn) fn(epwm0)
#define DT_N_S_soc_S_epwm_40058000_FOREACH_NODELABEL_VARGS(fn, ...) fn(epwm0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_epwm_40058000_CHILD_NUM 0
#define DT_N_S_soc_S_epwm_40058000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_epwm_40058000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_epwm_40058000_HASH 1DBxIxXwbqC_ELF5miwmyulFT7MzNZiJ_lHTddiQikE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_epwm_40058000_ORD 29
#define DT_N_S_soc_S_epwm_40058000_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_epwm_40058000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_epwm_40058000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_epwm_40058000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_pwm DT_N_S_soc_S_epwm_40058000
#define DT_N_NODELABEL_epwm0             DT_N_S_soc_S_epwm_40058000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_epwm_40058000_REG_NUM 1
#define DT_N_S_soc_S_epwm_40058000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_REG_IDX_0_VAL_ADDRESS 1074102272 /* 0x40058000 */
#define DT_N_S_soc_S_epwm_40058000_REG_IDX_0_VAL_SIZE 892 /* 0x37c */
#define DT_N_S_soc_S_epwm_40058000_RANGES_NUM 0
#define DT_N_S_soc_S_epwm_40058000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_epwm_40058000_IRQ_NUM 3
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_VAL_irq 26
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_VAL_irq 27
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_epwm_40058000_IRQ_LEVEL 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair0_VAL_irq DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair0_VAL_priority DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair0_CONTROLLER DT_N_S_soc_S_epwm_40058000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair1_VAL_irq DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair1_VAL_priority DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair1_CONTROLLER DT_N_S_soc_S_epwm_40058000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair2_VAL_irq DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair2_VAL_priority DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_IRQ_NAME_pair2_CONTROLLER DT_N_S_soc_S_epwm_40058000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_epwm_40058000_COMPAT_MATCHES_nuvoton_numaker2_pwm 1
#define DT_N_S_soc_S_epwm_40058000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_epwm_40058000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_COMPAT_MODEL_IDX_0 "numaker2-pwm"
#define DT_N_S_soc_S_epwm_40058000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_epwm_40058000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_epwm_40058000_P_reg {1074102272 /* 0x40058000 */, 892 /* 0x37c */}
#define DT_N_S_soc_S_epwm_40058000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_reg_IDX_0 1074102272
#define DT_N_S_soc_S_epwm_40058000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_reg_IDX_1 892
#define DT_N_S_soc_S_epwm_40058000_P_reg_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */, 26 /* 0x1a */, 0 /* 0x0 */, 27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_2 26
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_4 27
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_epwm_40058000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_epwm_40058000_P_resets_IDX_0_VAL_id 134217744
#define DT_N_S_soc_S_epwm_40058000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40058000, resets, 0)
#define DT_N_S_soc_S_epwm_40058000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40058000, resets, 0)
#define DT_N_S_soc_S_epwm_40058000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40058000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40058000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_resets_LEN 1
#define DT_N_S_soc_S_epwm_40058000_P_resets_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_VAL_clock_module_index 2147483664
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_VAL_clock_source 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_epwm_40058000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40058000, clocks, 0)
#define DT_N_S_soc_S_epwm_40058000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40058000, clocks, 0)
#define DT_N_S_soc_S_epwm_40058000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40058000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40058000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_clocks_LEN 1
#define DT_N_S_soc_S_epwm_40058000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_prescaler 19
#define DT_N_S_soc_S_epwm_40058000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_status "disabled"
#define DT_N_S_soc_S_epwm_40058000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_epwm_40058000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_epwm_40058000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_epwm_40058000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_epwm_40058000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_epwm_40058000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40058000, status, 0)
#define DT_N_S_soc_S_epwm_40058000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40058000, status, 0)
#define DT_N_S_soc_S_epwm_40058000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40058000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40058000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_status_LEN 1
#define DT_N_S_soc_S_epwm_40058000_P_status_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_compatible {"nuvoton,numaker2-pwm"}
#define DT_N_S_soc_S_epwm_40058000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_compatible_IDX_0 "nuvoton,numaker2-pwm"
#define DT_N_S_soc_S_epwm_40058000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-pwm
#define DT_N_S_soc_S_epwm_40058000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_pwm
#define DT_N_S_soc_S_epwm_40058000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_PWM
#define DT_N_S_soc_S_epwm_40058000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40058000, compatible, 0)
#define DT_N_S_soc_S_epwm_40058000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40058000, compatible, 0)
#define DT_N_S_soc_S_epwm_40058000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40058000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40058000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_compatible_LEN 1
#define DT_N_S_soc_S_epwm_40058000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names {"pair0", "pair1", "pair2"}
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_0 "pair0"
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_0_STRING_UNQUOTED pair0
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_0_STRING_TOKEN pair0
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN PAIR0
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_1 "pair1"
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_1_STRING_UNQUOTED pair1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_1_STRING_TOKEN pair1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN PAIR1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_2 "pair2"
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_2_STRING_UNQUOTED pair2
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_2_STRING_TOKEN pair2
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN PAIR2
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 2)
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 2)
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40058000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_epwm_40058000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_epwm_40058000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_wakeup_source 0
#define DT_N_S_soc_S_epwm_40058000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_epwm_40058000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_epwm_40058000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/epwm@40059000
 *
 * Node identifier: DT_N_S_soc_S_epwm_40059000
 *
 * Binding (compatible = nuvoton,numaker2-pwm):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\pwm\nuvoton,numaker2-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_epwm_40059000_PATH "/soc/epwm@40059000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_epwm_40059000_FULL_NAME "epwm@40059000"
#define DT_N_S_soc_S_epwm_40059000_FULL_NAME_UNQUOTED epwm@40059000
#define DT_N_S_soc_S_epwm_40059000_FULL_NAME_TOKEN epwm_40059000
#define DT_N_S_soc_S_epwm_40059000_FULL_NAME_UPPER_TOKEN EPWM_40059000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_epwm_40059000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_epwm_40059000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_epwm_40059000_NODELABEL_NUM 1
#define DT_N_S_soc_S_epwm_40059000_FOREACH_NODELABEL(fn) fn(epwm1)
#define DT_N_S_soc_S_epwm_40059000_FOREACH_NODELABEL_VARGS(fn, ...) fn(epwm1, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_epwm_40059000_CHILD_NUM 0
#define DT_N_S_soc_S_epwm_40059000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_epwm_40059000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_epwm_40059000_HASH YT9q6Tsw65UJXGdQlr9hQn33lg1N_wpqIsyGOMsxakI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_epwm_40059000_ORD 30
#define DT_N_S_soc_S_epwm_40059000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_epwm_40059000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_epwm_40059000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_epwm_40059000_EXISTS 1
#define DT_N_INST_1_nuvoton_numaker2_pwm DT_N_S_soc_S_epwm_40059000
#define DT_N_NODELABEL_epwm1             DT_N_S_soc_S_epwm_40059000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_epwm_40059000_REG_NUM 1
#define DT_N_S_soc_S_epwm_40059000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_REG_IDX_0_VAL_ADDRESS 1074106368 /* 0x40059000 */
#define DT_N_S_soc_S_epwm_40059000_REG_IDX_0_VAL_SIZE 892 /* 0x37c */
#define DT_N_S_soc_S_epwm_40059000_RANGES_NUM 0
#define DT_N_S_soc_S_epwm_40059000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_epwm_40059000_IRQ_NUM 3
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_VAL_irq 30
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_VAL_irq 31
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_epwm_40059000_IRQ_LEVEL 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair0_VAL_irq DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair0_VAL_priority DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair0_CONTROLLER DT_N_S_soc_S_epwm_40059000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair1_VAL_irq DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair1_VAL_priority DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair1_CONTROLLER DT_N_S_soc_S_epwm_40059000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair2_VAL_irq DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair2_VAL_priority DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_IRQ_NAME_pair2_CONTROLLER DT_N_S_soc_S_epwm_40059000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_epwm_40059000_COMPAT_MATCHES_nuvoton_numaker2_pwm 1
#define DT_N_S_soc_S_epwm_40059000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_epwm_40059000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_COMPAT_MODEL_IDX_0 "numaker2-pwm"
#define DT_N_S_soc_S_epwm_40059000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_epwm_40059000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_epwm_40059000_P_reg {1074106368 /* 0x40059000 */, 892 /* 0x37c */}
#define DT_N_S_soc_S_epwm_40059000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_reg_IDX_0 1074106368
#define DT_N_S_soc_S_epwm_40059000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_reg_IDX_1 892
#define DT_N_S_soc_S_epwm_40059000_P_reg_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */, 30 /* 0x1e */, 0 /* 0x0 */, 31 /* 0x1f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_2 30
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_4 31
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_epwm_40059000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_epwm_40059000_P_resets_IDX_0_VAL_id 134217745
#define DT_N_S_soc_S_epwm_40059000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40059000, resets, 0)
#define DT_N_S_soc_S_epwm_40059000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40059000, resets, 0)
#define DT_N_S_soc_S_epwm_40059000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40059000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40059000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_resets_LEN 1
#define DT_N_S_soc_S_epwm_40059000_P_resets_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_VAL_clock_module_index 2147483665
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_VAL_clock_source 2
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_epwm_40059000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40059000, clocks, 0)
#define DT_N_S_soc_S_epwm_40059000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40059000, clocks, 0)
#define DT_N_S_soc_S_epwm_40059000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40059000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40059000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_clocks_LEN 1
#define DT_N_S_soc_S_epwm_40059000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_prescaler 19
#define DT_N_S_soc_S_epwm_40059000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_status "disabled"
#define DT_N_S_soc_S_epwm_40059000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_epwm_40059000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_epwm_40059000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_epwm_40059000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_epwm_40059000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_epwm_40059000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40059000, status, 0)
#define DT_N_S_soc_S_epwm_40059000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40059000, status, 0)
#define DT_N_S_soc_S_epwm_40059000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40059000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40059000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_status_LEN 1
#define DT_N_S_soc_S_epwm_40059000_P_status_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_compatible {"nuvoton,numaker2-pwm"}
#define DT_N_S_soc_S_epwm_40059000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_compatible_IDX_0 "nuvoton,numaker2-pwm"
#define DT_N_S_soc_S_epwm_40059000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-pwm
#define DT_N_S_soc_S_epwm_40059000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_pwm
#define DT_N_S_soc_S_epwm_40059000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_PWM
#define DT_N_S_soc_S_epwm_40059000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40059000, compatible, 0)
#define DT_N_S_soc_S_epwm_40059000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40059000, compatible, 0)
#define DT_N_S_soc_S_epwm_40059000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40059000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40059000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_compatible_LEN 1
#define DT_N_S_soc_S_epwm_40059000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names {"pair0", "pair1", "pair2"}
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_0 "pair0"
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_0_STRING_UNQUOTED pair0
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_0_STRING_TOKEN pair0
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN PAIR0
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_1 "pair1"
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_1_STRING_UNQUOTED pair1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_1_STRING_TOKEN pair1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN PAIR1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_2 "pair2"
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_2_STRING_UNQUOTED pair2
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_2_STRING_TOKEN pair2
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN PAIR2
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 2)
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 2)
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_epwm_40059000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_epwm_40059000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_epwm_40059000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_wakeup_source 0
#define DT_N_S_soc_S_epwm_40059000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_epwm_40059000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_epwm_40059000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40004000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40004000
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40004000_PATH "/soc/gpio@40004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40004000_FULL_NAME "gpio@40004000"
#define DT_N_S_soc_S_gpio_40004000_FULL_NAME_UNQUOTED gpio@40004000
#define DT_N_S_soc_S_gpio_40004000_FULL_NAME_TOKEN gpio_40004000
#define DT_N_S_soc_S_gpio_40004000_FULL_NAME_UPPER_TOKEN GPIO_40004000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40004000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40004000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40004000_FOREACH_NODELABEL(fn) fn(gpioa)
#define DT_N_S_soc_S_gpio_40004000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioa, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40004000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40004000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40004000_HASH lbR_TKARF_08JoA_aM0A2FWUbHqB0TBlxCH1Q3mYB9w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40004000_ORD 31
#define DT_N_S_soc_S_gpio_40004000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40004000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40004000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40004000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_40004000
#define DT_N_NODELABEL_gpioa              DT_N_S_soc_S_gpio_40004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40004000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_REG_IDX_0_VAL_ADDRESS 1073758208 /* 0x40004000 */
#define DT_N_S_soc_S_gpio_40004000_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_40004000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40004000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40004000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40004000_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_40004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40004000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40004000_P_reg {1073758208 /* 0x40004000 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_40004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_reg_IDX_0 1073758208
#define DT_N_S_soc_S_gpio_40004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_40004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40004000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40004000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_status "okay"
#define DT_N_S_soc_S_gpio_40004000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40004000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40004000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40004000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40004000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004000, status, 0)
#define DT_N_S_soc_S_gpio_40004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004000, status, 0)
#define DT_N_S_soc_S_gpio_40004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40004000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_40004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_40004000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_40004000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_40004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004000, compatible, 0)
#define DT_N_S_soc_S_gpio_40004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004000, compatible, 0)
#define DT_N_S_soc_S_gpio_40004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_interrupts {16 /* 0x10 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_gpio_40004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_40004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_VAL_clock_module_index 24
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_40004000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004000, clocks, 0)
#define DT_N_S_soc_S_gpio_40004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004000, clocks, 0)
#define DT_N_S_soc_S_gpio_40004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004000_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_40004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40004000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40004040
 *
 * Node identifier: DT_N_S_soc_S_gpio_40004040
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40004040_PATH "/soc/gpio@40004040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40004040_FULL_NAME "gpio@40004040"
#define DT_N_S_soc_S_gpio_40004040_FULL_NAME_UNQUOTED gpio@40004040
#define DT_N_S_soc_S_gpio_40004040_FULL_NAME_TOKEN gpio_40004040
#define DT_N_S_soc_S_gpio_40004040_FULL_NAME_UPPER_TOKEN GPIO_40004040

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40004040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40004040_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40004040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40004040_FOREACH_NODELABEL(fn) fn(gpiob)
#define DT_N_S_soc_S_gpio_40004040_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiob, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40004040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40004040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40004040_HASH Fn9JxLQi4kcNvQsRBm3Vic5j1liYYew_8Dqu4qJZcTQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40004040_ORD 32
#define DT_N_S_soc_S_gpio_40004040_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40004040_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40004040_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40004040_EXISTS 1
#define DT_N_INST_1_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_40004040
#define DT_N_NODELABEL_gpiob              DT_N_S_soc_S_gpio_40004040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40004040_REG_NUM 1
#define DT_N_S_soc_S_gpio_40004040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_REG_IDX_0_VAL_ADDRESS 1073758272 /* 0x40004040 */
#define DT_N_S_soc_S_gpio_40004040_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_40004040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40004040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40004040_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40004040_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40004040_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_40004040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40004040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004040_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40004040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40004040_P_reg {1073758272 /* 0x40004040 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_40004040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_reg_IDX_0 1073758272
#define DT_N_S_soc_S_gpio_40004040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_40004040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40004040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_ngpios 32
#define DT_N_S_soc_S_gpio_40004040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_status "okay"
#define DT_N_S_soc_S_gpio_40004040_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40004040_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40004040_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40004040_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40004040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40004040_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004040, status, 0)
#define DT_N_S_soc_S_gpio_40004040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004040, status, 0)
#define DT_N_S_soc_S_gpio_40004040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40004040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_40004040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004040_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_40004040_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_40004040_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_40004040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004040, compatible, 0)
#define DT_N_S_soc_S_gpio_40004040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004040, compatible, 0)
#define DT_N_S_soc_S_gpio_40004040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40004040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_interrupts {17 /* 0x11 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40004040_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_gpio_40004040_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_40004040_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_VAL_clock_module_index 25
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_40004040_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004040, clocks, 0)
#define DT_N_S_soc_S_gpio_40004040_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004040, clocks, 0)
#define DT_N_S_soc_S_gpio_40004040_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004040, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004040, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004040_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_40004040_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40004040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40004040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40004040_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400040c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400040c0
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400040c0_PATH "/soc/gpio@400040c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400040c0_FULL_NAME "gpio@400040c0"
#define DT_N_S_soc_S_gpio_400040c0_FULL_NAME_UNQUOTED gpio@400040c0
#define DT_N_S_soc_S_gpio_400040c0_FULL_NAME_TOKEN gpio_400040c0
#define DT_N_S_soc_S_gpio_400040c0_FULL_NAME_UPPER_TOKEN GPIO_400040C0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400040c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400040c0_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400040c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_NODELABEL(fn) fn(gpiod)
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiod, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400040c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400040c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400040c0_HASH bHuYfbHSn3UAn6o5lxPZDtXTPigT54iZ9dtxxtIy2s4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400040c0_ORD 33
#define DT_N_S_soc_S_gpio_400040c0_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400040c0_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400040c0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400040c0_EXISTS 1
#define DT_N_INST_3_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_400040c0
#define DT_N_NODELABEL_gpiod              DT_N_S_soc_S_gpio_400040c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400040c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400040c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_REG_IDX_0_VAL_ADDRESS 1073758400 /* 0x400040c0 */
#define DT_N_S_soc_S_gpio_400040c0_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400040c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400040c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400040c0_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400040c0_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400040c0_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_400040c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_400040c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_400040c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400040c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400040c0_P_reg {1073758400 /* 0x400040c0 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400040c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_reg_IDX_0 1073758400
#define DT_N_S_soc_S_gpio_400040c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400040c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400040c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_ngpios 32
#define DT_N_S_soc_S_gpio_400040c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_status "okay"
#define DT_N_S_soc_S_gpio_400040c0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400040c0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400040c0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400040c0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400040c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400040c0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400040c0, status, 0)
#define DT_N_S_soc_S_gpio_400040c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400040c0, status, 0)
#define DT_N_S_soc_S_gpio_400040c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400040c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400040c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400040c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400040c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400040c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400040c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400040c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400040c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_interrupts {19 /* 0x13 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400040c0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_gpio_400040c0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400040c0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_VAL_clock_module_index 27
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400040c0, clocks, 0)
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400040c0, clocks, 0)
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400040c0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400040c0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_400040c0_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400040c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400040c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400040c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400040c0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40004100
 *
 * Node identifier: DT_N_S_soc_S_gpio_40004100
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40004100_PATH "/soc/gpio@40004100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40004100_FULL_NAME "gpio@40004100"
#define DT_N_S_soc_S_gpio_40004100_FULL_NAME_UNQUOTED gpio@40004100
#define DT_N_S_soc_S_gpio_40004100_FULL_NAME_TOKEN gpio_40004100
#define DT_N_S_soc_S_gpio_40004100_FULL_NAME_UPPER_TOKEN GPIO_40004100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40004100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40004100_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40004100_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40004100_FOREACH_NODELABEL(fn) fn(gpioe)
#define DT_N_S_soc_S_gpio_40004100_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioe, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40004100_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40004100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40004100_HASH xxWFY7rp447WLAO6lpusC0F9HvqRWEUuTULFydjwBhw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40004100_ORD 34
#define DT_N_S_soc_S_gpio_40004100_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40004100_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40004100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40004100_EXISTS 1
#define DT_N_INST_5_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_40004100
#define DT_N_NODELABEL_gpioe              DT_N_S_soc_S_gpio_40004100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40004100_REG_NUM 1
#define DT_N_S_soc_S_gpio_40004100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_REG_IDX_0_VAL_ADDRESS 1073758464 /* 0x40004100 */
#define DT_N_S_soc_S_gpio_40004100_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_40004100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40004100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40004100_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40004100_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40004100_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_40004100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40004100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40004100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40004100_P_reg {1073758464 /* 0x40004100 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_40004100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_reg_IDX_0 1073758464
#define DT_N_S_soc_S_gpio_40004100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_40004100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40004100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_ngpios 32
#define DT_N_S_soc_S_gpio_40004100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_status "disabled"
#define DT_N_S_soc_S_gpio_40004100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40004100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40004100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40004100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40004100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40004100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004100, status, 0)
#define DT_N_S_soc_S_gpio_40004100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004100, status, 0)
#define DT_N_S_soc_S_gpio_40004100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40004100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_40004100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004100_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_40004100_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_40004100_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_40004100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004100, compatible, 0)
#define DT_N_S_soc_S_gpio_40004100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004100, compatible, 0)
#define DT_N_S_soc_S_gpio_40004100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40004100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_interrupts {20 /* 0x14 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40004100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_gpio_40004100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_40004100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_VAL_clock_module_index 28
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_40004100_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004100, clocks, 0)
#define DT_N_S_soc_S_gpio_40004100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004100, clocks, 0)
#define DT_N_S_soc_S_gpio_40004100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004100_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_40004100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40004100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40004100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40004100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40004180
 *
 * Node identifier: DT_N_S_soc_S_gpio_40004180
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40004180_PATH "/soc/gpio@40004180"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40004180_FULL_NAME "gpio@40004180"
#define DT_N_S_soc_S_gpio_40004180_FULL_NAME_UNQUOTED gpio@40004180
#define DT_N_S_soc_S_gpio_40004180_FULL_NAME_TOKEN gpio_40004180
#define DT_N_S_soc_S_gpio_40004180_FULL_NAME_UPPER_TOKEN GPIO_40004180

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40004180_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40004180_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40004180_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40004180_FOREACH_NODELABEL(fn) fn(gpiog)
#define DT_N_S_soc_S_gpio_40004180_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiog, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40004180_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40004180_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004180_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40004180_HASH uS1uf9_z9uIbxfmCFsXptkYBa8H3gwVEkoGqU38hnkQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40004180_ORD 35
#define DT_N_S_soc_S_gpio_40004180_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40004180_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40004180_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40004180_EXISTS 1
#define DT_N_INST_6_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_40004180
#define DT_N_NODELABEL_gpiog              DT_N_S_soc_S_gpio_40004180

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40004180_REG_NUM 1
#define DT_N_S_soc_S_gpio_40004180_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_REG_IDX_0_VAL_ADDRESS 1073758592 /* 0x40004180 */
#define DT_N_S_soc_S_gpio_40004180_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_40004180_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40004180_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40004180_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40004180_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40004180_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_40004180_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40004180_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004180_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40004180_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40004180_P_reg {1073758592 /* 0x40004180 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_40004180_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_reg_IDX_0 1073758592
#define DT_N_S_soc_S_gpio_40004180_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_40004180_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40004180_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_ngpios 32
#define DT_N_S_soc_S_gpio_40004180_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_status "disabled"
#define DT_N_S_soc_S_gpio_40004180_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40004180_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40004180_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40004180_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40004180_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40004180_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004180, status, 0)
#define DT_N_S_soc_S_gpio_40004180_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004180, status, 0)
#define DT_N_S_soc_S_gpio_40004180_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004180, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004180, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40004180_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_40004180_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004180_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_40004180_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_40004180_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_40004180_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004180, compatible, 0)
#define DT_N_S_soc_S_gpio_40004180_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004180, compatible, 0)
#define DT_N_S_soc_S_gpio_40004180_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004180, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004180, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40004180_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_interrupts {72 /* 0x48 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40004180_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_gpio_40004180_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_40004180_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_VAL_clock_module_index 30
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_40004180_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004180, clocks, 0)
#define DT_N_S_soc_S_gpio_40004180_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004180, clocks, 0)
#define DT_N_S_soc_S_gpio_40004180_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004180, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004180, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004180_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_40004180_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40004180_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40004180_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004180_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40004180_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400041c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400041c0
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400041c0_PATH "/soc/gpio@400041c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400041c0_FULL_NAME "gpio@400041c0"
#define DT_N_S_soc_S_gpio_400041c0_FULL_NAME_UNQUOTED gpio@400041c0
#define DT_N_S_soc_S_gpio_400041c0_FULL_NAME_TOKEN gpio_400041c0
#define DT_N_S_soc_S_gpio_400041c0_FULL_NAME_UPPER_TOKEN GPIO_400041C0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400041c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400041c0_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400041c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_NODELABEL(fn) fn(gpioh)
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioh, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400041c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400041c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400041c0_HASH JJpkWfe3_G6taOd1Df6Oph2mbTyHcTli6P1gasZ3DB8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400041c0_ORD 36
#define DT_N_S_soc_S_gpio_400041c0_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400041c0_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400041c0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400041c0_EXISTS 1
#define DT_N_INST_7_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_400041c0
#define DT_N_NODELABEL_gpioh              DT_N_S_soc_S_gpio_400041c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400041c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400041c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_REG_IDX_0_VAL_ADDRESS 1073758656 /* 0x400041c0 */
#define DT_N_S_soc_S_gpio_400041c0_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400041c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400041c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400041c0_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_VAL_irq 88
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400041c0_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400041c0_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_400041c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_400041c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_400041c0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400041c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400041c0_P_reg {1073758656 /* 0x400041c0 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400041c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_reg_IDX_0 1073758656
#define DT_N_S_soc_S_gpio_400041c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400041c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400041c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_ngpios 32
#define DT_N_S_soc_S_gpio_400041c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_status "disabled"
#define DT_N_S_soc_S_gpio_400041c0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_400041c0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_400041c0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_400041c0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_400041c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_400041c0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400041c0, status, 0)
#define DT_N_S_soc_S_gpio_400041c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400041c0, status, 0)
#define DT_N_S_soc_S_gpio_400041c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400041c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400041c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400041c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400041c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400041c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400041c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400041c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400041c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_interrupts {88 /* 0x58 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400041c0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_interrupts_IDX_0 88
#define DT_N_S_soc_S_gpio_400041c0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400041c0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_VAL_clock_module_index 31
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400041c0, clocks, 0)
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400041c0, clocks, 0)
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400041c0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400041c0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_400041c0_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400041c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400041c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400041c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400041c0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40080000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40080000
 *
 * Binding (compatible = nuvoton,numaker2-i2c):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\i2c\nuvoton,numaker2-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40080000_PATH "/soc/i2c@40080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40080000_FULL_NAME "i2c@40080000"
#define DT_N_S_soc_S_i2c_40080000_FULL_NAME_UNQUOTED i2c@40080000
#define DT_N_S_soc_S_i2c_40080000_FULL_NAME_TOKEN i2c_40080000
#define DT_N_S_soc_S_i2c_40080000_FULL_NAME_UPPER_TOKEN I2C_40080000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40080000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40080000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40080000_FOREACH_NODELABEL(fn) fn(i2c0)
#define DT_N_S_soc_S_i2c_40080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40080000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40080000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40080000_HASH UiyyvCnrFUOyoS1ojS08FHZXHuapgyT8YPns8vXhJn8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40080000_ORD 37
#define DT_N_S_soc_S_i2c_40080000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40080000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40080000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40080000_EXISTS 1
#define DT_N_INST_1_nuvoton_numaker2_i2c DT_N_S_soc_S_i2c_40080000
#define DT_N_NODELABEL_i2c0              DT_N_S_soc_S_i2c_40080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40080000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_REG_IDX_0_VAL_ADDRESS 1074266112 /* 0x40080000 */
#define DT_N_S_soc_S_i2c_40080000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40080000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40080000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40080000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40080000_COMPAT_MATCHES_nuvoton_numaker2_i2c 1
#define DT_N_S_soc_S_i2c_40080000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40080000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_COMPAT_MODEL_IDX_0 "numaker2-i2c"
#define DT_N_S_soc_S_i2c_40080000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40080000_P_reg {1074266112 /* 0x40080000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_reg_IDX_0 1074266112
#define DT_N_S_soc_S_i2c_40080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40080000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_i2c_40080000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40080000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_i2c_40080000_P_resets_IDX_0_VAL_id 67108872
#define DT_N_S_soc_S_i2c_40080000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40080000, resets, 0)
#define DT_N_S_soc_S_i2c_40080000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40080000, resets, 0)
#define DT_N_S_soc_S_i2c_40080000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40080000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40080000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_resets_LEN 1
#define DT_N_S_soc_S_i2c_40080000_P_resets_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_VAL_clock_module_index 1073741832
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_i2c_40080000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40080000, clocks, 0)
#define DT_N_S_soc_S_i2c_40080000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40080000, clocks, 0)
#define DT_N_S_soc_S_i2c_40080000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40080000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40080000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40080000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40080000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40080000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40080000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40080000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40080000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40080000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40080000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40080000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40080000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40080000, status, 0)
#define DT_N_S_soc_S_i2c_40080000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40080000, status, 0)
#define DT_N_S_soc_S_i2c_40080000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40080000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_compatible {"nuvoton,numaker2-i2c"}
#define DT_N_S_soc_S_i2c_40080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_compatible_IDX_0 "nuvoton,numaker2-i2c"
#define DT_N_S_soc_S_i2c_40080000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-i2c
#define DT_N_S_soc_S_i2c_40080000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_i2c
#define DT_N_S_soc_S_i2c_40080000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_I2C
#define DT_N_S_soc_S_i2c_40080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40080000, compatible, 0)
#define DT_N_S_soc_S_i2c_40080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40080000, compatible, 0)
#define DT_N_S_soc_S_i2c_40080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40080000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40082000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40082000
 *
 * Binding (compatible = nuvoton,numaker2-i2c):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\i2c\nuvoton,numaker2-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40082000_PATH "/soc/i2c@40082000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40082000_FULL_NAME "i2c@40082000"
#define DT_N_S_soc_S_i2c_40082000_FULL_NAME_UNQUOTED i2c@40082000
#define DT_N_S_soc_S_i2c_40082000_FULL_NAME_TOKEN i2c_40082000
#define DT_N_S_soc_S_i2c_40082000_FULL_NAME_UPPER_TOKEN I2C_40082000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40082000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40082000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40082000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40082000_FOREACH_NODELABEL(fn) fn(i2c2)
#define DT_N_S_soc_S_i2c_40082000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40082000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40082000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40082000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40082000_HASH jvwChE5oQR3g5la1Thq2yRR7RIM4fx129G1vxvHhWfQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40082000_ORD 38
#define DT_N_S_soc_S_i2c_40082000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40082000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40082000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40082000_EXISTS 1
#define DT_N_INST_2_nuvoton_numaker2_i2c DT_N_S_soc_S_i2c_40082000
#define DT_N_NODELABEL_i2c2              DT_N_S_soc_S_i2c_40082000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40082000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40082000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_REG_IDX_0_VAL_ADDRESS 1074274304 /* 0x40082000 */
#define DT_N_S_soc_S_i2c_40082000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40082000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40082000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40082000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40082000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40082000_COMPAT_MATCHES_nuvoton_numaker2_i2c 1
#define DT_N_S_soc_S_i2c_40082000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40082000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_COMPAT_MODEL_IDX_0 "numaker2-i2c"
#define DT_N_S_soc_S_i2c_40082000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40082000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40082000_P_reg {1074274304 /* 0x40082000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40082000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_reg_IDX_0 1074274304
#define DT_N_S_soc_S_i2c_40082000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40082000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_interrupts {82 /* 0x52 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40082000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_i2c_40082000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40082000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_i2c_40082000_P_resets_IDX_0_VAL_id 67108874
#define DT_N_S_soc_S_i2c_40082000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40082000, resets, 0)
#define DT_N_S_soc_S_i2c_40082000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40082000, resets, 0)
#define DT_N_S_soc_S_i2c_40082000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40082000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40082000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_resets_LEN 1
#define DT_N_S_soc_S_i2c_40082000_P_resets_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_VAL_clock_module_index 1073741834
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_i2c_40082000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40082000, clocks, 0)
#define DT_N_S_soc_S_i2c_40082000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40082000, clocks, 0)
#define DT_N_S_soc_S_i2c_40082000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40082000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40082000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40082000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40082000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40082000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40082000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40082000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40082000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40082000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40082000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40082000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40082000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40082000, status, 0)
#define DT_N_S_soc_S_i2c_40082000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40082000, status, 0)
#define DT_N_S_soc_S_i2c_40082000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40082000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40082000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40082000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_compatible {"nuvoton,numaker2-i2c"}
#define DT_N_S_soc_S_i2c_40082000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_compatible_IDX_0 "nuvoton,numaker2-i2c"
#define DT_N_S_soc_S_i2c_40082000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-i2c
#define DT_N_S_soc_S_i2c_40082000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_i2c
#define DT_N_S_soc_S_i2c_40082000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_I2C
#define DT_N_S_soc_S_i2c_40082000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40082000, compatible, 0)
#define DT_N_S_soc_S_i2c_40082000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40082000, compatible, 0)
#define DT_N_S_soc_S_i2c_40082000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40082000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40082000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40082000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40082000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40082000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40082000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40082000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40082000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40070000
 *
 * Node identifier: DT_N_S_soc_S_serial_40070000
 *
 * Binding (compatible = nuvoton,numaker2-uart):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\serial\nuvoton,numaker2-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40070000_PATH "/soc/serial@40070000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40070000_FULL_NAME "serial@40070000"
#define DT_N_S_soc_S_serial_40070000_FULL_NAME_UNQUOTED serial@40070000
#define DT_N_S_soc_S_serial_40070000_FULL_NAME_TOKEN serial_40070000
#define DT_N_S_soc_S_serial_40070000_FULL_NAME_UPPER_TOKEN SERIAL_40070000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40070000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40070000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40070000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40070000_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_serial_40070000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40070000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40070000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40070000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40070000_HASH 6a6UzLgSB2g_kbpKwIb3tCpwSxbZ1Dacl1hbHJ1LdGQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40070000_ORD 39
#define DT_N_S_soc_S_serial_40070000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40070000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40070000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40070000_EXISTS 1
#define DT_N_INST_1_nuvoton_numaker2_uart DT_N_S_soc_S_serial_40070000
#define DT_N_NODELABEL_uart0              DT_N_S_soc_S_serial_40070000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40070000_REG_NUM 1
#define DT_N_S_soc_S_serial_40070000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_REG_IDX_0_VAL_ADDRESS 1074200576 /* 0x40070000 */
#define DT_N_S_soc_S_serial_40070000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40070000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40070000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40070000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40070000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40070000_COMPAT_MATCHES_nuvoton_numaker2_uart 1
#define DT_N_S_soc_S_serial_40070000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_40070000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_COMPAT_MODEL_IDX_0 "numaker2-uart"
#define DT_N_S_soc_S_serial_40070000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40070000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40070000_P_reg {1074200576 /* 0x40070000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40070000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_reg_IDX_0 1074200576
#define DT_N_S_soc_S_serial_40070000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40070000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_interrupts {36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40070000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_serial_40070000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40070000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_serial_40070000_P_resets_IDX_0_VAL_id 67108880
#define DT_N_S_soc_S_serial_40070000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40070000, resets, 0)
#define DT_N_S_soc_S_serial_40070000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40070000, resets, 0)
#define DT_N_S_soc_S_serial_40070000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40070000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40070000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40070000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_VAL_clock_module_index 1862286608
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_VAL_clock_source 196608
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_serial_40070000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40070000, clocks, 0)
#define DT_N_S_soc_S_serial_40070000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40070000, clocks, 0)
#define DT_N_S_soc_S_serial_40070000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40070000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40070000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40070000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40070000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_parity "none"
#define DT_N_S_soc_S_serial_40070000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40070000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40070000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40070000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40070000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40070000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40070000, parity, 0)
#define DT_N_S_soc_S_serial_40070000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40070000, parity, 0)
#define DT_N_S_soc_S_serial_40070000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40070000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40070000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40070000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_status "disabled"
#define DT_N_S_soc_S_serial_40070000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40070000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40070000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40070000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40070000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40070000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40070000, status, 0)
#define DT_N_S_soc_S_serial_40070000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40070000, status, 0)
#define DT_N_S_soc_S_serial_40070000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40070000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40070000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40070000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_compatible {"nuvoton,numaker2-uart"}
#define DT_N_S_soc_S_serial_40070000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_compatible_IDX_0 "nuvoton,numaker2-uart"
#define DT_N_S_soc_S_serial_40070000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-uart
#define DT_N_S_soc_S_serial_40070000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_uart
#define DT_N_S_soc_S_serial_40070000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_UART
#define DT_N_S_soc_S_serial_40070000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40070000, compatible, 0)
#define DT_N_S_soc_S_serial_40070000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40070000, compatible, 0)
#define DT_N_S_soc_S_serial_40070000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40070000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40070000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40070000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40070000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40070000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40070000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40070000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40070000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40071000
 *
 * Node identifier: DT_N_S_soc_S_serial_40071000
 *
 * Binding (compatible = nuvoton,numaker2-uart):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\serial\nuvoton,numaker2-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40071000_PATH "/soc/serial@40071000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40071000_FULL_NAME "serial@40071000"
#define DT_N_S_soc_S_serial_40071000_FULL_NAME_UNQUOTED serial@40071000
#define DT_N_S_soc_S_serial_40071000_FULL_NAME_TOKEN serial_40071000
#define DT_N_S_soc_S_serial_40071000_FULL_NAME_UPPER_TOKEN SERIAL_40071000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40071000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40071000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40071000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40071000_FOREACH_NODELABEL(fn) fn(uart1)
#define DT_N_S_soc_S_serial_40071000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40071000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40071000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40071000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40071000_HASH _yk2Ulci_bTqFHPOojKAXJSP97xvX6LRZxrhVSaTsD8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40071000_ORD 40
#define DT_N_S_soc_S_serial_40071000_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40071000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40071000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40071000_EXISTS 1
#define DT_N_INST_2_nuvoton_numaker2_uart DT_N_S_soc_S_serial_40071000
#define DT_N_NODELABEL_uart1              DT_N_S_soc_S_serial_40071000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40071000_REG_NUM 1
#define DT_N_S_soc_S_serial_40071000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_REG_IDX_0_VAL_ADDRESS 1074204672 /* 0x40071000 */
#define DT_N_S_soc_S_serial_40071000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40071000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40071000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40071000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40071000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40071000_COMPAT_MATCHES_nuvoton_numaker2_uart 1
#define DT_N_S_soc_S_serial_40071000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_40071000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_COMPAT_MODEL_IDX_0 "numaker2-uart"
#define DT_N_S_soc_S_serial_40071000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40071000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40071000_P_reg {1074204672 /* 0x40071000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40071000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_reg_IDX_0 1074204672
#define DT_N_S_soc_S_serial_40071000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40071000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40071000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40071000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40071000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_serial_40071000_P_resets_IDX_0_VAL_id 67108881
#define DT_N_S_soc_S_serial_40071000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40071000, resets, 0)
#define DT_N_S_soc_S_serial_40071000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40071000, resets, 0)
#define DT_N_S_soc_S_serial_40071000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40071000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40071000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40071000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_VAL_clock_module_index 1866481041
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_VAL_clock_source 3145728
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_serial_40071000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40071000, clocks, 0)
#define DT_N_S_soc_S_serial_40071000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40071000, clocks, 0)
#define DT_N_S_soc_S_serial_40071000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40071000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40071000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40071000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40071000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_parity "none"
#define DT_N_S_soc_S_serial_40071000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40071000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40071000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40071000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40071000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40071000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40071000, parity, 0)
#define DT_N_S_soc_S_serial_40071000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40071000, parity, 0)
#define DT_N_S_soc_S_serial_40071000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40071000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40071000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40071000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_status "disabled"
#define DT_N_S_soc_S_serial_40071000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40071000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40071000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40071000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40071000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40071000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40071000, status, 0)
#define DT_N_S_soc_S_serial_40071000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40071000, status, 0)
#define DT_N_S_soc_S_serial_40071000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40071000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40071000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40071000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_compatible {"nuvoton,numaker2-uart"}
#define DT_N_S_soc_S_serial_40071000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_compatible_IDX_0 "nuvoton,numaker2-uart"
#define DT_N_S_soc_S_serial_40071000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-uart
#define DT_N_S_soc_S_serial_40071000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_uart
#define DT_N_S_soc_S_serial_40071000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_UART
#define DT_N_S_soc_S_serial_40071000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40071000, compatible, 0)
#define DT_N_S_soc_S_serial_40071000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40071000, compatible, 0)
#define DT_N_S_soc_S_serial_40071000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40071000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40071000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40071000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40071000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40071000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40071000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40071000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40071000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40072000
 *
 * Node identifier: DT_N_S_soc_S_serial_40072000
 *
 * Binding (compatible = nuvoton,numaker2-uart):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\serial\nuvoton,numaker2-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40072000_PATH "/soc/serial@40072000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40072000_FULL_NAME "serial@40072000"
#define DT_N_S_soc_S_serial_40072000_FULL_NAME_UNQUOTED serial@40072000
#define DT_N_S_soc_S_serial_40072000_FULL_NAME_TOKEN serial_40072000
#define DT_N_S_soc_S_serial_40072000_FULL_NAME_UPPER_TOKEN SERIAL_40072000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40072000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40072000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40072000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40072000_FOREACH_NODELABEL(fn) fn(uart2)
#define DT_N_S_soc_S_serial_40072000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40072000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40072000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40072000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40072000_HASH wt1gxW56cBr04V4pSH_L0E8WxwtY_jBCFhVMnQuj2h0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40072000_ORD 41
#define DT_N_S_soc_S_serial_40072000_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40072000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40072000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40072000_EXISTS 1
#define DT_N_INST_3_nuvoton_numaker2_uart DT_N_S_soc_S_serial_40072000
#define DT_N_NODELABEL_uart2              DT_N_S_soc_S_serial_40072000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40072000_REG_NUM 1
#define DT_N_S_soc_S_serial_40072000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_REG_IDX_0_VAL_ADDRESS 1074208768 /* 0x40072000 */
#define DT_N_S_soc_S_serial_40072000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40072000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40072000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40072000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_VAL_irq 48
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40072000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40072000_COMPAT_MATCHES_nuvoton_numaker2_uart 1
#define DT_N_S_soc_S_serial_40072000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_40072000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_COMPAT_MODEL_IDX_0 "numaker2-uart"
#define DT_N_S_soc_S_serial_40072000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40072000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40072000_P_reg {1074208768 /* 0x40072000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40072000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_reg_IDX_0 1074208768
#define DT_N_S_soc_S_serial_40072000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40072000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_interrupts {48 /* 0x30 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40072000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_interrupts_IDX_0 48
#define DT_N_S_soc_S_serial_40072000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40072000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_serial_40072000_P_resets_IDX_0_VAL_id 67108882
#define DT_N_S_soc_S_serial_40072000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40072000, resets, 0)
#define DT_N_S_soc_S_serial_40072000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40072000, resets, 0)
#define DT_N_S_soc_S_serial_40072000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40072000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40072000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40072000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_VAL_clock_module_index 1871461394
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_VAL_clock_source 50331648
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_serial_40072000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40072000, clocks, 0)
#define DT_N_S_soc_S_serial_40072000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40072000, clocks, 0)
#define DT_N_S_soc_S_serial_40072000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40072000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40072000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40072000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40072000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_parity "none"
#define DT_N_S_soc_S_serial_40072000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40072000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40072000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40072000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40072000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40072000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40072000, parity, 0)
#define DT_N_S_soc_S_serial_40072000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40072000, parity, 0)
#define DT_N_S_soc_S_serial_40072000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40072000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40072000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40072000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_status "disabled"
#define DT_N_S_soc_S_serial_40072000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40072000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40072000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40072000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40072000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40072000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40072000, status, 0)
#define DT_N_S_soc_S_serial_40072000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40072000, status, 0)
#define DT_N_S_soc_S_serial_40072000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40072000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40072000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40072000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_compatible {"nuvoton,numaker2-uart"}
#define DT_N_S_soc_S_serial_40072000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_compatible_IDX_0 "nuvoton,numaker2-uart"
#define DT_N_S_soc_S_serial_40072000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-uart
#define DT_N_S_soc_S_serial_40072000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_uart
#define DT_N_S_soc_S_serial_40072000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_UART
#define DT_N_S_soc_S_serial_40072000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40072000, compatible, 0)
#define DT_N_S_soc_S_serial_40072000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40072000, compatible, 0)
#define DT_N_S_soc_S_serial_40072000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40072000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40072000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40072000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40072000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40072000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40072000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/uart3_pc2_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_PATH "/soc/pin-controller@40000080/uart3_pc2_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FULL_NAME "uart3_pc2_pc3"
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FULL_NAME_UNQUOTED uart3_pc2_pc3
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FULL_NAME_TOKEN uart3_pc2_pc3
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FULL_NAME_UPPER_TOKEN UART3_PC2_PC3

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_NODELABEL(fn) fn(uart3_pc2_pc3)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart3_pc2_pc3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_HASH Sua0KQ033URWjOGtgKAQ2yxhishOewJ88aFmiAKSyQk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_ORD 42
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_SUPPORTS_ORDS \
	43, /* /soc/serial@40073000 */ \
	87, /* /soc/pin-controller@40000080/uart3_pc2_pc3/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_EXISTS 1
#define DT_N_NODELABEL_uart3_pc2_pc3 DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/serial@40073000
 *
 * Node identifier: DT_N_S_soc_S_serial_40073000
 *
 * Binding (compatible = nuvoton,numaker2-uart):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\serial\nuvoton,numaker2-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40073000_PATH "/soc/serial@40073000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40073000_FULL_NAME "serial@40073000"
#define DT_N_S_soc_S_serial_40073000_FULL_NAME_UNQUOTED serial@40073000
#define DT_N_S_soc_S_serial_40073000_FULL_NAME_TOKEN serial_40073000
#define DT_N_S_soc_S_serial_40073000_FULL_NAME_UPPER_TOKEN SERIAL_40073000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40073000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40073000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40073000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40073000_FOREACH_NODELABEL(fn) fn(uart3)
#define DT_N_S_soc_S_serial_40073000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40073000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40073000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40073000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40073000_HASH wjl3hCrkma1BOfhXMdM8LkzAHwqV4wkV_6tEh1qa6Eo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40073000_ORD 43
#define DT_N_S_soc_S_serial_40073000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40073000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */ \
	42, /* /soc/pin-controller@40000080/uart3_pc2_pc3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40073000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40073000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_uart DT_N_S_soc_S_serial_40073000
#define DT_N_NODELABEL_uart3              DT_N_S_soc_S_serial_40073000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40073000_REG_NUM 1
#define DT_N_S_soc_S_serial_40073000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_REG_IDX_0_VAL_ADDRESS 1074212864 /* 0x40073000 */
#define DT_N_S_soc_S_serial_40073000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40073000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40073000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40073000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40073000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40073000_COMPAT_MATCHES_nuvoton_numaker2_uart 1
#define DT_N_S_soc_S_serial_40073000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_40073000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_COMPAT_MODEL_IDX_0 "numaker2-uart"
#define DT_N_S_soc_S_serial_40073000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40073000_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40073000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40073000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40073000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40073000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40073000_P_reg {1074212864 /* 0x40073000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40073000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_reg_IDX_0 1074212864
#define DT_N_S_soc_S_serial_40073000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40073000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40073000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_serial_40073000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40073000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_serial_40073000_P_resets_IDX_0_VAL_id 67108883
#define DT_N_S_soc_S_serial_40073000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, resets, 0)
#define DT_N_S_soc_S_serial_40073000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, resets, 0)
#define DT_N_S_soc_S_serial_40073000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_VAL_clock_module_index 1875655827
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_VAL_clock_source 805306368
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_serial_40073000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, clocks, 0)
#define DT_N_S_soc_S_serial_40073000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, clocks, 0)
#define DT_N_S_soc_S_serial_40073000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, pinctrl_0, 0)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, pinctrl_0, 0)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40073000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40073000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_parity "none"
#define DT_N_S_soc_S_serial_40073000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40073000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40073000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40073000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40073000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40073000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, parity, 0)
#define DT_N_S_soc_S_serial_40073000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, parity, 0)
#define DT_N_S_soc_S_serial_40073000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_status "okay"
#define DT_N_S_soc_S_serial_40073000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40073000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40073000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40073000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40073000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40073000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, status, 0)
#define DT_N_S_soc_S_serial_40073000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, status, 0)
#define DT_N_S_soc_S_serial_40073000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_compatible {"nuvoton,numaker2-uart"}
#define DT_N_S_soc_S_serial_40073000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_compatible_IDX_0 "nuvoton,numaker2-uart"
#define DT_N_S_soc_S_serial_40073000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-uart
#define DT_N_S_soc_S_serial_40073000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_uart
#define DT_N_S_soc_S_serial_40073000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_UART
#define DT_N_S_soc_S_serial_40073000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40073000, compatible, 0)
#define DT_N_S_soc_S_serial_40073000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40073000, compatible, 0)
#define DT_N_S_soc_S_serial_40073000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40073000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40073000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40073000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40073000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40073000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40073000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40073000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40073000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40074000
 *
 * Node identifier: DT_N_S_soc_S_serial_40074000
 *
 * Binding (compatible = nuvoton,numaker2-uart):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\serial\nuvoton,numaker2-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40074000_PATH "/soc/serial@40074000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40074000_FULL_NAME "serial@40074000"
#define DT_N_S_soc_S_serial_40074000_FULL_NAME_UNQUOTED serial@40074000
#define DT_N_S_soc_S_serial_40074000_FULL_NAME_TOKEN serial_40074000
#define DT_N_S_soc_S_serial_40074000_FULL_NAME_UPPER_TOKEN SERIAL_40074000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40074000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40074000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40074000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40074000_FOREACH_NODELABEL(fn) fn(uart4)
#define DT_N_S_soc_S_serial_40074000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40074000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40074000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40074000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40074000_HASH P_fPYP_tolhOjnNTXtg9mZADpUAyxwgRrjVwJJFVALg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40074000_ORD 44
#define DT_N_S_soc_S_serial_40074000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40074000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40074000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40074000_EXISTS 1
#define DT_N_INST_4_nuvoton_numaker2_uart DT_N_S_soc_S_serial_40074000
#define DT_N_NODELABEL_uart4              DT_N_S_soc_S_serial_40074000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40074000_REG_NUM 1
#define DT_N_S_soc_S_serial_40074000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_REG_IDX_0_VAL_ADDRESS 1074216960 /* 0x40074000 */
#define DT_N_S_soc_S_serial_40074000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40074000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40074000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40074000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_VAL_irq 74
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40074000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40074000_COMPAT_MATCHES_nuvoton_numaker2_uart 1
#define DT_N_S_soc_S_serial_40074000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_40074000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_COMPAT_MODEL_IDX_0 "numaker2-uart"
#define DT_N_S_soc_S_serial_40074000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40074000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40074000_P_reg {1074216960 /* 0x40074000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40074000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_reg_IDX_0 1074216960
#define DT_N_S_soc_S_serial_40074000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40074000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_interrupts {74 /* 0x4a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40074000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_interrupts_IDX_0 74
#define DT_N_S_soc_S_serial_40074000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40074000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_serial_40074000_P_resets_IDX_0_VAL_id 67108884
#define DT_N_S_soc_S_serial_40074000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40074000, resets, 0)
#define DT_N_S_soc_S_serial_40074000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40074000, resets, 0)
#define DT_N_S_soc_S_serial_40074000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40074000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40074000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40074000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_VAL_clock_module_index 2139897108
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_VAL_clock_source 50331648
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_serial_40074000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40074000, clocks, 0)
#define DT_N_S_soc_S_serial_40074000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40074000, clocks, 0)
#define DT_N_S_soc_S_serial_40074000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40074000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40074000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40074000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40074000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_parity "none"
#define DT_N_S_soc_S_serial_40074000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40074000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40074000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40074000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40074000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40074000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40074000, parity, 0)
#define DT_N_S_soc_S_serial_40074000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40074000, parity, 0)
#define DT_N_S_soc_S_serial_40074000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40074000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40074000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40074000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_status "disabled"
#define DT_N_S_soc_S_serial_40074000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40074000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40074000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40074000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40074000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40074000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40074000, status, 0)
#define DT_N_S_soc_S_serial_40074000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40074000, status, 0)
#define DT_N_S_soc_S_serial_40074000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40074000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40074000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40074000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_compatible {"nuvoton,numaker2-uart"}
#define DT_N_S_soc_S_serial_40074000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_compatible_IDX_0 "nuvoton,numaker2-uart"
#define DT_N_S_soc_S_serial_40074000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-uart
#define DT_N_S_soc_S_serial_40074000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_uart
#define DT_N_S_soc_S_serial_40074000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_UART
#define DT_N_S_soc_S_serial_40074000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40074000, compatible, 0)
#define DT_N_S_soc_S_serial_40074000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40074000, compatible, 0)
#define DT_N_S_soc_S_serial_40074000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40074000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40074000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40074000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40074000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40074000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40074000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40074000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40074000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40075000
 *
 * Node identifier: DT_N_S_soc_S_serial_40075000
 *
 * Binding (compatible = nuvoton,numaker2-uart):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\serial\nuvoton,numaker2-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40075000_PATH "/soc/serial@40075000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40075000_FULL_NAME "serial@40075000"
#define DT_N_S_soc_S_serial_40075000_FULL_NAME_UNQUOTED serial@40075000
#define DT_N_S_soc_S_serial_40075000_FULL_NAME_TOKEN serial_40075000
#define DT_N_S_soc_S_serial_40075000_FULL_NAME_UPPER_TOKEN SERIAL_40075000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40075000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40075000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40075000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40075000_FOREACH_NODELABEL(fn) fn(uart5)
#define DT_N_S_soc_S_serial_40075000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40075000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40075000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40075000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40075000_HASH zQs2rz_odlXFmNHHLVMwAvesKfvnYX2InGn3ubyDAqs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40075000_ORD 45
#define DT_N_S_soc_S_serial_40075000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40075000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40075000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40075000_EXISTS 1
#define DT_N_INST_5_nuvoton_numaker2_uart DT_N_S_soc_S_serial_40075000
#define DT_N_NODELABEL_uart5              DT_N_S_soc_S_serial_40075000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40075000_REG_NUM 1
#define DT_N_S_soc_S_serial_40075000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_REG_IDX_0_VAL_ADDRESS 1074221056 /* 0x40075000 */
#define DT_N_S_soc_S_serial_40075000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40075000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40075000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40075000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_VAL_irq 75
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40075000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40075000_COMPAT_MATCHES_nuvoton_numaker2_uart 1
#define DT_N_S_soc_S_serial_40075000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_40075000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_COMPAT_MODEL_IDX_0 "numaker2-uart"
#define DT_N_S_soc_S_serial_40075000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40075000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40075000_P_reg {1074221056 /* 0x40075000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40075000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_reg_IDX_0 1074221056
#define DT_N_S_soc_S_serial_40075000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40075000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_interrupts {75 /* 0x4b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40075000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_interrupts_IDX_0 75
#define DT_N_S_soc_S_serial_40075000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40075000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_serial_40075000_P_resets_IDX_0_VAL_id 67108885
#define DT_N_S_soc_S_serial_40075000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40075000, resets, 0)
#define DT_N_S_soc_S_serial_40075000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40075000, resets, 0)
#define DT_N_S_soc_S_serial_40075000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40075000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40075000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40075000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_VAL_clock_module_index 2144091541
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_VAL_clock_source 805306368
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_serial_40075000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40075000, clocks, 0)
#define DT_N_S_soc_S_serial_40075000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40075000, clocks, 0)
#define DT_N_S_soc_S_serial_40075000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40075000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40075000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40075000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40075000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_parity "none"
#define DT_N_S_soc_S_serial_40075000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40075000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40075000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40075000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40075000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40075000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40075000, parity, 0)
#define DT_N_S_soc_S_serial_40075000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40075000, parity, 0)
#define DT_N_S_soc_S_serial_40075000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40075000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40075000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40075000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_status "disabled"
#define DT_N_S_soc_S_serial_40075000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40075000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40075000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40075000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40075000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40075000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40075000, status, 0)
#define DT_N_S_soc_S_serial_40075000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40075000, status, 0)
#define DT_N_S_soc_S_serial_40075000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40075000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40075000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40075000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_compatible {"nuvoton,numaker2-uart"}
#define DT_N_S_soc_S_serial_40075000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_compatible_IDX_0 "nuvoton,numaker2-uart"
#define DT_N_S_soc_S_serial_40075000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-uart
#define DT_N_S_soc_S_serial_40075000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_uart
#define DT_N_S_soc_S_serial_40075000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_UART
#define DT_N_S_soc_S_serial_40075000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40075000, compatible, 0)
#define DT_N_S_soc_S_serial_40075000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40075000, compatible, 0)
#define DT_N_S_soc_S_serial_40075000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40075000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40075000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40075000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40075000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40075000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40075000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40075000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40075000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40061000
 *
 * Node identifier: DT_N_S_soc_S_spi_40061000
 *
 * Binding (compatible = nuvoton,numaker2-spi):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\spi\nuvoton,numaker2-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40061000_PATH "/soc/spi@40061000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40061000_FULL_NAME "spi@40061000"
#define DT_N_S_soc_S_spi_40061000_FULL_NAME_UNQUOTED spi@40061000
#define DT_N_S_soc_S_spi_40061000_FULL_NAME_TOKEN spi_40061000
#define DT_N_S_soc_S_spi_40061000_FULL_NAME_UPPER_TOKEN SPI_40061000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40061000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40061000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40061000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40061000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_spi_40061000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40061000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40061000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40061000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40061000_HASH nGp_nH8NjYx7_1MdXCiRUnKgoyGlQ5ylXipIGZiy9uM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40061000_ORD 46
#define DT_N_S_soc_S_spi_40061000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40061000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40061000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40061000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_spi DT_N_S_soc_S_spi_40061000
#define DT_N_NODELABEL_spi0              DT_N_S_soc_S_spi_40061000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40061000_REG_NUM 1
#define DT_N_S_soc_S_spi_40061000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_REG_IDX_0_VAL_ADDRESS 1074139136 /* 0x40061000 */
#define DT_N_S_soc_S_spi_40061000_REG_IDX_0_VAL_SIZE 108 /* 0x6c */
#define DT_N_S_soc_S_spi_40061000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40061000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40061000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40061000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40061000_COMPAT_MATCHES_nuvoton_numaker2_spi 1
#define DT_N_S_soc_S_spi_40061000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_spi_40061000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_COMPAT_MODEL_IDX_0 "numaker2-spi"
#define DT_N_S_soc_S_spi_40061000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40061000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40061000_P_reg {1074139136 /* 0x40061000 */, 108 /* 0x6c */}
#define DT_N_S_soc_S_spi_40061000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_reg_IDX_0 1074139136
#define DT_N_S_soc_S_spi_40061000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_reg_IDX_1 108
#define DT_N_S_soc_S_spi_40061000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_interrupts {23 /* 0x17 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40061000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_spi_40061000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40061000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_spi_40061000_P_resets_IDX_0_VAL_id 67108877
#define DT_N_S_soc_S_spi_40061000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40061000, resets, 0)
#define DT_N_S_soc_S_spi_40061000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40061000, resets, 0)
#define DT_N_S_soc_S_spi_40061000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40061000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40061000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_resets_LEN 1
#define DT_N_S_soc_S_spi_40061000_P_resets_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_VAL_clock_module_index 1715470349
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_VAL_clock_source 48
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_spi_40061000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40061000, clocks, 0)
#define DT_N_S_soc_S_spi_40061000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40061000, clocks, 0)
#define DT_N_S_soc_S_spi_40061000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40061000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40061000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40061000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_status "disabled"
#define DT_N_S_soc_S_spi_40061000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40061000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40061000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40061000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40061000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40061000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40061000, status, 0)
#define DT_N_S_soc_S_spi_40061000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40061000, status, 0)
#define DT_N_S_soc_S_spi_40061000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40061000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40061000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40061000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_compatible {"nuvoton,numaker2-spi"}
#define DT_N_S_soc_S_spi_40061000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_compatible_IDX_0 "nuvoton,numaker2-spi"
#define DT_N_S_soc_S_spi_40061000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-spi
#define DT_N_S_soc_S_spi_40061000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_spi
#define DT_N_S_soc_S_spi_40061000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_SPI
#define DT_N_S_soc_S_spi_40061000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40061000, compatible, 0)
#define DT_N_S_soc_S_spi_40061000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40061000, compatible, 0)
#define DT_N_S_soc_S_spi_40061000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40061000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40061000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40061000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40061000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40061000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40061000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40061000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40061000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40062000
 *
 * Node identifier: DT_N_S_soc_S_spi_40062000
 *
 * Binding (compatible = nuvoton,numaker2-spi):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\spi\nuvoton,numaker2-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40062000_PATH "/soc/spi@40062000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40062000_FULL_NAME "spi@40062000"
#define DT_N_S_soc_S_spi_40062000_FULL_NAME_UNQUOTED spi@40062000
#define DT_N_S_soc_S_spi_40062000_FULL_NAME_TOKEN spi_40062000
#define DT_N_S_soc_S_spi_40062000_FULL_NAME_UPPER_TOKEN SPI_40062000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40062000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40062000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40062000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40062000_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_40062000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40062000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40062000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40062000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40062000_HASH XDIipNMTwR5br_uaPENnk94izESqwD9BXVi_YQtmHY8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40062000_ORD 47
#define DT_N_S_soc_S_spi_40062000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40062000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40062000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40062000_EXISTS 1
#define DT_N_INST_1_nuvoton_numaker2_spi DT_N_S_soc_S_spi_40062000
#define DT_N_NODELABEL_spi1              DT_N_S_soc_S_spi_40062000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40062000_REG_NUM 1
#define DT_N_S_soc_S_spi_40062000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_REG_IDX_0_VAL_ADDRESS 1074143232 /* 0x40062000 */
#define DT_N_S_soc_S_spi_40062000_REG_IDX_0_VAL_SIZE 108 /* 0x6c */
#define DT_N_S_soc_S_spi_40062000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40062000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40062000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40062000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40062000_COMPAT_MATCHES_nuvoton_numaker2_spi 1
#define DT_N_S_soc_S_spi_40062000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_spi_40062000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_COMPAT_MODEL_IDX_0 "numaker2-spi"
#define DT_N_S_soc_S_spi_40062000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40062000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40062000_P_reg {1074143232 /* 0x40062000 */, 108 /* 0x6c */}
#define DT_N_S_soc_S_spi_40062000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_reg_IDX_0 1074143232
#define DT_N_S_soc_S_spi_40062000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_reg_IDX_1 108
#define DT_N_S_soc_S_spi_40062000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_interrupts {51 /* 0x33 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40062000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_spi_40062000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40062000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_spi_40062000_P_resets_IDX_0_VAL_id 67108878
#define DT_N_S_soc_S_spi_40062000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40062000, resets, 0)
#define DT_N_S_soc_S_spi_40062000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40062000, resets, 0)
#define DT_N_S_soc_S_spi_40062000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40062000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40062000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_resets_LEN 1
#define DT_N_S_soc_S_spi_40062000_P_resets_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_VAL_clock_module_index 1717567502
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_VAL_clock_source 192
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_spi_40062000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40062000, clocks, 0)
#define DT_N_S_soc_S_spi_40062000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40062000, clocks, 0)
#define DT_N_S_soc_S_spi_40062000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40062000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40062000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40062000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_status "disabled"
#define DT_N_S_soc_S_spi_40062000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40062000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40062000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40062000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40062000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40062000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40062000, status, 0)
#define DT_N_S_soc_S_spi_40062000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40062000, status, 0)
#define DT_N_S_soc_S_spi_40062000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40062000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40062000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40062000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_compatible {"nuvoton,numaker2-spi"}
#define DT_N_S_soc_S_spi_40062000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_compatible_IDX_0 "nuvoton,numaker2-spi"
#define DT_N_S_soc_S_spi_40062000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-spi
#define DT_N_S_soc_S_spi_40062000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_spi
#define DT_N_S_soc_S_spi_40062000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_SPI
#define DT_N_S_soc_S_spi_40062000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40062000, compatible, 0)
#define DT_N_S_soc_S_spi_40062000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40062000, compatible, 0)
#define DT_N_S_soc_S_spi_40062000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40062000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40062000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40062000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40062000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40062000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40062000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40062000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40062000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40063000
 *
 * Node identifier: DT_N_S_soc_S_spi_40063000
 *
 * Binding (compatible = nuvoton,numaker2-spi):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\spi\nuvoton,numaker2-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40063000_PATH "/soc/spi@40063000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40063000_FULL_NAME "spi@40063000"
#define DT_N_S_soc_S_spi_40063000_FULL_NAME_UNQUOTED spi@40063000
#define DT_N_S_soc_S_spi_40063000_FULL_NAME_TOKEN spi_40063000
#define DT_N_S_soc_S_spi_40063000_FULL_NAME_UPPER_TOKEN SPI_40063000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40063000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40063000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40063000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40063000_FOREACH_NODELABEL(fn) fn(spi2)
#define DT_N_S_soc_S_spi_40063000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40063000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40063000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40063000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40063000_HASH f5hkqGLjXboGTQjfh6IidY6Ht_6_6gbxr1RlyssV_FI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40063000_ORD 48
#define DT_N_S_soc_S_spi_40063000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40063000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40063000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40063000_EXISTS 1
#define DT_N_INST_2_nuvoton_numaker2_spi DT_N_S_soc_S_spi_40063000
#define DT_N_NODELABEL_spi2              DT_N_S_soc_S_spi_40063000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40063000_REG_NUM 1
#define DT_N_S_soc_S_spi_40063000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_REG_IDX_0_VAL_ADDRESS 1074147328 /* 0x40063000 */
#define DT_N_S_soc_S_spi_40063000_REG_IDX_0_VAL_SIZE 108 /* 0x6c */
#define DT_N_S_soc_S_spi_40063000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40063000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40063000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40063000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40063000_COMPAT_MATCHES_nuvoton_numaker2_spi 1
#define DT_N_S_soc_S_spi_40063000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_spi_40063000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_COMPAT_MODEL_IDX_0 "numaker2-spi"
#define DT_N_S_soc_S_spi_40063000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40063000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40063000_P_reg {1074147328 /* 0x40063000 */, 108 /* 0x6c */}
#define DT_N_S_soc_S_spi_40063000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_reg_IDX_0 1074147328
#define DT_N_S_soc_S_spi_40063000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_reg_IDX_1 108
#define DT_N_S_soc_S_spi_40063000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40063000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_spi_40063000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40063000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_spi_40063000_P_resets_IDX_0_VAL_id 67108879
#define DT_N_S_soc_S_spi_40063000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40063000, resets, 0)
#define DT_N_S_soc_S_spi_40063000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40063000, resets, 0)
#define DT_N_S_soc_S_spi_40063000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40063000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40063000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_resets_LEN 1
#define DT_N_S_soc_S_spi_40063000_P_resets_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_VAL_clock_module_index 1721761807
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_VAL_clock_source 3072
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_spi_40063000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40063000, clocks, 0)
#define DT_N_S_soc_S_spi_40063000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40063000, clocks, 0)
#define DT_N_S_soc_S_spi_40063000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40063000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40063000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40063000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_status "disabled"
#define DT_N_S_soc_S_spi_40063000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40063000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40063000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40063000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40063000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40063000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40063000, status, 0)
#define DT_N_S_soc_S_spi_40063000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40063000, status, 0)
#define DT_N_S_soc_S_spi_40063000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40063000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40063000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40063000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_compatible {"nuvoton,numaker2-spi"}
#define DT_N_S_soc_S_spi_40063000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_compatible_IDX_0 "nuvoton,numaker2-spi"
#define DT_N_S_soc_S_spi_40063000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-spi
#define DT_N_S_soc_S_spi_40063000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_spi
#define DT_N_S_soc_S_spi_40063000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_SPI
#define DT_N_S_soc_S_spi_40063000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40063000, compatible, 0)
#define DT_N_S_soc_S_spi_40063000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40063000, compatible, 0)
#define DT_N_S_soc_S_spi_40063000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40063000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40063000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40063000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40063000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40063000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40063000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40063000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40063000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40064000
 *
 * Node identifier: DT_N_S_soc_S_spi_40064000
 *
 * Binding (compatible = nuvoton,numaker2-spi):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\spi\nuvoton,numaker2-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40064000_PATH "/soc/spi@40064000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40064000_FULL_NAME "spi@40064000"
#define DT_N_S_soc_S_spi_40064000_FULL_NAME_UNQUOTED spi@40064000
#define DT_N_S_soc_S_spi_40064000_FULL_NAME_TOKEN spi_40064000
#define DT_N_S_soc_S_spi_40064000_FULL_NAME_UPPER_TOKEN SPI_40064000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40064000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40064000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40064000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40064000_FOREACH_NODELABEL(fn) fn(spi3)
#define DT_N_S_soc_S_spi_40064000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40064000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40064000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40064000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40064000_HASH N1UeojNNcATce8bCzkmstypVajJxKZZP69lRTMg3um8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40064000_ORD 49
#define DT_N_S_soc_S_spi_40064000_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40064000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40064000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40064000_EXISTS 1
#define DT_N_INST_3_nuvoton_numaker2_spi DT_N_S_soc_S_spi_40064000
#define DT_N_NODELABEL_spi3              DT_N_S_soc_S_spi_40064000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40064000_REG_NUM 1
#define DT_N_S_soc_S_spi_40064000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_REG_IDX_0_VAL_ADDRESS 1074151424 /* 0x40064000 */
#define DT_N_S_soc_S_spi_40064000_REG_IDX_0_VAL_SIZE 108 /* 0x6c */
#define DT_N_S_soc_S_spi_40064000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40064000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40064000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40064000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40064000_COMPAT_MATCHES_nuvoton_numaker2_spi 1
#define DT_N_S_soc_S_spi_40064000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_spi_40064000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_COMPAT_MODEL_IDX_0 "numaker2-spi"
#define DT_N_S_soc_S_spi_40064000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40064000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40064000_P_reg {1074151424 /* 0x40064000 */, 108 /* 0x6c */}
#define DT_N_S_soc_S_spi_40064000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_reg_IDX_0 1074151424
#define DT_N_S_soc_S_spi_40064000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_reg_IDX_1 108
#define DT_N_S_soc_S_spi_40064000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_interrupts {62 /* 0x3e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40064000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_spi_40064000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40064000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_spi_40064000_P_resets_IDX_0_VAL_id 134217734
#define DT_N_S_soc_S_spi_40064000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40064000, resets, 0)
#define DT_N_S_soc_S_spi_40064000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40064000, resets, 0)
#define DT_N_S_soc_S_spi_40064000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40064000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40064000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_resets_LEN 1
#define DT_N_S_soc_S_spi_40064000_P_resets_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_VAL_clock_module_index 2797600774
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_VAL_clock_source 12288
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_spi_40064000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40064000, clocks, 0)
#define DT_N_S_soc_S_spi_40064000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40064000, clocks, 0)
#define DT_N_S_soc_S_spi_40064000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40064000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40064000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40064000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_status "disabled"
#define DT_N_S_soc_S_spi_40064000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40064000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40064000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40064000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40064000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40064000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40064000, status, 0)
#define DT_N_S_soc_S_spi_40064000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40064000, status, 0)
#define DT_N_S_soc_S_spi_40064000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40064000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40064000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40064000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_compatible {"nuvoton,numaker2-spi"}
#define DT_N_S_soc_S_spi_40064000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_compatible_IDX_0 "nuvoton,numaker2-spi"
#define DT_N_S_soc_S_spi_40064000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-spi
#define DT_N_S_soc_S_spi_40064000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_spi
#define DT_N_S_soc_S_spi_40064000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_SPI
#define DT_N_S_soc_S_spi_40064000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40064000, compatible, 0)
#define DT_N_S_soc_S_spi_40064000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40064000, compatible, 0)
#define DT_N_S_soc_S_spi_40064000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40064000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40064000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40064000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40064000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40064000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40064000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40064000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40064000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 50
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@6
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_PATH "/soc/eadc@40043000/channel@6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FULL_NAME "channel@6"
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FULL_NAME_UNQUOTED channel@6
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FULL_NAME_TOKEN channel_6
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FULL_NAME_UPPER_TOKEN CHANNEL_6

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_HASH f5NikcLIyQE4E4W0i5cI3kFXR_3HIqo4AAM0C891eyQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_ORD 51
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_REG_IDX_0_VAL_ADDRESS 6 /* 0x6 */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_reg {6 /* 0x6 */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_reg_IDX_0 6
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_6_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@7
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_PATH "/soc/eadc@40043000/channel@7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FULL_NAME "channel@7"
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FULL_NAME_UNQUOTED channel@7
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FULL_NAME_TOKEN channel_7
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FULL_NAME_UPPER_TOKEN CHANNEL_7

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_HASH Fsqhls_WjmQKu_elBYfESW_gIlZWwMMehhrm9x5uAWs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_ORD 52
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_REG_IDX_0_VAL_ADDRESS 7 /* 0x7 */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_reg {7 /* 0x7 */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_reg_IDX_0 7
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_7_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@8
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_PATH "/soc/eadc@40043000/channel@8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FULL_NAME "channel@8"
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FULL_NAME_UNQUOTED channel@8
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FULL_NAME_TOKEN channel_8
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FULL_NAME_UPPER_TOKEN CHANNEL_8

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_HASH CGev0KCyNkOKQtu0pLWvpKJdppOkd4bun_c8Q5916AM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_ORD 53
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_REG_IDX_0_VAL_ADDRESS 8 /* 0x8 */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_reg {8 /* 0x8 */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_reg_IDX_0 8
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_8_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@9
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_PATH "/soc/eadc@40043000/channel@9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FULL_NAME "channel@9"
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FULL_NAME_UNQUOTED channel@9
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FULL_NAME_TOKEN channel_9
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FULL_NAME_UPPER_TOKEN CHANNEL_9

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_HASH J_h6RMYu8_WOVoWvNqHZDsiadYgXRmJ_RauDNVvDcTc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_ORD 54
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_REG_IDX_0_VAL_ADDRESS 9 /* 0x9 */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_reg {9 /* 0x9 */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_reg_IDX_0 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_9_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@10
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_PATH "/soc/eadc@40043000/channel@10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FULL_NAME "channel@10"
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FULL_NAME_UNQUOTED channel@10
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FULL_NAME_TOKEN channel_10
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FULL_NAME_UPPER_TOKEN CHANNEL_10

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_HASH hCiwv0FNRn8s2JWdQjCJ2TCxnWgGLl8l8_to_Zjx2QE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_ORD 55
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_REG_IDX_0_VAL_ADDRESS 10 /* 0xa */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_reg {10 /* 0xa */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_reg_IDX_0 10
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_10_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@11
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_PATH "/soc/eadc@40043000/channel@11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FULL_NAME "channel@11"
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FULL_NAME_UNQUOTED channel@11
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FULL_NAME_TOKEN channel_11
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FULL_NAME_UPPER_TOKEN CHANNEL_11

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_HASH 1uPVy2Us2oTBLqNzqpjhyc7cpTO0bwU_9cLY784cV0g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_ORD 56
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_REG_IDX_0_VAL_ADDRESS 11 /* 0xb */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_reg {11 /* 0xb */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_reg_IDX_0 11
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_11_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@12
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_PATH "/soc/eadc@40043000/channel@12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FULL_NAME "channel@12"
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FULL_NAME_UNQUOTED channel@12
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FULL_NAME_TOKEN channel_12
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FULL_NAME_UPPER_TOKEN CHANNEL_12

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_HASH D1OappHmhko6rzBIUcXRiWmw30_a0Qj3w2niaLBJyPs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_ORD 57
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_REG_IDX_0_VAL_ADDRESS 12 /* 0xc */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_reg {12 /* 0xc */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_reg_IDX_0 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_12_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@13
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_PATH "/soc/eadc@40043000/channel@13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FULL_NAME "channel@13"
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FULL_NAME_UNQUOTED channel@13
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FULL_NAME_TOKEN channel_13
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FULL_NAME_UPPER_TOKEN CHANNEL_13

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_HASH vTntlBfqqt59zuaJ9JbjSKwG_gIDbBr_z2MG_DPy4Qs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_ORD 58
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_REG_IDX_0_VAL_ADDRESS 13 /* 0xd */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_reg {13 /* 0xd */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_reg_IDX_0 13
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_13_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@14
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_PATH "/soc/eadc@40043000/channel@14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FULL_NAME "channel@14"
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FULL_NAME_UNQUOTED channel@14
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FULL_NAME_TOKEN channel_14
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FULL_NAME_UPPER_TOKEN CHANNEL_14

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_HASH jNgy7kBvknUHgvnM4ju7XNYl2ZDdsyg3kYV0z0R9kzA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_ORD 59
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_REG_IDX_0_VAL_ADDRESS 14 /* 0xe */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_reg {14 /* 0xe */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_reg_IDX_0 14
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_14_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/eadc@40043000/channel@15
 *
 * Node identifier: DT_N_S_soc_S_eadc_40043000_S_channel_15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_PATH "/soc/eadc@40043000/channel@15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FULL_NAME "channel@15"
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FULL_NAME_UNQUOTED channel@15
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FULL_NAME_TOKEN channel_15
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FULL_NAME_UPPER_TOKEN CHANNEL_15

/* Node parent (/soc/eadc@40043000) identifier: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_PARENT DT_N_S_soc_S_eadc_40043000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_NODELABEL_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_CHILD_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_HASH qVKvfM9qAymazaSxes1uKdwHi_N6vy60vvy6FeYfRU0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_ORD 60
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_REQUIRES_ORDS \
	20, /* /soc/eadc@40043000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_REG_NUM 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_REG_IDX_0_VAL_ADDRESS 15 /* 0xf */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_RANGES_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_IRQ_NUM 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_IRQ_LEVEL 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_reg {15 /* 0xf */}
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_reg_IDX_0 15
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_reg_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_gain, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_reference, 0)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_vref_mv 3300
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_vref_mv_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_differential 0
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_resolution 12
#define DT_N_S_soc_S_eadc_40043000_S_channel_15_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000
 *
 * Binding (compatible = nuvoton,numaker2-fmc):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\flash_controller\nuvoton,numaker2-fmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_PATH "/soc/flash-controller@4000c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_FULL_NAME "flash-controller@4000c000"
#define DT_N_S_soc_S_flash_controller_4000c000_FULL_NAME_UNQUOTED flash-controller@4000c000
#define DT_N_S_soc_S_flash_controller_4000c000_FULL_NAME_TOKEN flash_controller_4000c000
#define DT_N_S_soc_S_flash_controller_4000c000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_4000C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_NODELABEL(fn) fn(fmc)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_HASH 2IZSKOUeMg_mHEaVo3xoAFFpNGoxyt6suRPYd9QSq_Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_ORD 61
#define DT_N_S_soc_S_flash_controller_4000c000_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_SUPPORTS_ORDS \
	62, /* /soc/flash-controller@4000c000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_fmc DT_N_S_soc_S_flash_controller_4000c000
#define DT_N_NODELABEL_fmc               DT_N_S_soc_S_flash_controller_4000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_REG_IDX_0_VAL_ADDRESS 1073790976 /* 0x4000c000 */
#define DT_N_S_soc_S_flash_controller_4000c000_REG_IDX_0_VAL_SIZE 272 /* 0x110 */
#define DT_N_S_soc_S_flash_controller_4000c000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_COMPAT_MATCHES_nuvoton_numaker2_fmc 1
#define DT_N_S_soc_S_flash_controller_4000c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_flash_controller_4000c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_COMPAT_MODEL_IDX_0 "numaker2-fmc"
#define DT_N_S_soc_S_flash_controller_4000c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_P_reg {1073790976 /* 0x4000c000 */, 272 /* 0x110 */}
#define DT_N_S_soc_S_flash_controller_4000c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_reg_IDX_0 1073790976
#define DT_N_S_soc_S_flash_controller_4000c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_reg_IDX_1 272
#define DT_N_S_soc_S_flash_controller_4000c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible {"nuvoton,numaker2-fmc"}
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_IDX_0 "nuvoton,numaker2-fmc"
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-fmc
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_fmc
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_FMC
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_4000c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_4000c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_4000c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_PATH "/soc/flash-controller@4000c000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/flash-controller@4000c000) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_4000c000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_HASH g9pJbqs_ZeLPSs6ZxZjkv2LV1ZGf6ek3P5NBnhigYtY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_ORD 62
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_REQUIRES_ORDS \
	61, /* /soc/flash-controller@4000c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_SUPPORTS_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_4000c000_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_4000c000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_erase_block_size 2048
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_write_block_size 4
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_reg {0 /* 0x0 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_PATH "/soc/flash-controller@4000c000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@4000c000/flash@0) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_CHILD_NUM 7
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_HASH ziqZjQunPz_g0lgCC9asdQAw0OErKc6vU8Zemu9ANag

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_ORD 63
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_REQUIRES_ORDS \
	62, /* /soc/flash-controller@4000c000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	64, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@0 */ \
	65, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@80000 */ \
	66, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@84000 */ \
	67, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@88000 */ \
	68, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@98000 */ \
	69, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@9C000 */ \
	70, /* /soc/flash-controller@4000c000/flash@0/partitions/partition@F4000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(code_partition)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(code_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_HASH MIfKwdnAsOM_Vd0hN9eE9MoNzDGxI8AVhoQ_d7oEwrE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_ORD 64
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_code_partition DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 524288 /* 0x80000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 524288
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@80000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@80000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FULL_NAME "partition@80000"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FULL_NAME_UNQUOTED partition@80000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FULL_NAME_TOKEN partition_80000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FULL_NAME_UPPER_TOKEN PARTITION_80000

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_NODELABEL(fn) fn(storage_partition_tpf)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition_tpf, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_HASH EtRV25kpFw7_6u7Vn6iYXpMqmA4oetzYQPIUgRi8qas

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_ORD 65
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_EXISTS 1
#define DT_N_NODELABEL_storage_partition_tpf DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_REG_IDX_0_VAL_ADDRESS 524288 /* 0x80000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label "storage_tpf"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_STRING_UNQUOTED storage_tpf
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_STRING_TOKEN storage_tpf
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_STRING_UPPER_TOKEN STORAGE_TPF
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_IDX_0 "storage_tpf"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_reg {524288 /* 0x80000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_reg_IDX_0 524288
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@84000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@84000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FULL_NAME "partition@84000"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FULL_NAME_UNQUOTED partition@84000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FULL_NAME_TOKEN partition_84000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FULL_NAME_UPPER_TOKEN PARTITION_84000

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_NODELABEL(fn) fn(storage_partition_nvs)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition_nvs, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_HASH Q8LuchdnU9goilRzbChpi0bfHtT9yVfUc45PlkBrs5Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_ORD 66
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_EXISTS 1
#define DT_N_NODELABEL_storage_partition_nvs DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_REG_IDX_0_VAL_ADDRESS 540672 /* 0x84000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label "storage_nvs"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_STRING_UNQUOTED storage_nvs
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_STRING_TOKEN storage_nvs
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_STRING_UPPER_TOKEN STORAGE_NVS
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_IDX_0 "storage_nvs"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_reg {540672 /* 0x84000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_reg_IDX_0 540672
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@88000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@88000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FULL_NAME "partition@88000"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FULL_NAME_UNQUOTED partition@88000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FULL_NAME_TOKEN partition_88000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FULL_NAME_UPPER_TOKEN PARTITION_88000

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_NODELABEL(fn) fn(storage_partition_nvs2)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition_nvs2, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_HASH 6FvnRsdfGyOv5ye6OjTsUF1WR1SMGh4AJolzVIb1mbY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_ORD 67
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_EXISTS 1
#define DT_N_NODELABEL_storage_partition_nvs2 DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_REG_IDX_0_VAL_ADDRESS 557056 /* 0x88000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label "storage_partition_nvs2"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_STRING_UNQUOTED storage_partition_nvs2
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_STRING_TOKEN storage_partition_nvs2
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_STRING_UPPER_TOKEN STORAGE_PARTITION_NVS2
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_IDX_0 "storage_partition_nvs2"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_reg {557056 /* 0x88000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_reg_IDX_0 557056
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@98000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@98000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FULL_NAME "partition@98000"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FULL_NAME_UNQUOTED partition@98000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FULL_NAME_TOKEN partition_98000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FULL_NAME_UPPER_TOKEN PARTITION_98000

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_NODELABEL(fn) fn(storage_partition_pc_public_key)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition_pc_public_key, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_HASH gB_ZYBEW4UafgJyUvMTjNgI3SVvb_KR4v2QZAQ5UWaY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_ORD 68
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_EXISTS 1
#define DT_N_NODELABEL_storage_partition_pc_public_key DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_REG_IDX_0_VAL_ADDRESS 622592 /* 0x98000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label "storage_pc_public_key"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_STRING_UNQUOTED storage_pc_public_key
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_STRING_TOKEN storage_pc_public_key
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_STRING_UPPER_TOKEN STORAGE_PC_PUBLIC_KEY
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_IDX_0 "storage_pc_public_key"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_reg {622592 /* 0x98000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_reg_IDX_0 622592
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@9C000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@9C000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FULL_NAME "partition@9C000"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FULL_NAME_UNQUOTED partition@9C000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FULL_NAME_TOKEN partition_9C000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FULL_NAME_UPPER_TOKEN PARTITION_9C000

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_NODELABEL(fn) fn(storage_partition_unused)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition_unused, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_HASH 5TjSPWtsSseMxH7q9qM8WQKLmK7ypAnKpkbCmW_UEV0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_ORD 69
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_EXISTS 1
#define DT_N_NODELABEL_storage_partition_unused DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_REG_IDX_0_VAL_ADDRESS 638976 /* 0x9c000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_REG_IDX_0_VAL_SIZE 360448 /* 0x58000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_PARTITION_ID 5

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label "storage_partition_unused"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_STRING_UNQUOTED storage_partition_unused
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_STRING_TOKEN storage_partition_unused
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_STRING_UPPER_TOKEN STORAGE_PARTITION_UNUSED
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_IDX_0 "storage_partition_unused"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_reg {638976 /* 0x9c000 */, 360448 /* 0x58000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_reg_IDX_0 638976
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_reg_IDX_1 360448
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@4000c000/flash@0/partitions/partition@F4000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_PATH "/soc/flash-controller@4000c000/flash@0/partitions/partition@F4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FULL_NAME "partition@F4000"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FULL_NAME_UNQUOTED partition@F4000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FULL_NAME_TOKEN partition_F4000
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FULL_NAME_UPPER_TOKEN PARTITION_F4000

/* Node parent (/soc/flash-controller@4000c000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_PARENT DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_HASH ljaxO_LdoqxYX3o4Ix_uzFPQ8xSt7XU_gxDfVVm_Qj4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_ORD 70
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_REQUIRES_ORDS \
	63, /* /soc/flash-controller@4000c000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_REG_IDX_0_VAL_ADDRESS 999424 /* 0xf4000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_REG_IDX_0_VAL_SIZE 49152 /* 0xc000 */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_PARTITION_ID 6

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label "bootloader"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_STRING_UNQUOTED bootloader
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_STRING_TOKEN bootloader
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_STRING_UPPER_TOKEN BOOTLOADER
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_IDX_0 "bootloader"
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, label, 0)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_reg {999424 /* 0xf4000 */, 49152 /* 0xc000 */}
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_reg_IDX_0 999424
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_reg_IDX_1 49152
#define DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40004080
 *
 * Node identifier: DT_N_S_soc_S_gpio_40004080
 *
 * Binding (compatible = nuvoton,numaker2-gpio):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\gpio\nuvoton,numaker2-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40004080_PATH "/soc/gpio@40004080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40004080_FULL_NAME "gpio@40004080"
#define DT_N_S_soc_S_gpio_40004080_FULL_NAME_UNQUOTED gpio@40004080
#define DT_N_S_soc_S_gpio_40004080_FULL_NAME_TOKEN gpio_40004080
#define DT_N_S_soc_S_gpio_40004080_FULL_NAME_UPPER_TOKEN GPIO_40004080

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40004080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40004080_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40004080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40004080_FOREACH_NODELABEL(fn) fn(gpioc)
#define DT_N_S_soc_S_gpio_40004080_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioc, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40004080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40004080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40004080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40004080_HASH 6z1nlCmeTksH4yv1o3exxIqb1cfmj7_ciAf6WJQUfbg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40004080_ORD 71
#define DT_N_S_soc_S_gpio_40004080_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40004080_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40004080_SUPPORTS_ORDS \
	74, /* /soc/i2c@40081000/mma8652fc@1d */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40004080_EXISTS 1
#define DT_N_INST_2_nuvoton_numaker2_gpio DT_N_S_soc_S_gpio_40004080
#define DT_N_NODELABEL_gpioc              DT_N_S_soc_S_gpio_40004080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40004080_REG_NUM 1
#define DT_N_S_soc_S_gpio_40004080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_REG_IDX_0_VAL_ADDRESS 1073758336 /* 0x40004080 */
#define DT_N_S_soc_S_gpio_40004080_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_40004080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40004080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40004080_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40004080_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40004080_COMPAT_MATCHES_nuvoton_numaker2_gpio 1
#define DT_N_S_soc_S_gpio_40004080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40004080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_COMPAT_MODEL_IDX_0 "numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40004080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40004080_P_reg {1073758336 /* 0x40004080 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_40004080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_reg_IDX_0 1073758336
#define DT_N_S_soc_S_gpio_40004080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_40004080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40004080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_ngpios 32
#define DT_N_S_soc_S_gpio_40004080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_status "okay"
#define DT_N_S_soc_S_gpio_40004080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40004080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40004080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40004080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40004080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40004080_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004080, status, 0)
#define DT_N_S_soc_S_gpio_40004080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004080, status, 0)
#define DT_N_S_soc_S_gpio_40004080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40004080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_compatible {"nuvoton,numaker2-gpio"}
#define DT_N_S_soc_S_gpio_40004080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_compatible_IDX_0 "nuvoton,numaker2-gpio"
#define DT_N_S_soc_S_gpio_40004080_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-gpio
#define DT_N_S_soc_S_gpio_40004080_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_gpio
#define DT_N_S_soc_S_gpio_40004080_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_GPIO
#define DT_N_S_soc_S_gpio_40004080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004080, compatible, 0)
#define DT_N_S_soc_S_gpio_40004080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004080, compatible, 0)
#define DT_N_S_soc_S_gpio_40004080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40004080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_interrupts {18 /* 0x12 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40004080_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_gpio_40004080_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_40004080_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_VAL_clock_module_index 26
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_gpio_40004080_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40004080, clocks, 0)
#define DT_N_S_soc_S_gpio_40004080_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40004080, clocks, 0)
#define DT_N_S_soc_S_gpio_40004080_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40004080, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40004080, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40004080_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_40004080_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40004080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40004080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40004080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40004080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/i2c1_pa7_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_PATH "/soc/pin-controller@40000080/i2c1_pa7_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FULL_NAME "i2c1_pa7_pa6"
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FULL_NAME_UNQUOTED i2c1_pa7_pa6
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FULL_NAME_TOKEN i2c1_pa7_pa6
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FULL_NAME_UPPER_TOKEN I2C1_PA7_PA6

/* Node parent (/soc/pin-controller@40000080) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_PARENT DT_N_S_soc_S_pin_controller_40000080

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_NODELABEL(fn) fn(i2c1_pa7_pa6)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1_pa7_pa6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_HASH czlqWt5oH0eYv6oSSa1gR6UqSIc6CDGVTBKizkRqoEY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_ORD 72
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_REQUIRES_ORDS \
	7, /* /soc/pin-controller@40000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_SUPPORTS_ORDS \
	73, /* /soc/i2c@40081000 */ \
	86, /* /soc/pin-controller@40000080/i2c1_pa7_pa6/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_EXISTS 1
#define DT_N_NODELABEL_i2c1_pa7_pa6 DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/i2c@40081000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40081000
 *
 * Binding (compatible = nuvoton,numaker2-i2c):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/zephyr/soc/nuvoton/m2354/dts/bindings\i2c\nuvoton,numaker2-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40081000_PATH "/soc/i2c@40081000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40081000_FULL_NAME "i2c@40081000"
#define DT_N_S_soc_S_i2c_40081000_FULL_NAME_UNQUOTED i2c@40081000
#define DT_N_S_soc_S_i2c_40081000_FULL_NAME_TOKEN i2c_40081000
#define DT_N_S_soc_S_i2c_40081000_FULL_NAME_UPPER_TOKEN I2C_40081000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40081000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40081000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40081000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40081000_FOREACH_NODELABEL(fn) fn(i2c1)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40081000_CHILD_NUM 1
#define DT_N_S_soc_S_i2c_40081000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40081000_HASH 1BTXC5qk0ir3hYzWglNinPaJE8K_Pyu0DzqKUAQLPnI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40081000_ORD 73
#define DT_N_S_soc_S_i2c_40081000_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40081000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	6, /* /soc/reset-controller@40000000 */ \
	19, /* /soc/system-clock-controller@40000200/peripheral-clock-controller */ \
	72, /* /soc/pin-controller@40000080/i2c1_pa7_pa6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40081000_SUPPORTS_ORDS \
	74, /* /soc/i2c@40081000/mma8652fc@1d */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40081000_EXISTS 1
#define DT_N_INST_0_nuvoton_numaker2_i2c DT_N_S_soc_S_i2c_40081000
#define DT_N_NODELABEL_i2c1              DT_N_S_soc_S_i2c_40081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40081000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40081000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_REG_IDX_0_VAL_ADDRESS 1074270208 /* 0x40081000 */
#define DT_N_S_soc_S_i2c_40081000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40081000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40081000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40081000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40081000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40081000_COMPAT_MATCHES_nuvoton_numaker2_i2c 1
#define DT_N_S_soc_S_i2c_40081000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40081000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_COMPAT_MODEL_IDX_0 "numaker2-i2c"
#define DT_N_S_soc_S_i2c_40081000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40081000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40081000_P_reg {1074270208 /* 0x40081000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40081000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_reg_IDX_0 1074270208
#define DT_N_S_soc_S_i2c_40081000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40081000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40081000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_i2c_40081000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40081000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_resets_IDX_0_PH DT_N_S_soc_S_reset_controller_40000000
#define DT_N_S_soc_S_i2c_40081000_P_resets_IDX_0_VAL_id 67108873
#define DT_N_S_soc_S_i2c_40081000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000, resets, 0)
#define DT_N_S_soc_S_i2c_40081000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000, resets, 0)
#define DT_N_S_soc_S_i2c_40081000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_resets_LEN 1
#define DT_N_S_soc_S_i2c_40081000_P_resets_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_PH DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_VAL_clock_module_index 1073741833
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_VAL_clock_module_index_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_VAL_clock_source 0
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_VAL_clock_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_VAL_clock_divider 0
#define DT_N_S_soc_S_i2c_40081000_P_clocks_IDX_0_VAL_clock_divider_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000, clocks, 0)
#define DT_N_S_soc_S_i2c_40081000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000, clocks, 0)
#define DT_N_S_soc_S_i2c_40081000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40081000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40081000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40081000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40081000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_status "okay"
#define DT_N_S_soc_S_i2c_40081000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40081000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40081000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40081000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40081000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40081000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000, status, 0)
#define DT_N_S_soc_S_i2c_40081000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000, status, 0)
#define DT_N_S_soc_S_i2c_40081000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40081000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_compatible {"nuvoton,numaker2-i2c"}
#define DT_N_S_soc_S_i2c_40081000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_compatible_IDX_0 "nuvoton,numaker2-i2c"
#define DT_N_S_soc_S_i2c_40081000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,numaker2-i2c
#define DT_N_S_soc_S_i2c_40081000_P_compatible_IDX_0_STRING_TOKEN nuvoton_numaker2_i2c
#define DT_N_S_soc_S_i2c_40081000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NUMAKER2_I2C
#define DT_N_S_soc_S_i2c_40081000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000, compatible, 0)
#define DT_N_S_soc_S_i2c_40081000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000, compatible, 0)
#define DT_N_S_soc_S_i2c_40081000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40081000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40081000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40081000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40081000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40081000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40081000/mma8652fc@1d
 *
 * Node identifier: DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d
 *
 * Binding (compatible = nxp,fxos8700):
 *   $ZEPHYR_BASE\dts\bindings\sensor\nxp,fxos8700-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_PATH "/soc/i2c@40081000/mma8652fc@1d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FULL_NAME "mma8652fc@1d"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FULL_NAME_UNQUOTED mma8652fc@1d
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FULL_NAME_TOKEN mma8652fc_1d
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FULL_NAME_UPPER_TOKEN MMA8652FC_1D

/* Node parent (/soc/i2c@40081000) identifier: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_PARENT DT_N_S_soc_S_i2c_40081000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_NODELABEL(fn) fn(mma8652fc)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_NODELABEL_VARGS(fn, ...) fn(mma8652fc, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_40081000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_CHILD_NUM 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_HASH 7SDsWkW9U4k3dc8w8ZMr0z0iYeONlrvgmRkeU6UFTB4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_ORD 74
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_REQUIRES_ORDS \
	71, /* /soc/gpio@40004080 */ \
	73, /* /soc/i2c@40081000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_SUPPORTS_ORDS \
	75, /* /soc/i2c@40081000/mma8652fc@1d/accel_sensor */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_EXISTS 1
#define DT_N_INST_0_nxp_fxos8700  DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d
#define DT_N_INST_0_nxp_mma8652fc DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d
#define DT_N_NODELABEL_mma8652fc  DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d

/* Bus info (controller: '/soc/i2c@40081000', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_BUS_i2c 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_BUS DT_N_S_soc_S_i2c_40081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_REG_NUM 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_REG_IDX_0_VAL_ADDRESS 29 /* 0x1d */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_MATCHES_nxp_fxos8700 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_MODEL_IDX_0 "fxos8700"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_MATCHES_nxp_mma8652fc 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_VENDOR_IDX_1 "NXP Semiconductors"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_COMPAT_MODEL_IDX_1 "mma8652fc"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_reg {29 /* 0x1d */}
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_reg_IDX_0 29
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible {"nxp,fxos8700", "nxp,mma8652fc"}
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_0 "nxp,fxos8700"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_0_STRING_UNQUOTED nxp,fxos8700
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_0_STRING_TOKEN nxp_fxos8700
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FXOS8700
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_1 "nxp,mma8652fc"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_1_STRING_UNQUOTED nxp,mma8652fc
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_1_STRING_TOKEN nxp_mma8652fc
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_IDX_1_STRING_UPPER_TOKEN NXP_MMA8652FC
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 0) \
	fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 1)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 1)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_LEN 2
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40004080
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_IDX_0_VAL_flags 17
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, int1_gpios, 0)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, int1_gpios, 0)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_LEN 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_int1_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_range 8
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_range_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_range_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_range_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_range_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_power_mode 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_power_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_power_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_power_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_power_mode_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_cfg 63
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_cfg_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_thsx 32
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_thsx_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_thsy 32
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_thsy_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_thsz 64
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_thsz_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_tmlt 24
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_tmlt_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_ltcy 40
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_ltcy_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_wind 60
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_pulse_wind_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_mag_vecm_cfg 78
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_mag_vecm_cfg_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_mag_vecm_ths_msb 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_mag_vecm_ths_msb_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_mag_vecm_ths_lsb 90
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_P_mag_vecm_ths_lsb_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40081000/mma8652fc@1d/accel_sensor
 *
 * Node identifier: DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor
 *
 * Binding (compatible = zephyr,accel-sensor):
 *   C:/Users/GameON/sdk/fenix-fx500-hello-world/modules/accel-sensor-driver/dts/bindings\sensor\zephyr,accel-sensor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_PATH "/soc/i2c@40081000/mma8652fc@1d/accel_sensor"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FULL_NAME "accel_sensor"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FULL_NAME_UNQUOTED accel_sensor
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FULL_NAME_TOKEN accel_sensor
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FULL_NAME_UPPER_TOKEN ACCEL_SENSOR

/* Node parent (/soc/i2c@40081000/mma8652fc@1d) identifier: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_PARENT DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_NODELABEL(fn) fn(accel_sensor)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_NODELABEL_VARGS(fn, ...) fn(accel_sensor, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d) fn(DT_N_S_soc_S_i2c_40081000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_HASH JWRex5k50Kwl_xI5Mrp_oDpCbKwFU_fBS26rFvUsFYo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_ORD 75
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_REQUIRES_ORDS \
	74, /* /soc/i2c@40081000/mma8652fc@1d */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_EXISTS 1
#define DT_N_INST_0_zephyr_accel_sensor DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor
#define DT_N_NODELABEL_accel_sensor     DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor

/* Bus info (controller: '/soc/i2c@40081000', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_BUS_i2c 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_BUS DT_N_S_soc_S_i2c_40081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_REG_NUM 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_COMPAT_MATCHES_zephyr_accel_sensor 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_COMPAT_MODEL_IDX_0 "accel-sensor"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_sampling_period_ms 1000
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_sampling_period_ms_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status "okay"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, status, 0)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, status, 0)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible {"zephyr,accel-sensor"}
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_IDX_0 "zephyr,accel-sensor"
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_IDX_0_STRING_UNQUOTED zephyr,accel-sensor
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_IDX_0_STRING_TOKEN zephyr_accel_sensor
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_ACCEL_SENSOR
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, compatible, 0)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, compatible, 0)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb10/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb10/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb10) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_HASH GYpoNSX_L7eXvRB6K1n4ZI8hNYgvDghRyy5ItsFBr5M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_ORD 76
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_REQUIRES_ORDS \
	8, /* /soc/pin-controller@40000080/eadc_pb10 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux {436207617 /* 0x1a000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_IDX_0 436207617
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb11/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb11/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb11) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_HASH yp9ntWfe5ooCVAJVI_JzdEk6l_8FsArowLx8CSYczFw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_ORD 77
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40000080/eadc_pb11 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux {452984833 /* 0x1b000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_IDX_0 452984833
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb12/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb12/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb12) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_HASH UthxUT6bR8dMNjVvi57doTgd8txMgPGP5m82O6VXFk8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_ORD 78
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@40000080/eadc_pb12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux {469762049 /* 0x1c000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_IDX_0 469762049
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb13/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb13/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb13) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_HASH lwiAB3SIHXfUgsTszUWDQpz2jwNbXX1Y9NqEWZZrQ6U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_ORD 79
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@40000080/eadc_pb13 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux {486539265 /* 0x1d000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_IDX_0 486539265
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb14/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb14/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb14) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_HASH Z8PUz9Gl4secbJtSn4ifcj7tq8gIeU5RUJ6rl4xIrmA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_ORD 80
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@40000080/eadc_pb14 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux {503316481 /* 0x1e000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_IDX_0 503316481
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb15/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb15/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb15) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_HASH MpNDbYAFhejRNJlfCT_trpx_mKyH8Ddaffeds52TB2g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_ORD 81
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_REQUIRES_ORDS \
	13, /* /soc/pin-controller@40000080/eadc_pb15 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux {520093697 /* 0x1f000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_IDX_0 520093697
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb6/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb6/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb6) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_HASH AMM3RKfLN07ph2GiNU4yckrNaCL3M1iCio0CR0NzcZk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_ORD 82
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_REQUIRES_ORDS \
	14, /* /soc/pin-controller@40000080/eadc_pb6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux {369098753 /* 0x16000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_IDX_0 369098753
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb7/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb7/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb7) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_HASH 4XDkNHtAyEGiiGiY4dA3T_hqwYScAVcYLXHxeOKbwm4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_ORD 83
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40000080/eadc_pb7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux {385875969 /* 0x17000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_IDX_0 385875969
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb8/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb8/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb8) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_HASH 1bGxLJBa6jjQfJUke3Mu5ewuZRLKmvsMggyh9KCcTn4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_ORD 84
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_REQUIRES_ORDS \
	16, /* /soc/pin-controller@40000080/eadc_pb8 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux {402653185 /* 0x18000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_IDX_0 402653185
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/eadc_pb9/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_PATH "/soc/pin-controller@40000080/eadc_pb9/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/eadc_pb9) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_HASH bCJ4hnHIOTmAyF1fbbf_ZZj51BV8FVAhJJKoX20g1kA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_ORD 85
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_REQUIRES_ORDS \
	17, /* /soc/pin-controller@40000080/eadc_pb9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux {419430401 /* 0x19000001 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_IDX_0 419430401
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, pinmux, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/i2c1_pa7_pa6/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_PATH "/soc/pin-controller@40000080/i2c1_pa7_pa6/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/i2c1_pa7_pa6) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_HASH 2QNlreGRhWt_p4Q1M_fzmS4kYbsi6h6htJGqWt_qqQA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_ORD 86
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_REQUIRES_ORDS \
	72, /* /soc/pin-controller@40000080/i2c1_pa7_pa6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux {117440520 /* 0x7000008 */, 100663304 /* 0x6000008 */}
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_IDX_0 117440520
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_IDX_1 100663304
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 1)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 1)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40000080/uart3_pc2_pc3/group0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_PATH "/soc/pin-controller@40000080/uart3_pc2_pc3/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/pin-controller@40000080/uart3_pc2_pc3) identifier: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_PARENT DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_HASH dRAjXi_vcTow0_KOfCNdes24cJK8bp0yldct_ccV1MY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_ORD 87
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40000080/uart3_pc2_pc3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux {570425355 /* 0x2200000b */, 587202571 /* 0x2300000b */}
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_IDX_0 570425355
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_IDX_1 587202571
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 1)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 1)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_4000c000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40073000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40073000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_4000c000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_boot_partition          DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000
#define DT_CHOSEN_zephyr_boot_partition_EXISTS   1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_clock_controller_40000200) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller) fn(DT_N_S_soc_S_reset_controller_40000000) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000) fn(DT_N_S_soc_S_serial_40070000) fn(DT_N_S_soc_S_serial_40071000) fn(DT_N_S_soc_S_serial_40072000) fn(DT_N_S_soc_S_serial_40073000) fn(DT_N_S_soc_S_serial_40074000) fn(DT_N_S_soc_S_serial_40075000) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0) fn(DT_N_S_soc_S_gpio_40004000) fn(DT_N_S_soc_S_gpio_40004040) fn(DT_N_S_soc_S_gpio_40004080) fn(DT_N_S_soc_S_gpio_400040c0) fn(DT_N_S_soc_S_gpio_40004100) fn(DT_N_S_soc_S_gpio_40004140) fn(DT_N_S_soc_S_gpio_40004180) fn(DT_N_S_soc_S_gpio_400041c0) fn(DT_N_S_soc_S_spi_40061000) fn(DT_N_S_soc_S_spi_40062000) fn(DT_N_S_soc_S_spi_40063000) fn(DT_N_S_soc_S_spi_40064000) fn(DT_N_S_soc_S_i2c_40080000) fn(DT_N_S_soc_S_i2c_40081000) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor) fn(DT_N_S_soc_S_i2c_40082000) fn(DT_N_S_soc_S_epwm_40058000) fn(DT_N_S_soc_S_epwm_40059000) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_memory_20000000) fn(DT_N_S_system_clock) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_shock_sensor) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_clock_controller_40000200) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller) fn(DT_N_S_soc_S_reset_controller_40000000) fn(DT_N_S_soc_S_flash_controller_4000c000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000) fn(DT_N_S_soc_S_serial_40073000) fn(DT_N_S_soc_S_pin_controller_40000080) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0) fn(DT_N_S_soc_S_gpio_40004000) fn(DT_N_S_soc_S_gpio_40004040) fn(DT_N_S_soc_S_gpio_40004080) fn(DT_N_S_soc_S_gpio_400040c0) fn(DT_N_S_soc_S_gpio_40004140) fn(DT_N_S_soc_S_i2c_40081000) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor) fn(DT_N_S_soc_S_eadc_40043000) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_memory_20000000) fn(DT_N_S_system_clock) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_shock_sensor) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__) fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40070000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40071000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40074000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40075000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004180, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400041c0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40061000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40062000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40063000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40082000, __VA_ARGS__) fn(DT_N_S_soc_S_epwm_40058000, __VA_ARGS__) fn(DT_N_S_soc_S_epwm_40059000, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_shock_sensor, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__) fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_uart3_pc2_pc3_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb6_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb7_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb8_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb9_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb10_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb11_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb12_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb13_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb14_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_eadc_pb15_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40000080_S_i2c1_pa7_pa6_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_14, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_11, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_7, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_6, __VA_ARGS__) fn(DT_N_S_soc_S_eadc_40043000_S_channel_15, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_shock_sensor, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage_tpf DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_80000
#define DT_COMPAT_fixed_partitions_LABEL_storage_tpf_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage_nvs DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_84000
#define DT_COMPAT_fixed_partitions_LABEL_storage_nvs_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage_partition_nvs2 DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_88000
#define DT_COMPAT_fixed_partitions_LABEL_storage_partition_nvs2_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage_pc_public_key DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_98000
#define DT_COMPAT_fixed_partitions_LABEL_storage_pc_public_key_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage_partition_unused DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_9c000
#define DT_COMPAT_fixed_partitions_LABEL_storage_partition_unused_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_bootloader DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions_S_partition_f4000
#define DT_COMPAT_fixed_partitions_LABEL_bootloader_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nuvoton_pfm_m467 1
#define DT_COMPAT_HAS_OKAY_nuvoton_m2354 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_scc 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_pcc 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_rst 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_fmc 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_uart 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_pinctrl 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_gpio 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_i2c 1
#define DT_COMPAT_HAS_OKAY_nxp_fxos8700 1
#define DT_COMPAT_HAS_OKAY_nxp_mma8652fc 1
#define DT_COMPAT_HAS_OKAY_zephyr_accel_sensor 1
#define DT_COMPAT_HAS_OKAY_nuvoton_numaker2_adc 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m23 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_zephyr_shock_sensor 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nuvoton_pfm_m467_NUM_OKAY 1
#define DT_N_INST_nuvoton_m2354_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_scc_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_pcc_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_rst_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_fmc_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_uart_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_pinctrl_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_gpio_NUM_OKAY 5
#define DT_N_INST_nuvoton_numaker2_i2c_NUM_OKAY 1
#define DT_N_INST_nxp_fxos8700_NUM_OKAY 1
#define DT_N_INST_nxp_mma8652fc_NUM_OKAY 1
#define DT_N_INST_zephyr_accel_sensor_NUM_OKAY 1
#define DT_N_INST_nuvoton_numaker2_adc_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m23_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_zephyr_shock_sensor_NUM_OKAY 1
#define DT_FOREACH_OKAY_nuvoton_pfm_m467(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nuvoton_pfm_m467(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_pfm_m467(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_pfm_m467(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_m2354(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nuvoton_m2354(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_m2354(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_m2354(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_scc(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_scc(fn, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_scc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_scc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_pcc(fn) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_pcc(fn, ...) fn(DT_N_S_soc_S_system_clock_controller_40000200_S_peripheral_clock_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_pcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_pcc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_rst(fn) fn(DT_N_S_soc_S_reset_controller_40000000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_rst(fn, ...) fn(DT_N_S_soc_S_reset_controller_40000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_rst(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_rst(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_fmc(fn) fn(DT_N_S_soc_S_flash_controller_4000c000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_fmc(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_fmc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_fmc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_4000c000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_uart(fn) fn(DT_N_S_soc_S_serial_40073000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_uart(fn, ...) fn(DT_N_S_soc_S_serial_40073000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_40000080)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_40000080, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_gpio(fn) fn(DT_N_S_soc_S_gpio_40004000) fn(DT_N_S_soc_S_gpio_40004040) fn(DT_N_S_soc_S_gpio_40004080) fn(DT_N_S_soc_S_gpio_400040c0) fn(DT_N_S_soc_S_gpio_40004140)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400040c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40004140, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_i2c(fn) fn(DT_N_S_soc_S_i2c_40081000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_i2c(fn, ...) fn(DT_N_S_soc_S_i2c_40081000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_fxos8700(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d)
#define DT_FOREACH_OKAY_VARGS_nxp_fxos8700(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_fxos8700(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_fxos8700(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mma8652fc(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d)
#define DT_FOREACH_OKAY_VARGS_nxp_mma8652fc(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mma8652fc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mma8652fc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_accel_sensor(fn) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor)
#define DT_FOREACH_OKAY_VARGS_zephyr_accel_sensor(fn, ...) fn(DT_N_S_soc_S_i2c_40081000_S_mma8652fc_1d_S_accel_sensor, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_accel_sensor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_accel_sensor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_numaker2_adc(fn) fn(DT_N_S_soc_S_eadc_40043000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_numaker2_adc(fn, ...) fn(DT_N_S_soc_S_eadc_40043000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_numaker2_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_numaker2_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m23(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m23(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m23(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m23(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_system_clock)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_system_clock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_shock_sensor(fn) fn(DT_N_S_shock_sensor)
#define DT_FOREACH_OKAY_VARGS_zephyr_shock_sensor(fn, ...) fn(DT_N_S_shock_sensor, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_shock_sensor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_shock_sensor(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nxp_fxos8700_BUS_i2c 1
#define DT_COMPAT_nxp_mma8652fc_BUS_i2c 1
#define DT_COMPAT_zephyr_accel_sensor_BUS_i2c 1
