<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_udp_gen</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_s_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_S_RST_N.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_CLK.ASSOCIATED_RESET">axis_s_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_CLK.ASSOCIATED_BUSIF">m_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axis_udp_gen</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>147cfa64</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axis_udp_gen</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>147cfa64</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>60685380</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axis_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dst_mac_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>src_ipv4_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dst_ipv4_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>src_udp_port</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dst_udp_port</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="unsigned">
        <spirit:name>AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIS_DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>MAC_ADDR</spirit:name>
        <spirit:displayName>Mac Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAC_ADDR" spirit:bitStringLength="48">0x1A1B1C1D1E1F</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>LT</spirit:name>
        <spirit:displayName>Lt</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LT" spirit:bitStringLength="16">0x0800</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/rtl/axis_udp_gen_ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/udp_gen.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/axis_udp_gen.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_26d5a261</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/rtl/axis_udp_gen_ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/udp_gen.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/axis_udp_gen.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_udp_gen_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_60685380</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_udp_gen_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>Axis Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAC_ADDR</spirit:name>
      <spirit:displayName>Mac Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.MAC_ADDR" spirit:bitStringLength="48">0x1A1B1C1D1E1F</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>LT</spirit:name>
      <spirit:displayName>Lt</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.LT" spirit:bitStringLength="16">0x0800</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axis_udp_gen_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-11-10T12:37:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212bb633_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717df875_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1681ec23_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bc0873_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246474e4_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27517200_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4279d55e_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dec60a_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b965ebb_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1816f_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b569c6_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76238e0c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f11e18_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b4ddf9_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2d70cf_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bafd3e_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633c3ab3_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed549fd_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c06bc55_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775c4610_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0152ed_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6654618d_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9fcac0_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b934e7c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219e2d8d_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b766dbb_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c165a07_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276320c1_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad049c8_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31981de6_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fded1d6_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397d157c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ac611c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ab4ddf_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f400bd_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fa140a_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a21c70f_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbb1c3d_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1536b237_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bbd246_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8674ab_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231e2b70_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6529c7d_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7998a4d0_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c76d55b_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a6a9cd_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e5671b_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd6d82c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16180f12_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346af716_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538d274d_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779a58b0_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7931516c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7464f500_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3221eb8_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67410ad9_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54caf63e_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5263557c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642c41db_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aea7d18_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a81a7ea_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ae64c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430dccf1_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c49e96_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9e7211_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42664a0c_ARCHIVE_LOCATION">/home/artem/Downloads/axis_udp_gen_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="27753a20"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5ebf2e7c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6cc351db"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="78816d7f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d8729bee"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
