
---------- Begin Simulation Statistics ----------
final_tick                               149206192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 755268                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699340                       # Number of bytes of host memory used
host_op_rate                                   755295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.40                       # Real time elapsed on the host
host_tick_rate                             1126906244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.149206                       # Number of seconds simulated
sim_ticks                                149206192000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.493614                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596900                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599938                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600014                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             412                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              245                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602217                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.492062                       # CPI: cycles per instruction
system.cpu.discardedOps                          2689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412241                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901190                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094582                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35990773                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.670213                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        149206192                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       113215419                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       185838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       372074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            145                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       183951                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            185992                       # Transaction distribution
system.membus.trans_dist::ReadExResp           185992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           204                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       556395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 556395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189515264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189515264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186196                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186196                       # Request fanout histogram
system.membus.respLayer1.occupancy         6233580250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6256631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       369697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185993                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           179                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           65                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       557918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                558311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       109568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190363648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190473216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          184148                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94182912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           370385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000483                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 370207     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    177      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             370385                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3344570000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3162987998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3043999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   26                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                  26                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.demand_misses::.cpu.inst                167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             186032                       # number of demand (read+write) misses
system.l2.demand_misses::total                 186199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               167                       # number of overall misses
system.l2.overall_misses::.cpu.data            186032                       # number of overall misses
system.l2.overall_misses::total                186199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23276000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26895279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26918555000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23276000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26895279000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26918555000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              179                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           186058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               186237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             179                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          186058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              186237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.932961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 139377.245509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 144573.401350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 144568.740971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 139377.245509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 144573.401350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 144568.740971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              183951                       # number of writebacks
system.l2.writebacks::total                    183951                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        186030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            186196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       186030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           186196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19840000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23174450000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23194290000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19840000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23174450000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23194290000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.927374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.927374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 119518.072289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 124573.724668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 124569.217384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 119518.072289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 124573.724668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 124569.217384                       # average overall mshr miss latency
system.l2.replacements                         184148                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       185746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           185746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       185746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       185746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          185992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              185992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26889319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26889319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        185993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 144572.449353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144572.449353                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       185992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         185992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23169479000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23169479000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 124572.449353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124572.449353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23276000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23276000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 139377.245509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 139377.245509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19840000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19840000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.927374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.927374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 119518.072289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119518.072289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5960000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5960000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            65                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       149000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       149000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4971000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4971000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.584615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 130815.789474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 130815.789474                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2038.070741                       # Cycle average of tags in use
system.l2.tags.total_refs                      372039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.548439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2036.522303                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995152                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          802                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1674364                       # Number of tag accesses
system.l2.tags.data_accesses                  1674364                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95247360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94182912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94182912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          186030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              186196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       183951                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             183951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            569628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         638360639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             638930266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       569628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           569628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      631226565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            631226565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      631226565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           569628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        638360639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1270156831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1471608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000424154750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1894451                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1413569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      186196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     183951                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1471608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51622889000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7447840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79552289000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34656.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53406.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1362955                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1347853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1471608                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  186176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  186176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  186176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  186177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  186178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  186180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  61317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  61316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       250343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    757.012707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   689.906820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.689716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5058      2.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      0.17%      2.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2447      0.98%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5950      2.38%      5.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109109     43.58%     49.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          936      0.37%     49.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          512      0.20%     49.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6960      2.78%     52.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118948     47.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       250343                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.293170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.006388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.824424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         61314    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.000016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.000016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            61315    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95332352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94181440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95332352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94182912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       638.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       631.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    638.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    631.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  149205597000                       # Total gap between requests
system.mem_ctrls.avgGap                     403098.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95247360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94181440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569627.834212135174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 638360638.545081377029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 631216699.103211522102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1471608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     67190000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  79485099000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3556496653250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50594.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53408.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2416741.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            893556720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            474929070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5317529280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839753700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11777731680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31004419830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31186192800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84494113080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.290929                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80053299750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4982120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64170772250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            893906580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            475122615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5317986240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3841920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11777731680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31023432180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31170182400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84500281695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.332272                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80011972000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4982120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64212100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2387841                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2387841                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2387841                       # number of overall hits
system.cpu.icache.overall_hits::total         2387841                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          179                       # number of overall misses
system.cpu.icache.overall_misses::total           179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24577000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24577000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24577000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24577000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2388020                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2388020                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2388020                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2388020                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 137301.675978                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 137301.675978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 137301.675978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 137301.675978                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           35                       # number of writebacks
system.cpu.icache.writebacks::total                35                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24219000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24219000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24219000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24219000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 135301.675978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 135301.675978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 135301.675978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 135301.675978                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2387841                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2387841                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2388020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2388020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 137301.675978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 137301.675978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24219000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24219000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 135301.675978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 135301.675978                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           143.979572                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2388020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               179                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13340.893855                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   143.979572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.562420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.562420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4776219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4776219                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48434524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48434524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48434567                       # number of overall hits
system.cpu.dcache.overall_hits::total        48434567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       372043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         372043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       372052                       # number of overall misses
system.cpu.dcache.overall_misses::total        372052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56276687000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56276687000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56276687000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56276687000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806619                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 151263.931857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 151263.931857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 151260.272758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 151260.272758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       185746                       # number of writebacks
system.cpu.dcache.writebacks::total            185746                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       185989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       185989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       185989                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       185989                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       186054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       186054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       186058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       186058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27453453000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27453453000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27454057000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27454057000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 147556.370731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 147556.370731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 147556.444765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 147556.444765                       # average overall mshr miss latency
system.cpu.dcache.replacements                 185802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 106969.696970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106969.696970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 100557.377049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100557.377049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12723599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12723599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       371977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       371977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56269627000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56269627000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 151271.790998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 151271.790998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       185984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       185984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       185993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27447319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27447319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 147571.784960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 147571.784960                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       604000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       604000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       151000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       151000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.809909                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48620653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            186058                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.319873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.809909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97799352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97799352                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149206192000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
