import{_ as r,V as c,W as s,X as e,Y as t,$ as n,F as a}from"./framework-9a29aaa0.js";const l={},_={href:"https://www.fpga4student.com/",target:"_blank",rel:"noopener noreferrer"},p={href:"https://soc.ustc.edu.cn/Digital/",target:"_blank",rel:"noopener noreferrer"};function i(d,f){const o=a("ExternalLinkIcon");return c(),s("div",null,[e("p",null,[t("verilog项目设计 "),e("a",_,[t("https://www.fpga4student.com/"),n(o)])]),e("p",null,[t("中国科学技术大学《数字电路实验》: "),e("a",p,[t("https://soc.ustc.edu.cn/Digital/"),n(o)])])])}const h=r(l,[["render",i],["__file","verilog-project.html.vue"]]);export{h as default};
