dds_compiler_0.vhd,vhdl,xil_defaultlib,../../../../../../../FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_0_5/sim/dds_compiler_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
