# do {Counter8_tb_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.Counter8_tb xil_defaultlib.glbl 
# Start time: 02:26:41 on Jan 04,2025
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.Counter8_tb
# Loading xil_defaultlib.Counter8
# Loading xil_defaultlib.Divider
# Loading xil_defaultlib.JK_FF
# Loading xil_defaultlib.display7
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3017) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(38): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /Counter8_tb/uut/f1 File: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v
# ** Warning: (vsim-3015) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'J'. The port definition is at: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(77).
#    Time: 0 ps  Iteration: 0  Instance: /Counter8_tb/uut/f1 File: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v
# ** Warning: (vsim-3015) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'K'. The port definition is at: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(78).
#    Time: 0 ps  Iteration: 0  Instance: /Counter8_tb/uut/f1 File: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v
# ** Warning: (vsim-3722) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(38): [TFMPC] - Missing connection for port 'Q2'.
# ** Warning: (vsim-3017) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(46): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /Counter8_tb/uut/f2 File: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v
# ** Warning: (vsim-3722) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(46): [TFMPC] - Missing connection for port 'Q2'.
# ** Warning: (vsim-3017) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(56): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /Counter8_tb/uut/f3 File: ../../../shiyan7_1.srcs/sources_1/new/Counter8.v
# ** Warning: (vsim-3722) ../../../shiyan7_1.srcs/sources_1/new/Counter8.v(56): [TFMPC] - Missing connection for port 'Q2'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 02:27:04 on Jan 04,2025, Elapsed time: 0:00:23
# Errors: 0, Warnings: 8
