From f02551227ea155f080a40dfdbed2023a3ff468ba Mon Sep 17 00:00:00 2001
From: Soren Brinkmann <soren.brinkmann@xilinx.com>
Date: Wed, 14 Sep 2016 07:19:59 -0700
Subject: [PATCH 0930/1566] clk: zynqmp: Fix GEM mux shift values

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

Fixes: 7a50d890959d ("clk: zynqmp: Add initial ccf clkc support")
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Reviewed-by: Shubhrajyoti Datta <shubhraj@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 4d85a2c5f3bfb4e2e5d734834e8da6e54674a2c8)
---
 drivers/clk/zynqmp/clkc.c |    6 +++---
 1 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/clk/zynqmp/clkc.c b/drivers/clk/zynqmp/clkc.c
index 3658231..1206c8a 100644
--- a/drivers/clk/zynqmp/clkc.c
+++ b/drivers/clk/zynqmp/clkc.c
@@ -866,7 +866,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 	clk = zynqmp_clk_register_mux(NULL, "gem1_tx_mux", gem1_tx_mux_parents,
 			2, CLK_SET_RATE_NO_REPARENT,
-			(resource_size_t *)IOU_SLCR_GEM_CLK_CTRL, 1, 1,	0);
+			(resource_size_t *)IOU_SLCR_GEM_CLK_CTRL, 6, 1,	0);
 	clks[gem1_rx] = zynqmp_clk_register_gate(NULL, clk_output_name[gem1_rx],
 			"gem1_tx_mux", CLK_SET_RATE_PARENT,
 			(resource_size_t *)CRL_APB_GEM1_REF_CTRL, 26, 0);
@@ -896,7 +896,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 	clk = zynqmp_clk_register_mux(NULL, "gem2_tx_mux", gem2_tx_mux_parents,
 			2, CLK_SET_RATE_NO_REPARENT,
-			(resource_size_t *)IOU_SLCR_GEM_CLK_CTRL, 1, 1,	0);
+			(resource_size_t *)IOU_SLCR_GEM_CLK_CTRL, 11, 1, 0);
 	clks[gem2_rx] = zynqmp_clk_register_gate(NULL, clk_output_name[gem2_rx],
 			"gem2_tx_mux", CLK_SET_RATE_PARENT,
 			(resource_size_t *)CRL_APB_GEM2_REF_CTRL, 26, 0);
@@ -928,7 +928,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 	clk = zynqmp_clk_register_mux(NULL, "gem3_tx_mux", gem3_tx_mux_parents,
 			2, CLK_SET_RATE_NO_REPARENT,
-			(resource_size_t *)IOU_SLCR_GEM_CLK_CTRL, 1, 1, 0);
+			(resource_size_t *)IOU_SLCR_GEM_CLK_CTRL, 16, 1, 0);
 	clks[gem3_rx] = zynqmp_clk_register_gate(NULL, clk_output_name[gem3_rx],
 			"gem3_tx_mux", CLK_SET_RATE_PARENT,
 			(resource_size_t *)CRL_APB_GEM3_REF_CTRL, 26, 0);
-- 
1.7.5.4

