# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab1_111062109_Crossbar_2x2_4bit_fpga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
