
Tets.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007908  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08007ae8  08007ae8  00017ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007eec  08007eec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007eec  08007eec  00017eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ef4  08007ef4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ef4  08007ef4  00017ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ef8  08007ef8  00017ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007efc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200001d4  080080d0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  080080d0  00020478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013e7a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d4a  00000000  00000000  000340c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001138  00000000  00000000  00036e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d4c  00000000  00000000  00037f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fb9f  00000000  00000000  00038c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000159ce  00000000  00000000  00058833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7c10  00000000  00000000  0006e201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057f8  00000000  00000000  00135e14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0013b60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007ad0 	.word	0x08007ad0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08007ad0 	.word	0x08007ad0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b970 	b.w	8000f30 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	460d      	mov	r5, r1
 8000c70:	4604      	mov	r4, r0
 8000c72:	460f      	mov	r7, r1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d14a      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4694      	mov	ip, r2
 8000c7c:	d965      	bls.n	8000d4a <__udivmoddi4+0xe2>
 8000c7e:	fab2 f382 	clz	r3, r2
 8000c82:	b143      	cbz	r3, 8000c96 <__udivmoddi4+0x2e>
 8000c84:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c88:	f1c3 0220 	rsb	r2, r3, #32
 8000c8c:	409f      	lsls	r7, r3
 8000c8e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c92:	4317      	orrs	r7, r2
 8000c94:	409c      	lsls	r4, r3
 8000c96:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9a:	fa1f f58c 	uxth.w	r5, ip
 8000c9e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ca2:	0c22      	lsrs	r2, r4, #16
 8000ca4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ca8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cac:	fb01 f005 	mul.w	r0, r1, r5
 8000cb0:	4290      	cmp	r0, r2
 8000cb2:	d90a      	bls.n	8000cca <__udivmoddi4+0x62>
 8000cb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cbc:	f080 811c 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	f240 8119 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cc6:	3902      	subs	r1, #2
 8000cc8:	4462      	add	r2, ip
 8000cca:	1a12      	subs	r2, r2, r0
 8000ccc:	b2a4      	uxth	r4, r4
 8000cce:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cd2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cd6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cda:	fb00 f505 	mul.w	r5, r0, r5
 8000cde:	42a5      	cmp	r5, r4
 8000ce0:	d90a      	bls.n	8000cf8 <__udivmoddi4+0x90>
 8000ce2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cea:	f080 8107 	bcs.w	8000efc <__udivmoddi4+0x294>
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	f240 8104 	bls.w	8000efc <__udivmoddi4+0x294>
 8000cf4:	4464      	add	r4, ip
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cfc:	1b64      	subs	r4, r4, r5
 8000cfe:	2100      	movs	r1, #0
 8000d00:	b11e      	cbz	r6, 8000d0a <__udivmoddi4+0xa2>
 8000d02:	40dc      	lsrs	r4, r3
 8000d04:	2300      	movs	r3, #0
 8000d06:	e9c6 4300 	strd	r4, r3, [r6]
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0xbc>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80ed 	beq.w	8000ef2 <__udivmoddi4+0x28a>
 8000d18:	2100      	movs	r1, #0
 8000d1a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	fab3 f183 	clz	r1, r3
 8000d28:	2900      	cmp	r1, #0
 8000d2a:	d149      	bne.n	8000dc0 <__udivmoddi4+0x158>
 8000d2c:	42ab      	cmp	r3, r5
 8000d2e:	d302      	bcc.n	8000d36 <__udivmoddi4+0xce>
 8000d30:	4282      	cmp	r2, r0
 8000d32:	f200 80f8 	bhi.w	8000f26 <__udivmoddi4+0x2be>
 8000d36:	1a84      	subs	r4, r0, r2
 8000d38:	eb65 0203 	sbc.w	r2, r5, r3
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	4617      	mov	r7, r2
 8000d40:	2e00      	cmp	r6, #0
 8000d42:	d0e2      	beq.n	8000d0a <__udivmoddi4+0xa2>
 8000d44:	e9c6 4700 	strd	r4, r7, [r6]
 8000d48:	e7df      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d4a:	b902      	cbnz	r2, 8000d4e <__udivmoddi4+0xe6>
 8000d4c:	deff      	udf	#255	; 0xff
 8000d4e:	fab2 f382 	clz	r3, r2
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f040 8090 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d58:	1a8a      	subs	r2, r1, r2
 8000d5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d5e:	fa1f fe8c 	uxth.w	lr, ip
 8000d62:	2101      	movs	r1, #1
 8000d64:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d68:	fb07 2015 	mls	r0, r7, r5, r2
 8000d6c:	0c22      	lsrs	r2, r4, #16
 8000d6e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d72:	fb0e f005 	mul.w	r0, lr, r5
 8000d76:	4290      	cmp	r0, r2
 8000d78:	d908      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d7e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4290      	cmp	r0, r2
 8000d86:	f200 80cb 	bhi.w	8000f20 <__udivmoddi4+0x2b8>
 8000d8a:	4645      	mov	r5, r8
 8000d8c:	1a12      	subs	r2, r2, r0
 8000d8e:	b2a4      	uxth	r4, r4
 8000d90:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d94:	fb07 2210 	mls	r2, r7, r0, r2
 8000d98:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d9c:	fb0e fe00 	mul.w	lr, lr, r0
 8000da0:	45a6      	cmp	lr, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x14e>
 8000da4:	eb1c 0404 	adds.w	r4, ip, r4
 8000da8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x14c>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f200 80bb 	bhi.w	8000f2a <__udivmoddi4+0x2c2>
 8000db4:	4610      	mov	r0, r2
 8000db6:	eba4 040e 	sub.w	r4, r4, lr
 8000dba:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dbe:	e79f      	b.n	8000d00 <__udivmoddi4+0x98>
 8000dc0:	f1c1 0720 	rsb	r7, r1, #32
 8000dc4:	408b      	lsls	r3, r1
 8000dc6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dca:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dce:	fa05 f401 	lsl.w	r4, r5, r1
 8000dd2:	fa20 f307 	lsr.w	r3, r0, r7
 8000dd6:	40fd      	lsrs	r5, r7
 8000dd8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ddc:	4323      	orrs	r3, r4
 8000dde:	fbb5 f8f9 	udiv	r8, r5, r9
 8000de2:	fa1f fe8c 	uxth.w	lr, ip
 8000de6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dea:	0c1c      	lsrs	r4, r3, #16
 8000dec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000df0:	fb08 f50e 	mul.w	r5, r8, lr
 8000df4:	42a5      	cmp	r5, r4
 8000df6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e08:	f080 8088 	bcs.w	8000f1c <__udivmoddi4+0x2b4>
 8000e0c:	42a5      	cmp	r5, r4
 8000e0e:	f240 8085 	bls.w	8000f1c <__udivmoddi4+0x2b4>
 8000e12:	f1a8 0802 	sub.w	r8, r8, #2
 8000e16:	4464      	add	r4, ip
 8000e18:	1b64      	subs	r4, r4, r5
 8000e1a:	b29d      	uxth	r5, r3
 8000e1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e20:	fb09 4413 	mls	r4, r9, r3, r4
 8000e24:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e28:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e38:	d26c      	bcs.n	8000f14 <__udivmoddi4+0x2ac>
 8000e3a:	45a6      	cmp	lr, r4
 8000e3c:	d96a      	bls.n	8000f14 <__udivmoddi4+0x2ac>
 8000e3e:	3b02      	subs	r3, #2
 8000e40:	4464      	add	r4, ip
 8000e42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e46:	fba3 9502 	umull	r9, r5, r3, r2
 8000e4a:	eba4 040e 	sub.w	r4, r4, lr
 8000e4e:	42ac      	cmp	r4, r5
 8000e50:	46c8      	mov	r8, r9
 8000e52:	46ae      	mov	lr, r5
 8000e54:	d356      	bcc.n	8000f04 <__udivmoddi4+0x29c>
 8000e56:	d053      	beq.n	8000f00 <__udivmoddi4+0x298>
 8000e58:	b156      	cbz	r6, 8000e70 <__udivmoddi4+0x208>
 8000e5a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e5e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e62:	fa04 f707 	lsl.w	r7, r4, r7
 8000e66:	40ca      	lsrs	r2, r1
 8000e68:	40cc      	lsrs	r4, r1
 8000e6a:	4317      	orrs	r7, r2
 8000e6c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e70:	4618      	mov	r0, r3
 8000e72:	2100      	movs	r1, #0
 8000e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e78:	f1c3 0120 	rsb	r1, r3, #32
 8000e7c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e80:	fa20 f201 	lsr.w	r2, r0, r1
 8000e84:	fa25 f101 	lsr.w	r1, r5, r1
 8000e88:	409d      	lsls	r5, r3
 8000e8a:	432a      	orrs	r2, r5
 8000e8c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e90:	fa1f fe8c 	uxth.w	lr, ip
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1510 	mls	r5, r7, r0, r1
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ea2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ea6:	428d      	cmp	r5, r1
 8000ea8:	fa04 f403 	lsl.w	r4, r4, r3
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x258>
 8000eae:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eb6:	d22f      	bcs.n	8000f18 <__udivmoddi4+0x2b0>
 8000eb8:	428d      	cmp	r5, r1
 8000eba:	d92d      	bls.n	8000f18 <__udivmoddi4+0x2b0>
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	4461      	add	r1, ip
 8000ec0:	1b49      	subs	r1, r1, r5
 8000ec2:	b292      	uxth	r2, r2
 8000ec4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ec8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ecc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ed4:	4291      	cmp	r1, r2
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x282>
 8000ed8:	eb1c 0202 	adds.w	r2, ip, r2
 8000edc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ee0:	d216      	bcs.n	8000f10 <__udivmoddi4+0x2a8>
 8000ee2:	4291      	cmp	r1, r2
 8000ee4:	d914      	bls.n	8000f10 <__udivmoddi4+0x2a8>
 8000ee6:	3d02      	subs	r5, #2
 8000ee8:	4462      	add	r2, ip
 8000eea:	1a52      	subs	r2, r2, r1
 8000eec:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ef0:	e738      	b.n	8000d64 <__udivmoddi4+0xfc>
 8000ef2:	4631      	mov	r1, r6
 8000ef4:	4630      	mov	r0, r6
 8000ef6:	e708      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000ef8:	4639      	mov	r1, r7
 8000efa:	e6e6      	b.n	8000cca <__udivmoddi4+0x62>
 8000efc:	4610      	mov	r0, r2
 8000efe:	e6fb      	b.n	8000cf8 <__udivmoddi4+0x90>
 8000f00:	4548      	cmp	r0, r9
 8000f02:	d2a9      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f04:	ebb9 0802 	subs.w	r8, r9, r2
 8000f08:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	e7a3      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f10:	4645      	mov	r5, r8
 8000f12:	e7ea      	b.n	8000eea <__udivmoddi4+0x282>
 8000f14:	462b      	mov	r3, r5
 8000f16:	e794      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f18:	4640      	mov	r0, r8
 8000f1a:	e7d1      	b.n	8000ec0 <__udivmoddi4+0x258>
 8000f1c:	46d0      	mov	r8, sl
 8000f1e:	e77b      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f20:	3d02      	subs	r5, #2
 8000f22:	4462      	add	r2, ip
 8000f24:	e732      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f26:	4608      	mov	r0, r1
 8000f28:	e70a      	b.n	8000d40 <__udivmoddi4+0xd8>
 8000f2a:	4464      	add	r4, ip
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	e742      	b.n	8000db6 <__udivmoddi4+0x14e>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <readEncoder>:
 */

#include "encoder.h"

uint32_t readEncoder(TIM_HandleTypeDef *enc_timer)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	return enc_timer->Instance->CNT;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
	...

08000f50 <convertEncoderToSpeed>:

float convertEncoderToSpeed(uint32_t enc_prev, uint32_t enc_curr, uint16_t time_ms)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	80fb      	strh	r3, [r7, #6]
	// Conversion en tour par minute
	uint32_t distance = (enc_curr - enc_prev) / RES_ENCODER;
 8000f5e:	68ba      	ldr	r2, [r7, #8]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff faf5 	bl	8000554 <__aeabi_ui2d>
 8000f6a:	a314      	add	r3, pc, #80	; (adr r3, 8000fbc <convertEncoderToSpeed+0x6c>)
 8000f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f70:	f7ff fc94 	bl	800089c <__aeabi_ddiv>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4610      	mov	r0, r2
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f7ff fe3c 	bl	8000bf8 <__aeabi_d2uiz>
 8000f80:	4603      	mov	r3, r0
 8000f82:	617b      	str	r3, [r7, #20]
	return ((float) distance * 60000.0f) /(time_ms);
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	ee07 3a90 	vmov	s15, r3
 8000f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f8e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000fb8 <convertEncoderToSpeed+0x68>
 8000f92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fa0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fa4:	eef0 7a66 	vmov.f32	s15, s13
}
 8000fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	f3af 8000 	nop.w
 8000fb8:	476a6000 	.word	0x476a6000
 8000fbc:	cccccccd 	.word	0xcccccccd
 8000fc0:	406c0ccc 	.word	0x406c0ccc

08000fc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	; 0x28
 8000fc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fda:	4b36      	ldr	r3, [pc, #216]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	4a35      	ldr	r2, [pc, #212]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8000fe0:	f043 0304 	orr.w	r3, r3, #4
 8000fe4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe6:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fea:	f003 0304 	and.w	r3, r3, #4
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ff2:	4b30      	ldr	r3, [pc, #192]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff6:	4a2f      	ldr	r2, [pc, #188]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8000ff8:	f043 0320 	orr.w	r3, r3, #32
 8000ffc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ffe:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001002:	f003 0320 	and.w	r3, r3, #32
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b2a      	ldr	r3, [pc, #168]	; (80010b4 <MX_GPIO_Init+0xf0>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	4a29      	ldr	r2, [pc, #164]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001016:	4b27      	ldr	r3, [pc, #156]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001026:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102e:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <MX_GPIO_Init+0xf0>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2120      	movs	r1, #32
 800103e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001042:	f001 f86d 	bl	8002120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_EN_Pin|GPIO_ENU_Pin|GPIO_ENV_Pin, GPIO_PIN_SET);
 8001046:	2201      	movs	r2, #1
 8001048:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800104c:	481a      	ldr	r0, [pc, #104]	; (80010b8 <MX_GPIO_Init+0xf4>)
 800104e:	f001 f867 	bl	8002120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001052:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001058:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800105c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	4619      	mov	r1, r3
 8001068:	4814      	ldr	r0, [pc, #80]	; (80010bc <MX_GPIO_Init+0xf8>)
 800106a:	f000 fed7 	bl	8001e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800106e:	2320      	movs	r3, #32
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001072:	2301      	movs	r3, #1
 8001074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4619      	mov	r1, r3
 8001084:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001088:	f000 fec8 	bl	8001e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_EN_Pin|GPIO_ENU_Pin|GPIO_ENV_Pin;
 800108c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001090:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001092:	2301      	movs	r3, #1
 8001094:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109e:	f107 0314 	add.w	r3, r7, #20
 80010a2:	4619      	mov	r1, r3
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_GPIO_Init+0xf4>)
 80010a6:	f000 feb9 	bl	8001e1c <HAL_GPIO_Init>

}
 80010aa:	bf00      	nop
 80010ac:	3728      	adds	r7, #40	; 0x28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40021000 	.word	0x40021000
 80010b8:	48000400 	.word	0x48000400
 80010bc:	48000800 	.word	0x48000800

080010c0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80010c8:	1d39      	adds	r1, r7, #4
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295
 80010ce:	2201      	movs	r2, #1
 80010d0:	4803      	ldr	r0, [pc, #12]	; (80010e0 <__io_putchar+0x20>)
 80010d2:	f003 f9cb 	bl	800446c <HAL_UART_Transmit>
	return chr;
 80010d6:	687b      	ldr	r3, [r7, #4]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000298 	.word	0x20000298

080010e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08c      	sub	sp, #48	; 0x30
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ea:	f000 fd20 	bl	8001b2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ee:	f000 f8a5 	bl	800123c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f2:	f7ff ff67 	bl	8000fc4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80010f6:	f000 fc4f 	bl	8001998 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 80010fa:	f000 fac1 	bl	8001680 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010fe:	f000 fb5f 	bl	80017c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001102:	4842      	ldr	r0, [pc, #264]	; (800120c <main+0x128>)
 8001104:	f001 fffc 	bl	8003100 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8001108:	4841      	ldr	r0, [pc, #260]	; (8001210 <main+0x12c>)
 800110a:	f001 fff9 	bl	8003100 <HAL_TIM_Base_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800110e:	213c      	movs	r1, #60	; 0x3c
 8001110:	483f      	ldr	r0, [pc, #252]	; (8001210 <main+0x12c>)
 8001112:	f002 faeb 	bl	80036ec <HAL_TIM_Encoder_Start>

  // Pwm motor init
  PWM fwd = {&htim1, TIM_CHANNEL_1, 0.0};
 8001116:	4b3d      	ldr	r3, [pc, #244]	; (800120c <main+0x128>)
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
  PWM rev = {&htim1, TIM_CHANNEL_2, 0.0};
 8001124:	4a3b      	ldr	r2, [pc, #236]	; (8001214 <main+0x130>)
 8001126:	463b      	mov	r3, r7
 8001128:	ca07      	ldmia	r2, {r0, r1, r2}
 800112a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  initPwm(&fwd);
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f8ea 	bl	800130c <initPwm>
  initPwm(&rev);
 8001138:	463b      	mov	r3, r7
 800113a:	4618      	mov	r0, r3
 800113c:	f000 f8e6 	bl	800130c <initPwm>

  // Motor init
  initMotor(&motor_left, &fwd, &rev);
 8001140:	463a      	mov	r2, r7
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	4619      	mov	r1, r3
 8001148:	4833      	ldr	r0, [pc, #204]	; (8001218 <main+0x134>)
 800114a:	f000 f8c7 	bl	80012dc <initMotor>

  // Start Pwm
  setPwmDutyCycle(&fwd, 0.2f);
 800114e:	f107 030c 	add.w	r3, r7, #12
 8001152:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800121c <main+0x138>
 8001156:	4618      	mov	r0, r3
 8001158:	f000 f900 	bl	800135c <setPwmDutyCycle>

  int i = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t prev_encoder_value = readEncoder(&htim2);
 8001160:	482b      	ldr	r0, [pc, #172]	; (8001210 <main+0x12c>)
 8001162:	f7ff fee7 	bl	8000f34 <readEncoder>
 8001166:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t current_encoder_value;
  uint32_t start_ms = HAL_GetTick();
 8001168:	f000 fd46 	bl	8001bf8 <HAL_GetTick>
 800116c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while(i < 15)
 800116e:	e043      	b.n	80011f8 <main+0x114>
	  {
		  current_encoder_value = READ_ENCODER(htim2);
 8001170:	4b27      	ldr	r3, [pc, #156]	; (8001210 <main+0x12c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001176:	623b      	str	r3, [r7, #32]
		  end_ms = HAL_GetTick();
 8001178:	f000 fd3e 	bl	8001bf8 <HAL_GetTick>
 800117c:	61f8      	str	r0, [r7, #28]

		  time_ms = end_ms - start_ms;
 800117e:	69fa      	ldr	r2, [r7, #28]
 8001180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	61bb      	str	r3, [r7, #24]

		  printf("i = %d\n\r", i);
 8001186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001188:	4825      	ldr	r0, [pc, #148]	; (8001220 <main+0x13c>)
 800118a:	f004 fc9f 	bl	8005acc <iprintf>
		  printf("%ld\n\r", end_ms);
 800118e:	69f9      	ldr	r1, [r7, #28]
 8001190:	4824      	ldr	r0, [pc, #144]	; (8001224 <main+0x140>)
 8001192:	f004 fc9b 	bl	8005acc <iprintf>
		  printf("Time = %ld\r\n", time_ms);
 8001196:	69b9      	ldr	r1, [r7, #24]
 8001198:	4823      	ldr	r0, [pc, #140]	; (8001228 <main+0x144>)
 800119a:	f004 fc97 	bl	8005acc <iprintf>
		  printf("Encoder = %ld\r\n", current_encoder_value);
 800119e:	6a39      	ldr	r1, [r7, #32]
 80011a0:	4822      	ldr	r0, [pc, #136]	; (800122c <main+0x148>)
 80011a2:	f004 fc93 	bl	8005acc <iprintf>
		  printf("Speed = %f\r\n", convertEncoderToSpeed(prev_encoder_value, current_encoder_value, time_ms));
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	461a      	mov	r2, r3
 80011ac:	6a39      	ldr	r1, [r7, #32]
 80011ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80011b0:	f7ff fece 	bl	8000f50 <convertEncoderToSpeed>
 80011b4:	ee10 3a10 	vmov	r3, s0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f9ed 	bl	8000598 <__aeabi_f2d>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	481b      	ldr	r0, [pc, #108]	; (8001230 <main+0x14c>)
 80011c4:	f004 fc82 	bl	8005acc <iprintf>
		  printf("\n\n");
 80011c8:	481a      	ldr	r0, [pc, #104]	; (8001234 <main+0x150>)
 80011ca:	f004 fce5 	bl	8005b98 <puts>
		  prev_encoder_value = current_encoder_value;
 80011ce:	6a3b      	ldr	r3, [r7, #32]
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
		  start_ms = end_ms;
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24

		  HAL_Delay(1000);
 80011d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011da:	f000 fd19 	bl	8001c10 <HAL_Delay>
		  i++;
 80011de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e0:	3301      	adds	r3, #1
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		  if(i == 7)
 80011e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e6:	2b07      	cmp	r3, #7
 80011e8:	d106      	bne.n	80011f8 <main+0x114>
		  {
			  setPwmDutyCycle(&fwd, 0.3f);
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8001238 <main+0x154>
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f8b2 	bl	800135c <setPwmDutyCycle>
	  while(i < 15)
 80011f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fa:	2b0e      	cmp	r3, #14
 80011fc:	ddb8      	ble.n	8001170 <main+0x8c>
		  }
	  }
	  stopPwm(&fwd);
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	4618      	mov	r0, r3
 8001204:	f000 f89a 	bl	800133c <stopPwm>
	  while(i < 15)
 8001208:	e7f6      	b.n	80011f8 <main+0x114>
 800120a:	bf00      	nop
 800120c:	20000200 	.word	0x20000200
 8001210:	2000024c 	.word	0x2000024c
 8001214:	08007b30 	.word	0x08007b30
 8001218:	200001f0 	.word	0x200001f0
 800121c:	3e4ccccd 	.word	0x3e4ccccd
 8001220:	08007ae8 	.word	0x08007ae8
 8001224:	08007af4 	.word	0x08007af4
 8001228:	08007afc 	.word	0x08007afc
 800122c:	08007b0c 	.word	0x08007b0c
 8001230:	08007b1c 	.word	0x08007b1c
 8001234:	08007b2c 	.word	0x08007b2c
 8001238:	3e99999a 	.word	0x3e99999a

0800123c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b094      	sub	sp, #80	; 0x50
 8001240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001242:	f107 0318 	add.w	r3, r7, #24
 8001246:	2238      	movs	r2, #56	; 0x38
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f004 fd84 	bl	8005d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800125e:	2000      	movs	r0, #0
 8001260:	f000 ff76 	bl	8002150 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001264:	2302      	movs	r3, #2
 8001266:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001268:	f44f 7380 	mov.w	r3, #256	; 0x100
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800126e:	2340      	movs	r3, #64	; 0x40
 8001270:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001272:	2302      	movs	r3, #2
 8001274:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001276:	2302      	movs	r3, #2
 8001278:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800127a:	2304      	movs	r3, #4
 800127c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800127e:	2355      	movs	r3, #85	; 0x55
 8001280:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001282:	2302      	movs	r3, #2
 8001284:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001286:	2302      	movs	r3, #2
 8001288:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800128a:	2302      	movs	r3, #2
 800128c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800128e:	f107 0318 	add.w	r3, r7, #24
 8001292:	4618      	mov	r0, r3
 8001294:	f001 f810 	bl	80022b8 <HAL_RCC_OscConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800129e:	f000 f818 	bl	80012d2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a2:	230f      	movs	r3, #15
 80012a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a6:	2303      	movs	r3, #3
 80012a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2104      	movs	r1, #4
 80012ba:	4618      	mov	r0, r3
 80012bc:	f001 fb14 	bl	80028e8 <HAL_RCC_ClockConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80012c6:	f000 f804 	bl	80012d2 <Error_Handler>
  }
}
 80012ca:	bf00      	nop
 80012cc:	3750      	adds	r7, #80	; 0x50
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d6:	b672      	cpsid	i
}
 80012d8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012da:	e7fe      	b.n	80012da <Error_Handler+0x8>

080012dc <initMotor>:

h_motor_t motor_left;
h_motor_t motor_right;

void initMotor(h_motor_t *motor, PWM *fwd, PWM *rev)
{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
	motor->speed = 0;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
	motor->state = STOP;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2202      	movs	r2, #2
 80012f2:	705a      	strb	r2, [r3, #1]
	motor->fwd = fwd;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	605a      	str	r2, [r3, #4]
	motor->rev = rev;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	609a      	str	r2, [r3, #8]
}
 8001300:	bf00      	nop
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <initPwm>:
 */

#include "pwm.h"

void initPwm(PWM *pwm)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(pwm->timer, pwm->channel);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	4619      	mov	r1, r3
 800131e:	4610      	mov	r0, r2
 8001320:	f001 ffa8 	bl	8003274 <HAL_TIM_PWM_Start>
	setPwmDutyCycle(pwm, 0.0f);
 8001324:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8001338 <initPwm+0x2c>
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f000 f817 	bl	800135c <setPwmDutyCycle>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	00000000 	.word	0x00000000

0800133c <stopPwm>:

void stopPwm(PWM *pwm)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(pwm->timer, pwm->channel);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	4619      	mov	r1, r3
 800134e:	4610      	mov	r0, r2
 8001350:	f002 f890 	bl	8003474 <HAL_TIM_PWM_Stop>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <setPwmDutyCycle>:

void setPwmDutyCycle(PWM *pwm, float duty_cycle)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	ed87 0a00 	vstr	s0, [r7]
    if (duty_cycle < 0.0f)
 8001368:	edd7 7a00 	vldr	s15, [r7]
 800136c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d503      	bpl.n	800137e <setPwmDutyCycle+0x22>
    {
        duty_cycle = 0.0f;
 8001376:	f04f 0300 	mov.w	r3, #0
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	e00b      	b.n	8001396 <setPwmDutyCycle+0x3a>
    }
    else if (duty_cycle > 1.0f)
 800137e:	edd7 7a00 	vldr	s15, [r7]
 8001382:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001386:	eef4 7ac7 	vcmpe.f32	s15, s14
 800138a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138e:	dd02      	ble.n	8001396 <setPwmDutyCycle+0x3a>
    {
        duty_cycle = 1.0f;
 8001390:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001394:	603b      	str	r3, [r7, #0]
    }

    uint16_t period = pwm->timer->Init.Period;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	81fb      	strh	r3, [r7, #14]
    uint16_t ccr_value = (uint16_t)(duty_cycle * period);
 800139e:	89fb      	ldrh	r3, [r7, #14]
 80013a0:	ee07 3a90 	vmov	s15, r3
 80013a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a8:	edd7 7a00 	vldr	s15, [r7]
 80013ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b4:	ee17 3a90 	vmov	r3, s15
 80013b8:	81bb      	strh	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, ccr_value);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d105      	bne.n	80013ce <setPwmDutyCycle+0x72>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	89ba      	ldrh	r2, [r7, #12]
 80013ca:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013cc:	e02c      	b.n	8001428 <setPwmDutyCycle+0xcc>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, ccr_value);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d105      	bne.n	80013e2 <setPwmDutyCycle+0x86>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	89bb      	ldrh	r3, [r7, #12]
 80013de:	6393      	str	r3, [r2, #56]	; 0x38
}
 80013e0:	e022      	b.n	8001428 <setPwmDutyCycle+0xcc>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, ccr_value);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2b08      	cmp	r3, #8
 80013e8:	d105      	bne.n	80013f6 <setPwmDutyCycle+0x9a>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	89bb      	ldrh	r3, [r7, #12]
 80013f2:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80013f4:	e018      	b.n	8001428 <setPwmDutyCycle+0xcc>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, ccr_value);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	2b0c      	cmp	r3, #12
 80013fc:	d105      	bne.n	800140a <setPwmDutyCycle+0xae>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	89bb      	ldrh	r3, [r7, #12]
 8001406:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001408:	e00e      	b.n	8001428 <setPwmDutyCycle+0xcc>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, ccr_value);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b10      	cmp	r3, #16
 8001410:	d105      	bne.n	800141e <setPwmDutyCycle+0xc2>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	89bb      	ldrh	r3, [r7, #12]
 800141a:	6493      	str	r3, [r2, #72]	; 0x48
}
 800141c:	e004      	b.n	8001428 <setPwmDutyCycle+0xcc>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, ccr_value);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	89bb      	ldrh	r3, [r7, #12]
 8001426:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143a:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <HAL_MspInit+0x44>)
 800143c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800143e:	4a0e      	ldr	r2, [pc, #56]	; (8001478 <HAL_MspInit+0x44>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6613      	str	r3, [r2, #96]	; 0x60
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <HAL_MspInit+0x44>)
 8001448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_MspInit+0x44>)
 8001454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <HAL_MspInit+0x44>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145c:	6593      	str	r3, [r2, #88]	; 0x58
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_MspInit+0x44>)
 8001460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	603b      	str	r3, [r7, #0]
 8001468:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800146a:	f000 ff15 	bl	8002298 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40021000 	.word	0x40021000

0800147c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <NMI_Handler+0x4>

08001482 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001486:	e7fe      	b.n	8001486 <HardFault_Handler+0x4>

08001488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800148c:	e7fe      	b.n	800148c <MemManage_Handler+0x4>

0800148e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001492:	e7fe      	b.n	8001492 <BusFault_Handler+0x4>

08001494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <UsageFault_Handler+0x4>

0800149a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c8:	f000 fb84 	bl	8001bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return 1;
 80014d4:	2301      	movs	r3, #1
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_kill>:

int _kill(int pid, int sig)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014ea:	f004 fc87 	bl	8005dfc <__errno>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2216      	movs	r2, #22
 80014f2:	601a      	str	r2, [r3, #0]
  return -1;
 80014f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <_exit>:

void _exit (int status)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001508:	f04f 31ff 	mov.w	r1, #4294967295
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ffe7 	bl	80014e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001512:	e7fe      	b.n	8001512 <_exit+0x12>

08001514 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
 8001524:	e00a      	b.n	800153c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001526:	f3af 8000 	nop.w
 800152a:	4601      	mov	r1, r0
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	1c5a      	adds	r2, r3, #1
 8001530:	60ba      	str	r2, [r7, #8]
 8001532:	b2ca      	uxtb	r2, r1
 8001534:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3301      	adds	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	dbf0      	blt.n	8001526 <_read+0x12>
  }

  return len;
 8001544:	687b      	ldr	r3, [r7, #4]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b086      	sub	sp, #24
 8001552:	af00      	add	r7, sp, #0
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
 800155e:	e009      	b.n	8001574 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	1c5a      	adds	r2, r3, #1
 8001564:	60ba      	str	r2, [r7, #8]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fda9 	bl	80010c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	429a      	cmp	r2, r3
 800157a:	dbf1      	blt.n	8001560 <_write+0x12>
  }
  return len;
 800157c:	687b      	ldr	r3, [r7, #4]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <_close>:

int _close(int file)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015ae:	605a      	str	r2, [r3, #4]
  return 0;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <_isatty>:

int _isatty(int file)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f8:	4a14      	ldr	r2, [pc, #80]	; (800164c <_sbrk+0x5c>)
 80015fa:	4b15      	ldr	r3, [pc, #84]	; (8001650 <_sbrk+0x60>)
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001604:	4b13      	ldr	r3, [pc, #76]	; (8001654 <_sbrk+0x64>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d102      	bne.n	8001612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <_sbrk+0x64>)
 800160e:	4a12      	ldr	r2, [pc, #72]	; (8001658 <_sbrk+0x68>)
 8001610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001612:	4b10      	ldr	r3, [pc, #64]	; (8001654 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	429a      	cmp	r2, r3
 800161e:	d207      	bcs.n	8001630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001620:	f004 fbec 	bl	8005dfc <__errno>
 8001624:	4603      	mov	r3, r0
 8001626:	220c      	movs	r2, #12
 8001628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295
 800162e:	e009      	b.n	8001644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001630:	4b08      	ldr	r3, [pc, #32]	; (8001654 <_sbrk+0x64>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	4a05      	ldr	r2, [pc, #20]	; (8001654 <_sbrk+0x64>)
 8001640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001642:	68fb      	ldr	r3, [r7, #12]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20008000 	.word	0x20008000
 8001650:	00000400 	.word	0x00000400
 8001654:	200001fc 	.word	0x200001fc
 8001658:	20000478 	.word	0x20000478

0800165c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <SystemInit+0x20>)
 8001662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001666:	4a05      	ldr	r2, [pc, #20]	; (800167c <SystemInit+0x20>)
 8001668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800166c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b098      	sub	sp, #96	; 0x60
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001686:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001692:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
 80016a0:	611a      	str	r2, [r3, #16]
 80016a2:	615a      	str	r2, [r3, #20]
 80016a4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	2234      	movs	r2, #52	; 0x34
 80016aa:	2100      	movs	r1, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	f004 fb53 	bl	8005d58 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016b2:	4b41      	ldr	r3, [pc, #260]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016b4:	4a41      	ldr	r2, [pc, #260]	; (80017bc <MX_TIM1_Init+0x13c>)
 80016b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80016b8:	4b3f      	ldr	r3, [pc, #252]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016be:	4b3e      	ldr	r3, [pc, #248]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6799;
 80016c4:	4b3c      	ldr	r3, [pc, #240]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016c6:	f641 228f 	movw	r2, #6799	; 0x1a8f
 80016ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016cc:	4b3a      	ldr	r3, [pc, #232]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016d2:	4b39      	ldr	r3, [pc, #228]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d8:	4b37      	ldr	r3, [pc, #220]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016da:	2200      	movs	r2, #0
 80016dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016de:	4836      	ldr	r0, [pc, #216]	; (80017b8 <MX_TIM1_Init+0x138>)
 80016e0:	f001 fd70 	bl	80031c4 <HAL_TIM_PWM_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80016ea:	f7ff fdf2 	bl	80012d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ee:	2300      	movs	r3, #0
 80016f0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016f2:	2300      	movs	r3, #0
 80016f4:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f6:	2300      	movs	r3, #0
 80016f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016fe:	4619      	mov	r1, r3
 8001700:	482d      	ldr	r0, [pc, #180]	; (80017b8 <MX_TIM1_Init+0x138>)
 8001702:	f002 fd41 	bl	8004188 <HAL_TIMEx_MasterConfigSynchronization>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800170c:	f7ff fde1 	bl	80012d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001710:	2360      	movs	r3, #96	; 0x60
 8001712:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001718:	2300      	movs	r3, #0
 800171a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800171c:	2300      	movs	r3, #0
 800171e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001724:	2300      	movs	r3, #0
 8001726:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001728:	2300      	movs	r3, #0
 800172a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800172c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001730:	2200      	movs	r2, #0
 8001732:	4619      	mov	r1, r3
 8001734:	4820      	ldr	r0, [pc, #128]	; (80017b8 <MX_TIM1_Init+0x138>)
 8001736:	f002 f867 	bl	8003808 <HAL_TIM_PWM_ConfigChannel>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001740:	f7ff fdc7 	bl	80012d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001744:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001748:	2204      	movs	r2, #4
 800174a:	4619      	mov	r1, r3
 800174c:	481a      	ldr	r0, [pc, #104]	; (80017b8 <MX_TIM1_Init+0x138>)
 800174e:	f002 f85b 	bl	8003808 <HAL_TIM_PWM_ConfigChannel>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001758:	f7ff fdbb 	bl	80012d2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800175c:	2300      	movs	r3, #0
 800175e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001770:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001774:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001782:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001786:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800178c:	2300      	movs	r3, #0
 800178e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001790:	2300      	movs	r3, #0
 8001792:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	4619      	mov	r1, r3
 8001798:	4807      	ldr	r0, [pc, #28]	; (80017b8 <MX_TIM1_Init+0x138>)
 800179a:	f002 fd77 	bl	800428c <HAL_TIMEx_ConfigBreakDeadTime>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80017a4:	f7ff fd95 	bl	80012d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017a8:	4803      	ldr	r0, [pc, #12]	; (80017b8 <MX_TIM1_Init+0x138>)
 80017aa:	f000 f8bd 	bl	8001928 <HAL_TIM_MspPostInit>

}
 80017ae:	bf00      	nop
 80017b0:	3760      	adds	r7, #96	; 0x60
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000200 	.word	0x20000200
 80017bc:	40012c00 	.word	0x40012c00

080017c0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08c      	sub	sp, #48	; 0x30
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	2224      	movs	r2, #36	; 0x24
 80017cc:	2100      	movs	r1, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f004 fac2 	bl	8005d58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d4:	463b      	mov	r3, r7
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017de:	4b21      	ldr	r3, [pc, #132]	; (8001864 <MX_TIM2_Init+0xa4>)
 80017e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80017e6:	4b1f      	ldr	r3, [pc, #124]	; (8001864 <MX_TIM2_Init+0xa4>)
 80017e8:	22a9      	movs	r2, #169	; 0xa9
 80017ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ec:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <MX_TIM2_Init+0xa4>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 80017f2:	4b1c      	ldr	r3, [pc, #112]	; (8001864 <MX_TIM2_Init+0xa4>)
 80017f4:	f04f 32ff 	mov.w	r2, #4294967295
 80017f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <MX_TIM2_Init+0xa4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001800:	4b18      	ldr	r3, [pc, #96]	; (8001864 <MX_TIM2_Init+0xa4>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001806:	2303      	movs	r3, #3
 8001808:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800180e:	2301      	movs	r3, #1
 8001810:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800181e:	2301      	movs	r3, #1
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	4619      	mov	r1, r3
 8001830:	480c      	ldr	r0, [pc, #48]	; (8001864 <MX_TIM2_Init+0xa4>)
 8001832:	f001 feb5 	bl	80035a0 <HAL_TIM_Encoder_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800183c:	f7ff fd49 	bl	80012d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001840:	2300      	movs	r3, #0
 8001842:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001844:	2300      	movs	r3, #0
 8001846:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001848:	463b      	mov	r3, r7
 800184a:	4619      	mov	r1, r3
 800184c:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_TIM2_Init+0xa4>)
 800184e:	f002 fc9b 	bl	8004188 <HAL_TIMEx_MasterConfigSynchronization>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001858:	f7ff fd3b 	bl	80012d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	3730      	adds	r7, #48	; 0x30
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	2000024c 	.word	0x2000024c

08001868 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0a      	ldr	r2, [pc, #40]	; (80018a0 <HAL_TIM_PWM_MspInit+0x38>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d10b      	bne.n	8001892 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800187a:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <HAL_TIM_PWM_MspInit+0x3c>)
 800187c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187e:	4a09      	ldr	r2, [pc, #36]	; (80018a4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001880:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001884:	6613      	str	r3, [r2, #96]	; 0x60
 8001886:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800188a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001892:	bf00      	nop
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40012c00 	.word	0x40012c00
 80018a4:	40021000 	.word	0x40021000

080018a8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	; 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c8:	d128      	bne.n	800191c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ca:	4b16      	ldr	r3, [pc, #88]	; (8001924 <HAL_TIM_Encoder_MspInit+0x7c>)
 80018cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ce:	4a15      	ldr	r2, [pc, #84]	; (8001924 <HAL_TIM_Encoder_MspInit+0x7c>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6593      	str	r3, [r2, #88]	; 0x58
 80018d6:	4b13      	ldr	r3, [pc, #76]	; (8001924 <HAL_TIM_Encoder_MspInit+0x7c>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e2:	4b10      	ldr	r3, [pc, #64]	; (8001924 <HAL_TIM_Encoder_MspInit+0x7c>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e6:	4a0f      	ldr	r2, [pc, #60]	; (8001924 <HAL_TIM_Encoder_MspInit+0x7c>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ee:	4b0d      	ldr	r3, [pc, #52]	; (8001924 <HAL_TIM_Encoder_MspInit+0x7c>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018fa:	2303      	movs	r3, #3
 80018fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800190a:	2301      	movs	r3, #1
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001918:	f000 fa80 	bl	8001e1c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800191c:	bf00      	nop
 800191e:	3728      	adds	r7, #40	; 0x28
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000

08001928 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a12      	ldr	r2, [pc, #72]	; (8001990 <HAL_TIM_MspPostInit+0x68>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d11d      	bne.n	8001986 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <HAL_TIM_MspPostInit+0x6c>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194e:	4a11      	ldr	r2, [pc, #68]	; (8001994 <HAL_TIM_MspPostInit+0x6c>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <HAL_TIM_MspPostInit+0x6c>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001962:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001966:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001974:	2306      	movs	r3, #6
 8001976:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001982:	f000 fa4b 	bl	8001e1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001986:	bf00      	nop
 8001988:	3720      	adds	r7, #32
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40012c00 	.word	0x40012c00
 8001994:	40021000 	.word	0x40021000

08001998 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800199c:	4b21      	ldr	r3, [pc, #132]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 800199e:	4a22      	ldr	r2, [pc, #136]	; (8001a28 <MX_LPUART1_UART_Init+0x90>)
 80019a0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80019a2:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019a8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019aa:	4b1e      	ldr	r3, [pc, #120]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80019b0:	4b1c      	ldr	r3, [pc, #112]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80019b6:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80019bc:	4b19      	ldr	r3, [pc, #100]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019be:	220c      	movs	r2, #12
 80019c0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c2:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019c8:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019d4:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80019da:	4812      	ldr	r0, [pc, #72]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019dc:	f002 fcf6 	bl	80043cc <HAL_UART_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80019e6:	f7ff fc74 	bl	80012d2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ea:	2100      	movs	r1, #0
 80019ec:	480d      	ldr	r0, [pc, #52]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 80019ee:	f003 fa8d 	bl	8004f0c <HAL_UARTEx_SetTxFifoThreshold>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80019f8:	f7ff fc6b 	bl	80012d2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019fc:	2100      	movs	r1, #0
 80019fe:	4809      	ldr	r0, [pc, #36]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 8001a00:	f003 fac2 	bl	8004f88 <HAL_UARTEx_SetRxFifoThreshold>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001a0a:	f7ff fc62 	bl	80012d2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001a0e:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_LPUART1_UART_Init+0x8c>)
 8001a10:	f003 fa43 	bl	8004e9a <HAL_UARTEx_DisableFifoMode>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001a1a:	f7ff fc5a 	bl	80012d2 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000298 	.word	0x20000298
 8001a28:	40008000 	.word	0x40008000

08001a2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b09a      	sub	sp, #104	; 0x68
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	2244      	movs	r2, #68	; 0x44
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f004 f983 	bl	8005d58 <memset>
  if(uartHandle->Instance==LPUART1)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1f      	ldr	r2, [pc, #124]	; (8001ad4 <HAL_UART_MspInit+0xa8>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d136      	bne.n	8001aca <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a5c:	2320      	movs	r3, #32
 8001a5e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a60:	2300      	movs	r3, #0
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a64:	f107 0310 	add.w	r3, r7, #16
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f001 f959 	bl	8002d20 <HAL_RCCEx_PeriphCLKConfig>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a74:	f7ff fc2d 	bl	80012d2 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a78:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <HAL_UART_MspInit+0xac>)
 8001a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a7c:	4a16      	ldr	r2, [pc, #88]	; (8001ad8 <HAL_UART_MspInit+0xac>)
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <HAL_UART_MspInit+0xac>)
 8001a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <HAL_UART_MspInit+0xac>)
 8001a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a94:	4a10      	ldr	r2, [pc, #64]	; (8001ad8 <HAL_UART_MspInit+0xac>)
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <HAL_UART_MspInit+0xac>)
 8001a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	60bb      	str	r3, [r7, #8]
 8001aa6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001aa8:	230c      	movs	r3, #12
 8001aaa:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001ab8:	230c      	movs	r3, #12
 8001aba:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ac6:	f000 f9a9 	bl	8001e1c <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001aca:	bf00      	nop
 8001acc:	3768      	adds	r7, #104	; 0x68
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40008000 	.word	0x40008000
 8001ad8:	40021000 	.word	0x40021000

08001adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001adc:	480d      	ldr	r0, [pc, #52]	; (8001b14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ade:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ae0:	480d      	ldr	r0, [pc, #52]	; (8001b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ae2:	490e      	ldr	r1, [pc, #56]	; (8001b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ae4:	4a0e      	ldr	r2, [pc, #56]	; (8001b20 <LoopForever+0xe>)
  movs r3, #0
 8001ae6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ae8:	e002      	b.n	8001af0 <LoopCopyDataInit>

08001aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aee:	3304      	adds	r3, #4

08001af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af4:	d3f9      	bcc.n	8001aea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001af6:	4a0b      	ldr	r2, [pc, #44]	; (8001b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001af8:	4c0b      	ldr	r4, [pc, #44]	; (8001b28 <LoopForever+0x16>)
  movs r3, #0
 8001afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001afc:	e001      	b.n	8001b02 <LoopFillZerobss>

08001afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b00:	3204      	adds	r2, #4

08001b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b04:	d3fb      	bcc.n	8001afe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b06:	f7ff fda9 	bl	800165c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b0a:	f004 f97d 	bl	8005e08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b0e:	f7ff fae9 	bl	80010e4 <main>

08001b12 <LoopForever>:

LoopForever:
    b LoopForever
 8001b12:	e7fe      	b.n	8001b12 <LoopForever>
  ldr   r0, =_estack
 8001b14:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b1c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b20:	08007efc 	.word	0x08007efc
  ldr r2, =_sbss
 8001b24:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b28:	20000478 	.word	0x20000478

08001b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b2c:	e7fe      	b.n	8001b2c <ADC1_2_IRQHandler>

08001b2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b38:	2003      	movs	r0, #3
 8001b3a:	f000 f93d 	bl	8001db8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f000 f80e 	bl	8001b60 <HAL_InitTick>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d002      	beq.n	8001b50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	71fb      	strb	r3, [r7, #7]
 8001b4e:	e001      	b.n	8001b54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b50:	f7ff fc70 	bl	8001434 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b54:	79fb      	ldrb	r3, [r7, #7]

}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
	...

08001b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001b6c:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <HAL_InitTick+0x68>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d022      	beq.n	8001bba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001b74:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <HAL_InitTick+0x6c>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <HAL_InitTick+0x68>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f000 f93a 	bl	8001e02 <HAL_SYSTICK_Config>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d10f      	bne.n	8001bb4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b0f      	cmp	r3, #15
 8001b98:	d809      	bhi.n	8001bae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	6879      	ldr	r1, [r7, #4]
 8001b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba2:	f000 f914 	bl	8001dce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	; (8001bd0 <HAL_InitTick+0x70>)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	e007      	b.n	8001bbe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	73fb      	strb	r3, [r7, #15]
 8001bb2:	e004      	b.n	8001bbe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
 8001bb8:	e001      	b.n	8001bbe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000008 	.word	0x20000008
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	20000004 	.word	0x20000004

08001bd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd8:	4b05      	ldr	r3, [pc, #20]	; (8001bf0 <HAL_IncTick+0x1c>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <HAL_IncTick+0x20>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4413      	add	r3, r2
 8001be2:	4a03      	ldr	r2, [pc, #12]	; (8001bf0 <HAL_IncTick+0x1c>)
 8001be4:	6013      	str	r3, [r2, #0]
}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	20000328 	.word	0x20000328
 8001bf4:	20000008 	.word	0x20000008

08001bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bfc:	4b03      	ldr	r3, [pc, #12]	; (8001c0c <HAL_GetTick+0x14>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000328 	.word	0x20000328

08001c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c18:	f7ff ffee 	bl	8001bf8 <HAL_GetTick>
 8001c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d004      	beq.n	8001c34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2a:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <HAL_Delay+0x40>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4413      	add	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c34:	bf00      	nop
 8001c36:	f7ff ffdf 	bl	8001bf8 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d8f7      	bhi.n	8001c36 <HAL_Delay+0x26>
  {
  }
}
 8001c46:	bf00      	nop
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000008 	.word	0x20000008

08001c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c64:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <__NVIC_SetPriorityGrouping+0x44>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c70:	4013      	ands	r3, r2
 8001c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c86:	4a04      	ldr	r2, [pc, #16]	; (8001c98 <__NVIC_SetPriorityGrouping+0x44>)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	60d3      	str	r3, [r2, #12]
}
 8001c8c:	bf00      	nop
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca0:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	0a1b      	lsrs	r3, r3, #8
 8001ca6:	f003 0307 	and.w	r3, r3, #7
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	6039      	str	r1, [r7, #0]
 8001cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	db0a      	blt.n	8001ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	b2da      	uxtb	r2, r3
 8001cd0:	490c      	ldr	r1, [pc, #48]	; (8001d04 <__NVIC_SetPriority+0x4c>)
 8001cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd6:	0112      	lsls	r2, r2, #4
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	440b      	add	r3, r1
 8001cdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce0:	e00a      	b.n	8001cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	4908      	ldr	r1, [pc, #32]	; (8001d08 <__NVIC_SetPriority+0x50>)
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	3b04      	subs	r3, #4
 8001cf0:	0112      	lsls	r2, r2, #4
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	761a      	strb	r2, [r3, #24]
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000e100 	.word	0xe000e100
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b089      	sub	sp, #36	; 0x24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f1c3 0307 	rsb	r3, r3, #7
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	bf28      	it	cs
 8001d2a:	2304      	movcs	r3, #4
 8001d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3304      	adds	r3, #4
 8001d32:	2b06      	cmp	r3, #6
 8001d34:	d902      	bls.n	8001d3c <NVIC_EncodePriority+0x30>
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3b03      	subs	r3, #3
 8001d3a:	e000      	b.n	8001d3e <NVIC_EncodePriority+0x32>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d40:	f04f 32ff 	mov.w	r2, #4294967295
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43da      	mvns	r2, r3
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	401a      	ands	r2, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d54:	f04f 31ff 	mov.w	r1, #4294967295
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5e:	43d9      	mvns	r1, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d64:	4313      	orrs	r3, r2
         );
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3724      	adds	r7, #36	; 0x24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d84:	d301      	bcc.n	8001d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00f      	b.n	8001daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	; (8001db4 <SysTick_Config+0x40>)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d92:	210f      	movs	r1, #15
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	f7ff ff8e 	bl	8001cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <SysTick_Config+0x40>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <SysTick_Config+0x40>)
 8001da4:	2207      	movs	r2, #7
 8001da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	e000e010 	.word	0xe000e010

08001db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f7ff ff47 	bl	8001c54 <__NVIC_SetPriorityGrouping>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
 8001dda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ddc:	f7ff ff5e 	bl	8001c9c <__NVIC_GetPriorityGrouping>
 8001de0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	68b9      	ldr	r1, [r7, #8]
 8001de6:	6978      	ldr	r0, [r7, #20]
 8001de8:	f7ff ff90 	bl	8001d0c <NVIC_EncodePriority>
 8001dec:	4602      	mov	r2, r0
 8001dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df2:	4611      	mov	r1, r2
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff ff5f 	bl	8001cb8 <__NVIC_SetPriority>
}
 8001dfa:	bf00      	nop
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b082      	sub	sp, #8
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7ff ffb2 	bl	8001d74 <SysTick_Config>
 8001e10:	4603      	mov	r3, r0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b087      	sub	sp, #28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001e2a:	e15a      	b.n	80020e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	2101      	movs	r1, #1
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	fa01 f303 	lsl.w	r3, r1, r3
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f000 814c 	beq.w	80020dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d005      	beq.n	8001e5c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d130      	bne.n	8001ebe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	2203      	movs	r2, #3
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	4013      	ands	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	68da      	ldr	r2, [r3, #12]
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e92:	2201      	movs	r2, #1
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	091b      	lsrs	r3, r3, #4
 8001ea8:	f003 0201 	and.w	r2, r3, #1
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d017      	beq.n	8001efa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	2203      	movs	r2, #3
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d123      	bne.n	8001f4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	08da      	lsrs	r2, r3, #3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3208      	adds	r2, #8
 8001f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	220f      	movs	r2, #15
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	43db      	mvns	r3, r3
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	4013      	ands	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	691a      	ldr	r2, [r3, #16]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	08da      	lsrs	r2, r3, #3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3208      	adds	r2, #8
 8001f48:	6939      	ldr	r1, [r7, #16]
 8001f4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	2203      	movs	r2, #3
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 0203 	and.w	r2, r3, #3
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 80a6 	beq.w	80020dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f90:	4b5b      	ldr	r3, [pc, #364]	; (8002100 <HAL_GPIO_Init+0x2e4>)
 8001f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f94:	4a5a      	ldr	r2, [pc, #360]	; (8002100 <HAL_GPIO_Init+0x2e4>)
 8001f96:	f043 0301 	orr.w	r3, r3, #1
 8001f9a:	6613      	str	r3, [r2, #96]	; 0x60
 8001f9c:	4b58      	ldr	r3, [pc, #352]	; (8002100 <HAL_GPIO_Init+0x2e4>)
 8001f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fa8:	4a56      	ldr	r2, [pc, #344]	; (8002104 <HAL_GPIO_Init+0x2e8>)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	3302      	adds	r3, #2
 8001fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fd2:	d01f      	beq.n	8002014 <HAL_GPIO_Init+0x1f8>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a4c      	ldr	r2, [pc, #304]	; (8002108 <HAL_GPIO_Init+0x2ec>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d019      	beq.n	8002010 <HAL_GPIO_Init+0x1f4>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a4b      	ldr	r2, [pc, #300]	; (800210c <HAL_GPIO_Init+0x2f0>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d013      	beq.n	800200c <HAL_GPIO_Init+0x1f0>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a4a      	ldr	r2, [pc, #296]	; (8002110 <HAL_GPIO_Init+0x2f4>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d00d      	beq.n	8002008 <HAL_GPIO_Init+0x1ec>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a49      	ldr	r2, [pc, #292]	; (8002114 <HAL_GPIO_Init+0x2f8>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d007      	beq.n	8002004 <HAL_GPIO_Init+0x1e8>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a48      	ldr	r2, [pc, #288]	; (8002118 <HAL_GPIO_Init+0x2fc>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d101      	bne.n	8002000 <HAL_GPIO_Init+0x1e4>
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	e00a      	b.n	8002016 <HAL_GPIO_Init+0x1fa>
 8002000:	2306      	movs	r3, #6
 8002002:	e008      	b.n	8002016 <HAL_GPIO_Init+0x1fa>
 8002004:	2304      	movs	r3, #4
 8002006:	e006      	b.n	8002016 <HAL_GPIO_Init+0x1fa>
 8002008:	2303      	movs	r3, #3
 800200a:	e004      	b.n	8002016 <HAL_GPIO_Init+0x1fa>
 800200c:	2302      	movs	r3, #2
 800200e:	e002      	b.n	8002016 <HAL_GPIO_Init+0x1fa>
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <HAL_GPIO_Init+0x1fa>
 8002014:	2300      	movs	r3, #0
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	f002 0203 	and.w	r2, r2, #3
 800201c:	0092      	lsls	r2, r2, #2
 800201e:	4093      	lsls	r3, r2
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4313      	orrs	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002026:	4937      	ldr	r1, [pc, #220]	; (8002104 <HAL_GPIO_Init+0x2e8>)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002034:	4b39      	ldr	r3, [pc, #228]	; (800211c <HAL_GPIO_Init+0x300>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	43db      	mvns	r3, r3
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4313      	orrs	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002058:	4a30      	ldr	r2, [pc, #192]	; (800211c <HAL_GPIO_Init+0x300>)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800205e:	4b2f      	ldr	r3, [pc, #188]	; (800211c <HAL_GPIO_Init+0x300>)
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	43db      	mvns	r3, r3
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	4013      	ands	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4313      	orrs	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002082:	4a26      	ldr	r2, [pc, #152]	; (800211c <HAL_GPIO_Init+0x300>)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002088:	4b24      	ldr	r3, [pc, #144]	; (800211c <HAL_GPIO_Init+0x300>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	43db      	mvns	r3, r3
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4013      	ands	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020ac:	4a1b      	ldr	r2, [pc, #108]	; (800211c <HAL_GPIO_Init+0x300>)
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80020b2:	4b1a      	ldr	r3, [pc, #104]	; (800211c <HAL_GPIO_Init+0x300>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4013      	ands	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020d6:	4a11      	ldr	r2, [pc, #68]	; (800211c <HAL_GPIO_Init+0x300>)
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	3301      	adds	r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	fa22 f303 	lsr.w	r3, r2, r3
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f47f ae9d 	bne.w	8001e2c <HAL_GPIO_Init+0x10>
  }
}
 80020f2:	bf00      	nop
 80020f4:	bf00      	nop
 80020f6:	371c      	adds	r7, #28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	40021000 	.word	0x40021000
 8002104:	40010000 	.word	0x40010000
 8002108:	48000400 	.word	0x48000400
 800210c:	48000800 	.word	0x48000800
 8002110:	48000c00 	.word	0x48000c00
 8002114:	48001000 	.word	0x48001000
 8002118:	48001400 	.word	0x48001400
 800211c:	40010400 	.word	0x40010400

08002120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	807b      	strh	r3, [r7, #2]
 800212c:	4613      	mov	r3, r2
 800212e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002130:	787b      	ldrb	r3, [r7, #1]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002136:	887a      	ldrh	r2, [r7, #2]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800213c:	e002      	b.n	8002144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800213e:	887a      	ldrh	r2, [r7, #2]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d141      	bne.n	80021e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800215e:	4b4b      	ldr	r3, [pc, #300]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800216a:	d131      	bne.n	80021d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800216c:	4b47      	ldr	r3, [pc, #284]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800216e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002172:	4a46      	ldr	r2, [pc, #280]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002174:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002178:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800217c:	4b43      	ldr	r3, [pc, #268]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002184:	4a41      	ldr	r2, [pc, #260]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800218a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800218c:	4b40      	ldr	r3, [pc, #256]	; (8002290 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2232      	movs	r2, #50	; 0x32
 8002192:	fb02 f303 	mul.w	r3, r2, r3
 8002196:	4a3f      	ldr	r2, [pc, #252]	; (8002294 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002198:	fba2 2303 	umull	r2, r3, r2, r3
 800219c:	0c9b      	lsrs	r3, r3, #18
 800219e:	3301      	adds	r3, #1
 80021a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021a2:	e002      	b.n	80021aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021aa:	4b38      	ldr	r3, [pc, #224]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021b6:	d102      	bne.n	80021be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f2      	bne.n	80021a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021be:	4b33      	ldr	r3, [pc, #204]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ca:	d158      	bne.n	800227e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e057      	b.n	8002280 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021d0:	4b2e      	ldr	r3, [pc, #184]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021d6:	4a2d      	ldr	r2, [pc, #180]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80021e0:	e04d      	b.n	800227e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021e8:	d141      	bne.n	800226e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021ea:	4b28      	ldr	r3, [pc, #160]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021f6:	d131      	bne.n	800225c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021f8:	4b24      	ldr	r3, [pc, #144]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021fe:	4a23      	ldr	r2, [pc, #140]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002200:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002204:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002208:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002210:	4a1e      	ldr	r2, [pc, #120]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002216:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002218:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2232      	movs	r2, #50	; 0x32
 800221e:	fb02 f303 	mul.w	r3, r2, r3
 8002222:	4a1c      	ldr	r2, [pc, #112]	; (8002294 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	0c9b      	lsrs	r3, r3, #18
 800222a:	3301      	adds	r3, #1
 800222c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800222e:	e002      	b.n	8002236 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3b01      	subs	r3, #1
 8002234:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002242:	d102      	bne.n	800224a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d1f2      	bne.n	8002230 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800224a:	4b10      	ldr	r3, [pc, #64]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002256:	d112      	bne.n	800227e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e011      	b.n	8002280 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800225c:	4b0b      	ldr	r3, [pc, #44]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800225e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002262:	4a0a      	ldr	r2, [pc, #40]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002268:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800226c:	e007      	b.n	800227e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800226e:	4b07      	ldr	r3, [pc, #28]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002276:	4a05      	ldr	r2, [pc, #20]	; (800228c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002278:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800227c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	40007000 	.word	0x40007000
 8002290:	20000000 	.word	0x20000000
 8002294:	431bde83 	.word	0x431bde83

08002298 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	4a04      	ldr	r2, [pc, #16]	; (80022b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80022a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022a6:	6093      	str	r3, [r2, #8]
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40007000 	.word	0x40007000

080022b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b088      	sub	sp, #32
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e306      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d075      	beq.n	80023c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022d6:	4b97      	ldr	r3, [pc, #604]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022e0:	4b94      	ldr	r3, [pc, #592]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d102      	bne.n	80022f6 <HAL_RCC_OscConfig+0x3e>
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d002      	beq.n	80022fc <HAL_RCC_OscConfig+0x44>
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d10b      	bne.n	8002314 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022fc:	4b8d      	ldr	r3, [pc, #564]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d05b      	beq.n	80023c0 <HAL_RCC_OscConfig+0x108>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d157      	bne.n	80023c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e2e1      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800231c:	d106      	bne.n	800232c <HAL_RCC_OscConfig+0x74>
 800231e:	4b85      	ldr	r3, [pc, #532]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a84      	ldr	r2, [pc, #528]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002328:	6013      	str	r3, [r2, #0]
 800232a:	e01d      	b.n	8002368 <HAL_RCC_OscConfig+0xb0>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002334:	d10c      	bne.n	8002350 <HAL_RCC_OscConfig+0x98>
 8002336:	4b7f      	ldr	r3, [pc, #508]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a7e      	ldr	r2, [pc, #504]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800233c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	4b7c      	ldr	r3, [pc, #496]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a7b      	ldr	r2, [pc, #492]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	e00b      	b.n	8002368 <HAL_RCC_OscConfig+0xb0>
 8002350:	4b78      	ldr	r3, [pc, #480]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a77      	ldr	r2, [pc, #476]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800235a:	6013      	str	r3, [r2, #0]
 800235c:	4b75      	ldr	r3, [pc, #468]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a74      	ldr	r2, [pc, #464]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002362:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002366:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d013      	beq.n	8002398 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002370:	f7ff fc42 	bl	8001bf8 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002378:	f7ff fc3e 	bl	8001bf8 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b64      	cmp	r3, #100	; 0x64
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e2a6      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800238a:	4b6a      	ldr	r3, [pc, #424]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0f0      	beq.n	8002378 <HAL_RCC_OscConfig+0xc0>
 8002396:	e014      	b.n	80023c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002398:	f7ff fc2e 	bl	8001bf8 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a0:	f7ff fc2a 	bl	8001bf8 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b64      	cmp	r3, #100	; 0x64
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e292      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023b2:	4b60      	ldr	r3, [pc, #384]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f0      	bne.n	80023a0 <HAL_RCC_OscConfig+0xe8>
 80023be:	e000      	b.n	80023c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d075      	beq.n	80024ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ce:	4b59      	ldr	r3, [pc, #356]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 030c 	and.w	r3, r3, #12
 80023d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023d8:	4b56      	ldr	r3, [pc, #344]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	2b0c      	cmp	r3, #12
 80023e6:	d102      	bne.n	80023ee <HAL_RCC_OscConfig+0x136>
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d002      	beq.n	80023f4 <HAL_RCC_OscConfig+0x13c>
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d11f      	bne.n	8002434 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023f4:	4b4f      	ldr	r3, [pc, #316]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_OscConfig+0x154>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d101      	bne.n	800240c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e265      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240c:	4b49      	ldr	r3, [pc, #292]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	061b      	lsls	r3, r3, #24
 800241a:	4946      	ldr	r1, [pc, #280]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002420:	4b45      	ldr	r3, [pc, #276]	; (8002538 <HAL_RCC_OscConfig+0x280>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fb9b 	bl	8001b60 <HAL_InitTick>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d043      	beq.n	80024b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e251      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d023      	beq.n	8002484 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800243c:	4b3d      	ldr	r3, [pc, #244]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a3c      	ldr	r2, [pc, #240]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002442:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002446:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002448:	f7ff fbd6 	bl	8001bf8 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002450:	f7ff fbd2 	bl	8001bf8 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e23a      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002462:	4b34      	ldr	r3, [pc, #208]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f0      	beq.n	8002450 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800246e:	4b31      	ldr	r3, [pc, #196]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	061b      	lsls	r3, r3, #24
 800247c:	492d      	ldr	r1, [pc, #180]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800247e:	4313      	orrs	r3, r2
 8002480:	604b      	str	r3, [r1, #4]
 8002482:	e01a      	b.n	80024ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002484:	4b2b      	ldr	r3, [pc, #172]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a2a      	ldr	r2, [pc, #168]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800248a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800248e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002490:	f7ff fbb2 	bl	8001bf8 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002498:	f7ff fbae 	bl	8001bf8 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e216      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024aa:	4b22      	ldr	r3, [pc, #136]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1f0      	bne.n	8002498 <HAL_RCC_OscConfig+0x1e0>
 80024b6:	e000      	b.n	80024ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d041      	beq.n	800254a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d01c      	beq.n	8002508 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ce:	4b19      	ldr	r3, [pc, #100]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80024d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024d4:	4a17      	ldr	r2, [pc, #92]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80024d6:	f043 0301 	orr.w	r3, r3, #1
 80024da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024de:	f7ff fb8b 	bl	8001bf8 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e6:	f7ff fb87 	bl	8001bf8 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e1ef      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024f8:	4b0e      	ldr	r3, [pc, #56]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 80024fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d0ef      	beq.n	80024e6 <HAL_RCC_OscConfig+0x22e>
 8002506:	e020      	b.n	800254a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002508:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 800250a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800250e:	4a09      	ldr	r2, [pc, #36]	; (8002534 <HAL_RCC_OscConfig+0x27c>)
 8002510:	f023 0301 	bic.w	r3, r3, #1
 8002514:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002518:	f7ff fb6e 	bl	8001bf8 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800251e:	e00d      	b.n	800253c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002520:	f7ff fb6a 	bl	8001bf8 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d906      	bls.n	800253c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e1d2      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
 8002532:	bf00      	nop
 8002534:	40021000 	.word	0x40021000
 8002538:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800253c:	4b8c      	ldr	r3, [pc, #560]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 800253e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1ea      	bne.n	8002520 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 80a6 	beq.w	80026a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002558:	2300      	movs	r3, #0
 800255a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800255c:	4b84      	ldr	r3, [pc, #528]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 800255e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_RCC_OscConfig+0x2b4>
 8002568:	2301      	movs	r3, #1
 800256a:	e000      	b.n	800256e <HAL_RCC_OscConfig+0x2b6>
 800256c:	2300      	movs	r3, #0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00d      	beq.n	800258e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002572:	4b7f      	ldr	r3, [pc, #508]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002576:	4a7e      	ldr	r2, [pc, #504]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257c:	6593      	str	r3, [r2, #88]	; 0x58
 800257e:	4b7c      	ldr	r3, [pc, #496]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800258a:	2301      	movs	r3, #1
 800258c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800258e:	4b79      	ldr	r3, [pc, #484]	; (8002774 <HAL_RCC_OscConfig+0x4bc>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002596:	2b00      	cmp	r3, #0
 8002598:	d118      	bne.n	80025cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800259a:	4b76      	ldr	r3, [pc, #472]	; (8002774 <HAL_RCC_OscConfig+0x4bc>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a75      	ldr	r2, [pc, #468]	; (8002774 <HAL_RCC_OscConfig+0x4bc>)
 80025a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025a6:	f7ff fb27 	bl	8001bf8 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ae:	f7ff fb23 	bl	8001bf8 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e18b      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025c0:	4b6c      	ldr	r3, [pc, #432]	; (8002774 <HAL_RCC_OscConfig+0x4bc>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d108      	bne.n	80025e6 <HAL_RCC_OscConfig+0x32e>
 80025d4:	4b66      	ldr	r3, [pc, #408]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80025d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025da:	4a65      	ldr	r2, [pc, #404]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025e4:	e024      	b.n	8002630 <HAL_RCC_OscConfig+0x378>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b05      	cmp	r3, #5
 80025ec:	d110      	bne.n	8002610 <HAL_RCC_OscConfig+0x358>
 80025ee:	4b60      	ldr	r3, [pc, #384]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f4:	4a5e      	ldr	r2, [pc, #376]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80025f6:	f043 0304 	orr.w	r3, r3, #4
 80025fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025fe:	4b5c      	ldr	r3, [pc, #368]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002604:	4a5a      	ldr	r2, [pc, #360]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002606:	f043 0301 	orr.w	r3, r3, #1
 800260a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800260e:	e00f      	b.n	8002630 <HAL_RCC_OscConfig+0x378>
 8002610:	4b57      	ldr	r3, [pc, #348]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002616:	4a56      	ldr	r2, [pc, #344]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002620:	4b53      	ldr	r3, [pc, #332]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002626:	4a52      	ldr	r2, [pc, #328]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002628:	f023 0304 	bic.w	r3, r3, #4
 800262c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d016      	beq.n	8002666 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002638:	f7ff fade 	bl	8001bf8 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263e:	e00a      	b.n	8002656 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002640:	f7ff fada 	bl	8001bf8 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f241 3288 	movw	r2, #5000	; 0x1388
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e140      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002656:	4b46      	ldr	r3, [pc, #280]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0ed      	beq.n	8002640 <HAL_RCC_OscConfig+0x388>
 8002664:	e015      	b.n	8002692 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002666:	f7ff fac7 	bl	8001bf8 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800266c:	e00a      	b.n	8002684 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800266e:	f7ff fac3 	bl	8001bf8 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	f241 3288 	movw	r2, #5000	; 0x1388
 800267c:	4293      	cmp	r3, r2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e129      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002684:	4b3a      	ldr	r3, [pc, #232]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1ed      	bne.n	800266e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002692:	7ffb      	ldrb	r3, [r7, #31]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d105      	bne.n	80026a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002698:	4b35      	ldr	r3, [pc, #212]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 800269a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800269c:	4a34      	ldr	r2, [pc, #208]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 800269e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0320 	and.w	r3, r3, #32
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d03c      	beq.n	800272a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d01c      	beq.n	80026f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026b8:	4b2d      	ldr	r3, [pc, #180]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80026ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026be:	4a2c      	ldr	r2, [pc, #176]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7ff fa96 	bl	8001bf8 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026d0:	f7ff fa92 	bl	8001bf8 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e0fa      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026e2:	4b23      	ldr	r3, [pc, #140]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80026e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0ef      	beq.n	80026d0 <HAL_RCC_OscConfig+0x418>
 80026f0:	e01b      	b.n	800272a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026f2:	4b1f      	ldr	r3, [pc, #124]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80026f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026f8:	4a1d      	ldr	r2, [pc, #116]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 80026fa:	f023 0301 	bic.w	r3, r3, #1
 80026fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002702:	f7ff fa79 	bl	8001bf8 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800270a:	f7ff fa75 	bl	8001bf8 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e0dd      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800271c:	4b14      	ldr	r3, [pc, #80]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 800271e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1ef      	bne.n	800270a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 80d1 	beq.w	80028d6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002734:	4b0e      	ldr	r3, [pc, #56]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 030c 	and.w	r3, r3, #12
 800273c:	2b0c      	cmp	r3, #12
 800273e:	f000 808b 	beq.w	8002858 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	2b02      	cmp	r3, #2
 8002748:	d15e      	bne.n	8002808 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274a:	4b09      	ldr	r3, [pc, #36]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a08      	ldr	r2, [pc, #32]	; (8002770 <HAL_RCC_OscConfig+0x4b8>)
 8002750:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002754:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002756:	f7ff fa4f 	bl	8001bf8 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800275c:	e00c      	b.n	8002778 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800275e:	f7ff fa4b 	bl	8001bf8 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d905      	bls.n	8002778 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e0b3      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
 8002770:	40021000 	.word	0x40021000
 8002774:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002778:	4b59      	ldr	r3, [pc, #356]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1ec      	bne.n	800275e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002784:	4b56      	ldr	r3, [pc, #344]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	4b56      	ldr	r3, [pc, #344]	; (80028e4 <HAL_RCC_OscConfig+0x62c>)
 800278a:	4013      	ands	r3, r2
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6a11      	ldr	r1, [r2, #32]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002794:	3a01      	subs	r2, #1
 8002796:	0112      	lsls	r2, r2, #4
 8002798:	4311      	orrs	r1, r2
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800279e:	0212      	lsls	r2, r2, #8
 80027a0:	4311      	orrs	r1, r2
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027a6:	0852      	lsrs	r2, r2, #1
 80027a8:	3a01      	subs	r2, #1
 80027aa:	0552      	lsls	r2, r2, #21
 80027ac:	4311      	orrs	r1, r2
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027b2:	0852      	lsrs	r2, r2, #1
 80027b4:	3a01      	subs	r2, #1
 80027b6:	0652      	lsls	r2, r2, #25
 80027b8:	4311      	orrs	r1, r2
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80027be:	06d2      	lsls	r2, r2, #27
 80027c0:	430a      	orrs	r2, r1
 80027c2:	4947      	ldr	r1, [pc, #284]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027c8:	4b45      	ldr	r3, [pc, #276]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a44      	ldr	r2, [pc, #272]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 80027ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027d4:	4b42      	ldr	r3, [pc, #264]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4a41      	ldr	r2, [pc, #260]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 80027da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e0:	f7ff fa0a 	bl	8001bf8 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e8:	f7ff fa06 	bl	8001bf8 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e06e      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	4b39      	ldr	r3, [pc, #228]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCC_OscConfig+0x530>
 8002806:	e066      	b.n	80028d6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002808:	4b35      	ldr	r3, [pc, #212]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a34      	ldr	r2, [pc, #208]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 800280e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002812:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002814:	4b32      	ldr	r3, [pc, #200]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	4a31      	ldr	r2, [pc, #196]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 800281a:	f023 0303 	bic.w	r3, r3, #3
 800281e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002820:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	4a2e      	ldr	r2, [pc, #184]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 8002826:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800282a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800282e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002830:	f7ff f9e2 	bl	8001bf8 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002838:	f7ff f9de 	bl	8001bf8 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e046      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800284a:	4b25      	ldr	r3, [pc, #148]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x580>
 8002856:	e03e      	b.n	80028d6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e039      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002864:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <HAL_RCC_OscConfig+0x628>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f003 0203 	and.w	r2, r3, #3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	429a      	cmp	r2, r3
 8002876:	d12c      	bne.n	80028d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	3b01      	subs	r3, #1
 8002884:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002886:	429a      	cmp	r2, r3
 8002888:	d123      	bne.n	80028d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002896:	429a      	cmp	r2, r3
 8002898:	d11b      	bne.n	80028d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d113      	bne.n	80028d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	085b      	lsrs	r3, r3, #1
 80028b6:	3b01      	subs	r3, #1
 80028b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d109      	bne.n	80028d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028c8:	085b      	lsrs	r3, r3, #1
 80028ca:	3b01      	subs	r3, #1
 80028cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d001      	beq.n	80028d6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3720      	adds	r7, #32
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40021000 	.word	0x40021000
 80028e4:	019f800c 	.word	0x019f800c

080028e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e11e      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b91      	ldr	r3, [pc, #580]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d910      	bls.n	8002930 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	4b8e      	ldr	r3, [pc, #568]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f023 020f 	bic.w	r2, r3, #15
 8002916:	498c      	ldr	r1, [pc, #560]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b8a      	ldr	r3, [pc, #552]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e106      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b00      	cmp	r3, #0
 800293a:	d073      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b03      	cmp	r3, #3
 8002942:	d129      	bne.n	8002998 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002944:	4b81      	ldr	r3, [pc, #516]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e0f4      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002954:	f000 f99e 	bl	8002c94 <RCC_GetSysClockFreqFromPLLSource>
 8002958:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	4a7c      	ldr	r2, [pc, #496]	; (8002b50 <HAL_RCC_ClockConfig+0x268>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d93f      	bls.n	80029e2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002962:	4b7a      	ldr	r3, [pc, #488]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d009      	beq.n	8002982 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002976:	2b00      	cmp	r3, #0
 8002978:	d033      	beq.n	80029e2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800297e:	2b00      	cmp	r3, #0
 8002980:	d12f      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002982:	4b72      	ldr	r3, [pc, #456]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800298a:	4a70      	ldr	r2, [pc, #448]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 800298c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002990:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002992:	2380      	movs	r3, #128	; 0x80
 8002994:	617b      	str	r3, [r7, #20]
 8002996:	e024      	b.n	80029e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b02      	cmp	r3, #2
 800299e:	d107      	bne.n	80029b0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029a0:	4b6a      	ldr	r3, [pc, #424]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d109      	bne.n	80029c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0c6      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029b0:	4b66      	ldr	r3, [pc, #408]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d101      	bne.n	80029c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e0be      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80029c0:	f000 f8ce 	bl	8002b60 <HAL_RCC_GetSysClockFreq>
 80029c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4a61      	ldr	r2, [pc, #388]	; (8002b50 <HAL_RCC_ClockConfig+0x268>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d909      	bls.n	80029e2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029ce:	4b5f      	ldr	r3, [pc, #380]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029d6:	4a5d      	ldr	r2, [pc, #372]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 80029d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80029de:	2380      	movs	r3, #128	; 0x80
 80029e0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029e2:	4b5a      	ldr	r3, [pc, #360]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f023 0203 	bic.w	r2, r3, #3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	4957      	ldr	r1, [pc, #348]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029f4:	f7ff f900 	bl	8001bf8 <HAL_GetTick>
 80029f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fa:	e00a      	b.n	8002a12 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029fc:	f7ff f8fc 	bl	8001bf8 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e095      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a12:	4b4e      	ldr	r3, [pc, #312]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 020c 	and.w	r2, r3, #12
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d1eb      	bne.n	80029fc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d023      	beq.n	8002a78 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a3c:	4b43      	ldr	r3, [pc, #268]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	4a42      	ldr	r2, [pc, #264]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a46:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002a54:	4b3d      	ldr	r3, [pc, #244]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002a5c:	4a3b      	ldr	r2, [pc, #236]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a64:	4b39      	ldr	r3, [pc, #228]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	4936      	ldr	r1, [pc, #216]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	608b      	str	r3, [r1, #8]
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	2b80      	cmp	r3, #128	; 0x80
 8002a7c:	d105      	bne.n	8002a8a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a7e:	4b33      	ldr	r3, [pc, #204]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	4a32      	ldr	r2, [pc, #200]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002a84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a88:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a8a:	4b2f      	ldr	r3, [pc, #188]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d21d      	bcs.n	8002ad4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a98:	4b2b      	ldr	r3, [pc, #172]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 020f 	bic.w	r2, r3, #15
 8002aa0:	4929      	ldr	r1, [pc, #164]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002aa8:	f7ff f8a6 	bl	8001bf8 <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aae:	e00a      	b.n	8002ac6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab0:	f7ff f8a2 	bl	8001bf8 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e03b      	b.n	8002b3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac6:	4b20      	ldr	r3, [pc, #128]	; (8002b48 <HAL_RCC_ClockConfig+0x260>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	683a      	ldr	r2, [r7, #0]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d1ed      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4917      	ldr	r1, [pc, #92]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d009      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002afe:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	490f      	ldr	r1, [pc, #60]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b12:	f000 f825 	bl	8002b60 <HAL_RCC_GetSysClockFreq>
 8002b16:	4602      	mov	r2, r0
 8002b18:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <HAL_RCC_ClockConfig+0x264>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	490c      	ldr	r1, [pc, #48]	; (8002b54 <HAL_RCC_ClockConfig+0x26c>)
 8002b24:	5ccb      	ldrb	r3, [r1, r3]
 8002b26:	f003 031f 	and.w	r3, r3, #31
 8002b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	; (8002b58 <HAL_RCC_ClockConfig+0x270>)
 8002b30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002b32:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <HAL_RCC_ClockConfig+0x274>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff f812 	bl	8001b60 <HAL_InitTick>
 8002b3c:	4603      	mov	r3, r0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40022000 	.word	0x40022000
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	04c4b400 	.word	0x04c4b400
 8002b54:	08007b3c 	.word	0x08007b3c
 8002b58:	20000000 	.word	0x20000000
 8002b5c:	20000004 	.word	0x20000004

08002b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b66:	4b2c      	ldr	r3, [pc, #176]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d102      	bne.n	8002b78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b72:	4b2a      	ldr	r3, [pc, #168]	; (8002c1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b74:	613b      	str	r3, [r7, #16]
 8002b76:	e047      	b.n	8002c08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b78:	4b27      	ldr	r3, [pc, #156]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 030c 	and.w	r3, r3, #12
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d102      	bne.n	8002b8a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b84:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	e03e      	b.n	8002c08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002b8a:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b0c      	cmp	r3, #12
 8002b94:	d136      	bne.n	8002c04 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b96:	4b20      	ldr	r3, [pc, #128]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ba0:	4b1d      	ldr	r3, [pc, #116]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	091b      	lsrs	r3, r3, #4
 8002ba6:	f003 030f 	and.w	r3, r3, #15
 8002baa:	3301      	adds	r3, #1
 8002bac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d10c      	bne.n	8002bce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bb4:	4a1a      	ldr	r2, [pc, #104]	; (8002c20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bbc:	4a16      	ldr	r2, [pc, #88]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bbe:	68d2      	ldr	r2, [r2, #12]
 8002bc0:	0a12      	lsrs	r2, r2, #8
 8002bc2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bc6:	fb02 f303 	mul.w	r3, r2, r3
 8002bca:	617b      	str	r3, [r7, #20]
      break;
 8002bcc:	e00c      	b.n	8002be8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bce:	4a13      	ldr	r2, [pc, #76]	; (8002c1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	4a10      	ldr	r2, [pc, #64]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bd8:	68d2      	ldr	r2, [r2, #12]
 8002bda:	0a12      	lsrs	r2, r2, #8
 8002bdc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002be0:	fb02 f303 	mul.w	r3, r2, r3
 8002be4:	617b      	str	r3, [r7, #20]
      break;
 8002be6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002be8:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	0e5b      	lsrs	r3, r3, #25
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	e001      	b.n	8002c08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002c08:	693b      	ldr	r3, [r7, #16]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	00f42400 	.word	0x00f42400
 8002c20:	016e3600 	.word	0x016e3600

08002c24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	20000000 	.word	0x20000000

08002c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c40:	f7ff fff0 	bl	8002c24 <HAL_RCC_GetHCLKFreq>
 8002c44:	4602      	mov	r2, r0
 8002c46:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	0a1b      	lsrs	r3, r3, #8
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	4904      	ldr	r1, [pc, #16]	; (8002c64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c52:	5ccb      	ldrb	r3, [r1, r3]
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40021000 	.word	0x40021000
 8002c64:	08007b4c 	.word	0x08007b4c

08002c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c6c:	f7ff ffda 	bl	8002c24 <HAL_RCC_GetHCLKFreq>
 8002c70:	4602      	mov	r2, r0
 8002c72:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	0adb      	lsrs	r3, r3, #11
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	4904      	ldr	r1, [pc, #16]	; (8002c90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c7e:	5ccb      	ldrb	r3, [r1, r3]
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	08007b4c 	.word	0x08007b4c

08002c94 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c9a:	4b1e      	ldr	r3, [pc, #120]	; (8002d14 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	f003 0303 	and.w	r3, r3, #3
 8002ca2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ca4:	4b1b      	ldr	r3, [pc, #108]	; (8002d14 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	091b      	lsrs	r3, r3, #4
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	3301      	adds	r3, #1
 8002cb0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d10c      	bne.n	8002cd2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cb8:	4a17      	ldr	r2, [pc, #92]	; (8002d18 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc0:	4a14      	ldr	r2, [pc, #80]	; (8002d14 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002cc2:	68d2      	ldr	r2, [r2, #12]
 8002cc4:	0a12      	lsrs	r2, r2, #8
 8002cc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002cca:	fb02 f303 	mul.w	r3, r2, r3
 8002cce:	617b      	str	r3, [r7, #20]
    break;
 8002cd0:	e00c      	b.n	8002cec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cd2:	4a12      	ldr	r2, [pc, #72]	; (8002d1c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cda:	4a0e      	ldr	r2, [pc, #56]	; (8002d14 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002cdc:	68d2      	ldr	r2, [r2, #12]
 8002cde:	0a12      	lsrs	r2, r2, #8
 8002ce0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	617b      	str	r3, [r7, #20]
    break;
 8002cea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cec:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	0e5b      	lsrs	r3, r3, #25
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d04:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002d06:	687b      	ldr	r3, [r7, #4]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	40021000 	.word	0x40021000
 8002d18:	016e3600 	.word	0x016e3600
 8002d1c:	00f42400 	.word	0x00f42400

08002d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d28:	2300      	movs	r3, #0
 8002d2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 8098 	beq.w	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d42:	4b43      	ldr	r3, [pc, #268]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10d      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d4e:	4b40      	ldr	r3, [pc, #256]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d52:	4a3f      	ldr	r2, [pc, #252]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d58:	6593      	str	r3, [r2, #88]	; 0x58
 8002d5a:	4b3d      	ldr	r3, [pc, #244]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d66:	2301      	movs	r3, #1
 8002d68:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d6a:	4b3a      	ldr	r3, [pc, #232]	; (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a39      	ldr	r2, [pc, #228]	; (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d74:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d76:	f7fe ff3f 	bl	8001bf8 <HAL_GetTick>
 8002d7a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d7c:	e009      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d7e:	f7fe ff3b 	bl	8001bf8 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d902      	bls.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	74fb      	strb	r3, [r7, #19]
        break;
 8002d90:	e005      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d92:	4b30      	ldr	r3, [pc, #192]	; (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0ef      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d159      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002da4:	4b2a      	ldr	r3, [pc, #168]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d01e      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d019      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dc0:	4b23      	ldr	r3, [pc, #140]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dcc:	4b20      	ldr	r3, [pc, #128]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd2:	4a1f      	ldr	r2, [pc, #124]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ddc:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de2:	4a1b      	ldr	r2, [pc, #108]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002de4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002dec:	4a18      	ldr	r2, [pc, #96]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d016      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfe:	f7fe fefb 	bl	8001bf8 <HAL_GetTick>
 8002e02:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e04:	e00b      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e06:	f7fe fef7 	bl	8001bf8 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d902      	bls.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	74fb      	strb	r3, [r7, #19]
            break;
 8002e1c:	e006      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0ec      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002e2c:	7cfb      	ldrb	r3, [r7, #19]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10b      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e32:	4b07      	ldr	r3, [pc, #28]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	4903      	ldr	r1, [pc, #12]	; (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002e48:	e008      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e4a:	7cfb      	ldrb	r3, [r7, #19]
 8002e4c:	74bb      	strb	r3, [r7, #18]
 8002e4e:	e005      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e58:	7cfb      	ldrb	r3, [r7, #19]
 8002e5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e5c:	7c7b      	ldrb	r3, [r7, #17]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d105      	bne.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e62:	4ba6      	ldr	r3, [pc, #664]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e66:	4aa5      	ldr	r2, [pc, #660]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e6c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00a      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e7a:	4ba0      	ldr	r3, [pc, #640]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e80:	f023 0203 	bic.w	r2, r3, #3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	499c      	ldr	r1, [pc, #624]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00a      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e9c:	4b97      	ldr	r3, [pc, #604]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea2:	f023 020c 	bic.w	r2, r3, #12
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	4994      	ldr	r1, [pc, #592]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00a      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ebe:	4b8f      	ldr	r3, [pc, #572]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	498b      	ldr	r1, [pc, #556]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0308 	and.w	r3, r3, #8
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00a      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ee0:	4b86      	ldr	r3, [pc, #536]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	4983      	ldr	r1, [pc, #524]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0320 	and.w	r3, r3, #32
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00a      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f02:	4b7e      	ldr	r3, [pc, #504]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f08:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	497a      	ldr	r1, [pc, #488]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00a      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f24:	4b75      	ldr	r3, [pc, #468]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f2a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	4972      	ldr	r1, [pc, #456]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00a      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f46:	4b6d      	ldr	r3, [pc, #436]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	4969      	ldr	r1, [pc, #420]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00a      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f68:	4b64      	ldr	r3, [pc, #400]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	4961      	ldr	r1, [pc, #388]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00a      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f8a:	4b5c      	ldr	r3, [pc, #368]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f90:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f98:	4958      	ldr	r1, [pc, #352]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d015      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fac:	4b53      	ldr	r3, [pc, #332]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fba:	4950      	ldr	r1, [pc, #320]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fca:	d105      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fcc:	4b4b      	ldr	r3, [pc, #300]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	4a4a      	ldr	r2, [pc, #296]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fd6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d015      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002fe4:	4b45      	ldr	r3, [pc, #276]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff2:	4942      	ldr	r1, [pc, #264]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003002:	d105      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003004:	4b3d      	ldr	r3, [pc, #244]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	4a3c      	ldr	r2, [pc, #240]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800300a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800300e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d015      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800301c:	4b37      	ldr	r3, [pc, #220]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800301e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003022:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	4934      	ldr	r1, [pc, #208]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800302c:	4313      	orrs	r3, r2
 800302e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003036:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800303a:	d105      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800303c:	4b2f      	ldr	r3, [pc, #188]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	4a2e      	ldr	r2, [pc, #184]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003042:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003046:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d015      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003054:	4b29      	ldr	r3, [pc, #164]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003062:	4926      	ldr	r1, [pc, #152]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003064:	4313      	orrs	r3, r2
 8003066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800306e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003072:	d105      	bne.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003074:	4b21      	ldr	r3, [pc, #132]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	4a20      	ldr	r2, [pc, #128]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800307a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800307e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d015      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800308c:	4b1b      	ldr	r3, [pc, #108]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800308e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003092:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309a:	4918      	ldr	r1, [pc, #96]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800309c:	4313      	orrs	r3, r2
 800309e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030aa:	d105      	bne.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030ac:	4b13      	ldr	r3, [pc, #76]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	4a12      	ldr	r2, [pc, #72]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030b6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d015      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80030c4:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d2:	490a      	ldr	r1, [pc, #40]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030e2:	d105      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4a04      	ldr	r2, [pc, #16]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80030f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40021000 	.word	0x40021000

08003100 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	d001      	beq.n	8003118 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e042      	b.n	800319e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a21      	ldr	r2, [pc, #132]	; (80031ac <HAL_TIM_Base_Start+0xac>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d018      	beq.n	800315c <HAL_TIM_Base_Start+0x5c>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003132:	d013      	beq.n	800315c <HAL_TIM_Base_Start+0x5c>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a1d      	ldr	r2, [pc, #116]	; (80031b0 <HAL_TIM_Base_Start+0xb0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d00e      	beq.n	800315c <HAL_TIM_Base_Start+0x5c>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a1c      	ldr	r2, [pc, #112]	; (80031b4 <HAL_TIM_Base_Start+0xb4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d009      	beq.n	800315c <HAL_TIM_Base_Start+0x5c>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a1a      	ldr	r2, [pc, #104]	; (80031b8 <HAL_TIM_Base_Start+0xb8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d004      	beq.n	800315c <HAL_TIM_Base_Start+0x5c>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a19      	ldr	r2, [pc, #100]	; (80031bc <HAL_TIM_Base_Start+0xbc>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d115      	bne.n	8003188 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <HAL_TIM_Base_Start+0xc0>)
 8003164:	4013      	ands	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b06      	cmp	r3, #6
 800316c:	d015      	beq.n	800319a <HAL_TIM_Base_Start+0x9a>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003174:	d011      	beq.n	800319a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f042 0201 	orr.w	r2, r2, #1
 8003184:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003186:	e008      	b.n	800319a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 0201 	orr.w	r2, r2, #1
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	e000      	b.n	800319c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800319a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3714      	adds	r7, #20
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	40012c00 	.word	0x40012c00
 80031b0:	40000400 	.word	0x40000400
 80031b4:	40000800 	.word	0x40000800
 80031b8:	40013400 	.word	0x40013400
 80031bc:	40014000 	.word	0x40014000
 80031c0:	00010007 	.word	0x00010007

080031c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e049      	b.n	800326a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d106      	bne.n	80031f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7fe fb3c 	bl	8001868 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2202      	movs	r2, #2
 80031f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3304      	adds	r3, #4
 8003200:	4619      	mov	r1, r3
 8003202:	4610      	mov	r0, r2
 8003204:	f000 fc14 	bl	8003a30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d109      	bne.n	8003298 <HAL_TIM_PWM_Start+0x24>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	bf14      	ite	ne
 8003290:	2301      	movne	r3, #1
 8003292:	2300      	moveq	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	e03c      	b.n	8003312 <HAL_TIM_PWM_Start+0x9e>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	2b04      	cmp	r3, #4
 800329c:	d109      	bne.n	80032b2 <HAL_TIM_PWM_Start+0x3e>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	bf14      	ite	ne
 80032aa:	2301      	movne	r3, #1
 80032ac:	2300      	moveq	r3, #0
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	e02f      	b.n	8003312 <HAL_TIM_PWM_Start+0x9e>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2b08      	cmp	r3, #8
 80032b6:	d109      	bne.n	80032cc <HAL_TIM_PWM_Start+0x58>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	bf14      	ite	ne
 80032c4:	2301      	movne	r3, #1
 80032c6:	2300      	moveq	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	e022      	b.n	8003312 <HAL_TIM_PWM_Start+0x9e>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	2b0c      	cmp	r3, #12
 80032d0:	d109      	bne.n	80032e6 <HAL_TIM_PWM_Start+0x72>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b01      	cmp	r3, #1
 80032dc:	bf14      	ite	ne
 80032de:	2301      	movne	r3, #1
 80032e0:	2300      	moveq	r3, #0
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	e015      	b.n	8003312 <HAL_TIM_PWM_Start+0x9e>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b10      	cmp	r3, #16
 80032ea:	d109      	bne.n	8003300 <HAL_TIM_PWM_Start+0x8c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	bf14      	ite	ne
 80032f8:	2301      	movne	r3, #1
 80032fa:	2300      	moveq	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	e008      	b.n	8003312 <HAL_TIM_PWM_Start+0x9e>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b01      	cmp	r3, #1
 800330a:	bf14      	ite	ne
 800330c:	2301      	movne	r3, #1
 800330e:	2300      	moveq	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e097      	b.n	800344a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d104      	bne.n	800332a <HAL_TIM_PWM_Start+0xb6>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003328:	e023      	b.n	8003372 <HAL_TIM_PWM_Start+0xfe>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b04      	cmp	r3, #4
 800332e:	d104      	bne.n	800333a <HAL_TIM_PWM_Start+0xc6>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003338:	e01b      	b.n	8003372 <HAL_TIM_PWM_Start+0xfe>
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	2b08      	cmp	r3, #8
 800333e:	d104      	bne.n	800334a <HAL_TIM_PWM_Start+0xd6>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003348:	e013      	b.n	8003372 <HAL_TIM_PWM_Start+0xfe>
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	2b0c      	cmp	r3, #12
 800334e:	d104      	bne.n	800335a <HAL_TIM_PWM_Start+0xe6>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2202      	movs	r2, #2
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003358:	e00b      	b.n	8003372 <HAL_TIM_PWM_Start+0xfe>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b10      	cmp	r3, #16
 800335e:	d104      	bne.n	800336a <HAL_TIM_PWM_Start+0xf6>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003368:	e003      	b.n	8003372 <HAL_TIM_PWM_Start+0xfe>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2202      	movs	r2, #2
 800336e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2201      	movs	r2, #1
 8003378:	6839      	ldr	r1, [r7, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f000 fede 	bl	800413c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a33      	ldr	r2, [pc, #204]	; (8003454 <HAL_TIM_PWM_Start+0x1e0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d013      	beq.n	80033b2 <HAL_TIM_PWM_Start+0x13e>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a32      	ldr	r2, [pc, #200]	; (8003458 <HAL_TIM_PWM_Start+0x1e4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d00e      	beq.n	80033b2 <HAL_TIM_PWM_Start+0x13e>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a30      	ldr	r2, [pc, #192]	; (800345c <HAL_TIM_PWM_Start+0x1e8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d009      	beq.n	80033b2 <HAL_TIM_PWM_Start+0x13e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a2f      	ldr	r2, [pc, #188]	; (8003460 <HAL_TIM_PWM_Start+0x1ec>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d004      	beq.n	80033b2 <HAL_TIM_PWM_Start+0x13e>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a2d      	ldr	r2, [pc, #180]	; (8003464 <HAL_TIM_PWM_Start+0x1f0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d101      	bne.n	80033b6 <HAL_TIM_PWM_Start+0x142>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <HAL_TIM_PWM_Start+0x144>
 80033b6:	2300      	movs	r3, #0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d007      	beq.n	80033cc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033ca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a20      	ldr	r2, [pc, #128]	; (8003454 <HAL_TIM_PWM_Start+0x1e0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d018      	beq.n	8003408 <HAL_TIM_PWM_Start+0x194>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033de:	d013      	beq.n	8003408 <HAL_TIM_PWM_Start+0x194>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a20      	ldr	r2, [pc, #128]	; (8003468 <HAL_TIM_PWM_Start+0x1f4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00e      	beq.n	8003408 <HAL_TIM_PWM_Start+0x194>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a1f      	ldr	r2, [pc, #124]	; (800346c <HAL_TIM_PWM_Start+0x1f8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d009      	beq.n	8003408 <HAL_TIM_PWM_Start+0x194>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a17      	ldr	r2, [pc, #92]	; (8003458 <HAL_TIM_PWM_Start+0x1e4>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d004      	beq.n	8003408 <HAL_TIM_PWM_Start+0x194>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a16      	ldr	r2, [pc, #88]	; (800345c <HAL_TIM_PWM_Start+0x1e8>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d115      	bne.n	8003434 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	4b18      	ldr	r3, [pc, #96]	; (8003470 <HAL_TIM_PWM_Start+0x1fc>)
 8003410:	4013      	ands	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b06      	cmp	r3, #6
 8003418:	d015      	beq.n	8003446 <HAL_TIM_PWM_Start+0x1d2>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003420:	d011      	beq.n	8003446 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003432:	e008      	b.n	8003446 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0201 	orr.w	r2, r2, #1
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	e000      	b.n	8003448 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003446:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40012c00 	.word	0x40012c00
 8003458:	40013400 	.word	0x40013400
 800345c:	40014000 	.word	0x40014000
 8003460:	40014400 	.word	0x40014400
 8003464:	40014800 	.word	0x40014800
 8003468:	40000400 	.word	0x40000400
 800346c:	40000800 	.word	0x40000800
 8003470:	00010007 	.word	0x00010007

08003474 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2200      	movs	r2, #0
 8003484:	6839      	ldr	r1, [r7, #0]
 8003486:	4618      	mov	r0, r3
 8003488:	f000 fe58 	bl	800413c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a3e      	ldr	r2, [pc, #248]	; (800358c <HAL_TIM_PWM_Stop+0x118>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_TIM_PWM_Stop+0x4a>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a3d      	ldr	r2, [pc, #244]	; (8003590 <HAL_TIM_PWM_Stop+0x11c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00e      	beq.n	80034be <HAL_TIM_PWM_Stop+0x4a>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a3b      	ldr	r2, [pc, #236]	; (8003594 <HAL_TIM_PWM_Stop+0x120>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d009      	beq.n	80034be <HAL_TIM_PWM_Stop+0x4a>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a3a      	ldr	r2, [pc, #232]	; (8003598 <HAL_TIM_PWM_Stop+0x124>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d004      	beq.n	80034be <HAL_TIM_PWM_Stop+0x4a>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a38      	ldr	r2, [pc, #224]	; (800359c <HAL_TIM_PWM_Stop+0x128>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d101      	bne.n	80034c2 <HAL_TIM_PWM_Stop+0x4e>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_TIM_PWM_Stop+0x50>
 80034c2:	2300      	movs	r3, #0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d017      	beq.n	80034f8 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6a1a      	ldr	r2, [r3, #32]
 80034ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80034d2:	4013      	ands	r3, r2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10f      	bne.n	80034f8 <HAL_TIM_PWM_Stop+0x84>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6a1a      	ldr	r2, [r3, #32]
 80034de:	f244 4344 	movw	r3, #17476	; 0x4444
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d107      	bne.n	80034f8 <HAL_TIM_PWM_Stop+0x84>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6a1a      	ldr	r2, [r3, #32]
 80034fe:	f241 1311 	movw	r3, #4369	; 0x1111
 8003502:	4013      	ands	r3, r2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10f      	bne.n	8003528 <HAL_TIM_PWM_Stop+0xb4>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6a1a      	ldr	r2, [r3, #32]
 800350e:	f244 4344 	movw	r3, #17476	; 0x4444
 8003512:	4013      	ands	r3, r2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d107      	bne.n	8003528 <HAL_TIM_PWM_Stop+0xb4>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0201 	bic.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d104      	bne.n	8003538 <HAL_TIM_PWM_Stop+0xc4>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003536:	e023      	b.n	8003580 <HAL_TIM_PWM_Stop+0x10c>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	2b04      	cmp	r3, #4
 800353c:	d104      	bne.n	8003548 <HAL_TIM_PWM_Stop+0xd4>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003546:	e01b      	b.n	8003580 <HAL_TIM_PWM_Stop+0x10c>
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	2b08      	cmp	r3, #8
 800354c:	d104      	bne.n	8003558 <HAL_TIM_PWM_Stop+0xe4>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003556:	e013      	b.n	8003580 <HAL_TIM_PWM_Stop+0x10c>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b0c      	cmp	r3, #12
 800355c:	d104      	bne.n	8003568 <HAL_TIM_PWM_Stop+0xf4>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003566:	e00b      	b.n	8003580 <HAL_TIM_PWM_Stop+0x10c>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	2b10      	cmp	r3, #16
 800356c:	d104      	bne.n	8003578 <HAL_TIM_PWM_Stop+0x104>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003576:	e003      	b.n	8003580 <HAL_TIM_PWM_Stop+0x10c>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	40012c00 	.word	0x40012c00
 8003590:	40013400 	.word	0x40013400
 8003594:	40014000 	.word	0x40014000
 8003598:	40014400 	.word	0x40014400
 800359c:	40014800 	.word	0x40014800

080035a0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e097      	b.n	80036e4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d106      	bne.n	80035ce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7fe f96d 	bl	80018a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2202      	movs	r2, #2
 80035d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80035e4:	f023 0307 	bic.w	r3, r3, #7
 80035e8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3304      	adds	r3, #4
 80035f2:	4619      	mov	r1, r3
 80035f4:	4610      	mov	r0, r2
 80035f6:	f000 fa1b 	bl	8003a30 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003622:	f023 0303 	bic.w	r3, r3, #3
 8003626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	021b      	lsls	r3, r3, #8
 8003632:	4313      	orrs	r3, r2
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003640:	f023 030c 	bic.w	r3, r3, #12
 8003644:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800364c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003650:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	021b      	lsls	r3, r3, #8
 800365c:	4313      	orrs	r3, r2
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	4313      	orrs	r3, r2
 8003662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	011a      	lsls	r2, r3, #4
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	031b      	lsls	r3, r3, #12
 8003670:	4313      	orrs	r3, r2
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800367e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003686:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	4313      	orrs	r3, r2
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036fc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003704:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800370c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003714:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d110      	bne.n	800373e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d102      	bne.n	8003728 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003722:	7b7b      	ldrb	r3, [r7, #13]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d001      	beq.n	800372c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e069      	b.n	8003800 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2202      	movs	r2, #2
 8003730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800373c:	e031      	b.n	80037a2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	2b04      	cmp	r3, #4
 8003742:	d110      	bne.n	8003766 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003744:	7bbb      	ldrb	r3, [r7, #14]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d102      	bne.n	8003750 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800374a:	7b3b      	ldrb	r3, [r7, #12]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d001      	beq.n	8003754 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e055      	b.n	8003800 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003764:	e01d      	b.n	80037a2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003766:	7bfb      	ldrb	r3, [r7, #15]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d108      	bne.n	800377e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800376c:	7bbb      	ldrb	r3, [r7, #14]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d105      	bne.n	800377e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003772:	7b7b      	ldrb	r3, [r7, #13]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d102      	bne.n	800377e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003778:	7b3b      	ldrb	r3, [r7, #12]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d001      	beq.n	8003782 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e03e      	b.n	8003800 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2202      	movs	r2, #2
 8003786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2202      	movs	r2, #2
 800378e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2202      	movs	r2, #2
 8003796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2202      	movs	r2, #2
 800379e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_TIM_Encoder_Start+0xc4>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d008      	beq.n	80037c0 <HAL_TIM_Encoder_Start+0xd4>
 80037ae:	e00f      	b.n	80037d0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2201      	movs	r2, #1
 80037b6:	2100      	movs	r1, #0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 fcbf 	bl	800413c <TIM_CCxChannelCmd>
      break;
 80037be:	e016      	b.n	80037ee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2201      	movs	r2, #1
 80037c6:	2104      	movs	r1, #4
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 fcb7 	bl	800413c <TIM_CCxChannelCmd>
      break;
 80037ce:	e00e      	b.n	80037ee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2201      	movs	r2, #1
 80037d6:	2100      	movs	r1, #0
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fcaf 	bl	800413c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2201      	movs	r2, #1
 80037e4:	2104      	movs	r1, #4
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 fca8 	bl	800413c <TIM_CCxChannelCmd>
      break;
 80037ec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 0201 	orr.w	r2, r2, #1
 80037fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003814:	2300      	movs	r3, #0
 8003816:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800381e:	2b01      	cmp	r3, #1
 8003820:	d101      	bne.n	8003826 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003822:	2302      	movs	r3, #2
 8003824:	e0ff      	b.n	8003a26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b14      	cmp	r3, #20
 8003832:	f200 80f0 	bhi.w	8003a16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003836:	a201      	add	r2, pc, #4	; (adr r2, 800383c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383c:	08003891 	.word	0x08003891
 8003840:	08003a17 	.word	0x08003a17
 8003844:	08003a17 	.word	0x08003a17
 8003848:	08003a17 	.word	0x08003a17
 800384c:	080038d1 	.word	0x080038d1
 8003850:	08003a17 	.word	0x08003a17
 8003854:	08003a17 	.word	0x08003a17
 8003858:	08003a17 	.word	0x08003a17
 800385c:	08003913 	.word	0x08003913
 8003860:	08003a17 	.word	0x08003a17
 8003864:	08003a17 	.word	0x08003a17
 8003868:	08003a17 	.word	0x08003a17
 800386c:	08003953 	.word	0x08003953
 8003870:	08003a17 	.word	0x08003a17
 8003874:	08003a17 	.word	0x08003a17
 8003878:	08003a17 	.word	0x08003a17
 800387c:	08003995 	.word	0x08003995
 8003880:	08003a17 	.word	0x08003a17
 8003884:	08003a17 	.word	0x08003a17
 8003888:	08003a17 	.word	0x08003a17
 800388c:	080039d5 	.word	0x080039d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f95a 	bl	8003b50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0208 	orr.w	r2, r2, #8
 80038aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	699a      	ldr	r2, [r3, #24]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 0204 	bic.w	r2, r2, #4
 80038ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6999      	ldr	r1, [r3, #24]
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	619a      	str	r2, [r3, #24]
      break;
 80038ce:	e0a5      	b.n	8003a1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68b9      	ldr	r1, [r7, #8]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f9ca 	bl	8003c70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699a      	ldr	r2, [r3, #24]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6999      	ldr	r1, [r3, #24]
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	021a      	lsls	r2, r3, #8
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	619a      	str	r2, [r3, #24]
      break;
 8003910:	e084      	b.n	8003a1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68b9      	ldr	r1, [r7, #8]
 8003918:	4618      	mov	r0, r3
 800391a:	f000 fa33 	bl	8003d84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	69da      	ldr	r2, [r3, #28]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0208 	orr.w	r2, r2, #8
 800392c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	69da      	ldr	r2, [r3, #28]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0204 	bic.w	r2, r2, #4
 800393c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	69d9      	ldr	r1, [r3, #28]
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	691a      	ldr	r2, [r3, #16]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	430a      	orrs	r2, r1
 800394e:	61da      	str	r2, [r3, #28]
      break;
 8003950:	e064      	b.n	8003a1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68b9      	ldr	r1, [r7, #8]
 8003958:	4618      	mov	r0, r3
 800395a:	f000 fa9b 	bl	8003e94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	69da      	ldr	r2, [r3, #28]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800396c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	69da      	ldr	r2, [r3, #28]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800397c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	69d9      	ldr	r1, [r3, #28]
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	021a      	lsls	r2, r3, #8
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	61da      	str	r2, [r3, #28]
      break;
 8003992:	e043      	b.n	8003a1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68b9      	ldr	r1, [r7, #8]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 fb04 	bl	8003fa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0208 	orr.w	r2, r2, #8
 80039ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0204 	bic.w	r2, r2, #4
 80039be:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	691a      	ldr	r2, [r3, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80039d2:	e023      	b.n	8003a1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68b9      	ldr	r1, [r7, #8]
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 fb48 	bl	8004070 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039ee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039fe:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	021a      	lsls	r2, r3, #8
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003a14:	e002      	b.n	8003a1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	75fb      	strb	r3, [r7, #23]
      break;
 8003a1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3718      	adds	r7, #24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop

08003a30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a3c      	ldr	r2, [pc, #240]	; (8003b34 <TIM_Base_SetConfig+0x104>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d00f      	beq.n	8003a68 <TIM_Base_SetConfig+0x38>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a4e:	d00b      	beq.n	8003a68 <TIM_Base_SetConfig+0x38>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a39      	ldr	r2, [pc, #228]	; (8003b38 <TIM_Base_SetConfig+0x108>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d007      	beq.n	8003a68 <TIM_Base_SetConfig+0x38>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a38      	ldr	r2, [pc, #224]	; (8003b3c <TIM_Base_SetConfig+0x10c>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d003      	beq.n	8003a68 <TIM_Base_SetConfig+0x38>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a37      	ldr	r2, [pc, #220]	; (8003b40 <TIM_Base_SetConfig+0x110>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d108      	bne.n	8003a7a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a2d      	ldr	r2, [pc, #180]	; (8003b34 <TIM_Base_SetConfig+0x104>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d01b      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a88:	d017      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a2a      	ldr	r2, [pc, #168]	; (8003b38 <TIM_Base_SetConfig+0x108>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d013      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a29      	ldr	r2, [pc, #164]	; (8003b3c <TIM_Base_SetConfig+0x10c>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d00f      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a28      	ldr	r2, [pc, #160]	; (8003b40 <TIM_Base_SetConfig+0x110>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00b      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a27      	ldr	r2, [pc, #156]	; (8003b44 <TIM_Base_SetConfig+0x114>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d007      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a26      	ldr	r2, [pc, #152]	; (8003b48 <TIM_Base_SetConfig+0x118>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d003      	beq.n	8003aba <TIM_Base_SetConfig+0x8a>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a25      	ldr	r2, [pc, #148]	; (8003b4c <TIM_Base_SetConfig+0x11c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d108      	bne.n	8003acc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	689a      	ldr	r2, [r3, #8]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a10      	ldr	r2, [pc, #64]	; (8003b34 <TIM_Base_SetConfig+0x104>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d00f      	beq.n	8003b18 <TIM_Base_SetConfig+0xe8>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a11      	ldr	r2, [pc, #68]	; (8003b40 <TIM_Base_SetConfig+0x110>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d00b      	beq.n	8003b18 <TIM_Base_SetConfig+0xe8>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a10      	ldr	r2, [pc, #64]	; (8003b44 <TIM_Base_SetConfig+0x114>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d007      	beq.n	8003b18 <TIM_Base_SetConfig+0xe8>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a0f      	ldr	r2, [pc, #60]	; (8003b48 <TIM_Base_SetConfig+0x118>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d003      	beq.n	8003b18 <TIM_Base_SetConfig+0xe8>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4a0e      	ldr	r2, [pc, #56]	; (8003b4c <TIM_Base_SetConfig+0x11c>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d103      	bne.n	8003b20 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	691a      	ldr	r2, [r3, #16]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	615a      	str	r2, [r3, #20]
}
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	40012c00 	.word	0x40012c00
 8003b38:	40000400 	.word	0x40000400
 8003b3c:	40000800 	.word	0x40000800
 8003b40:	40013400 	.word	0x40013400
 8003b44:	40014000 	.word	0x40014000
 8003b48:	40014400 	.word	0x40014400
 8003b4c:	40014800 	.word	0x40014800

08003b50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b087      	sub	sp, #28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	f023 0201 	bic.w	r2, r3, #1
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f023 0303 	bic.w	r3, r3, #3
 8003b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	f023 0302 	bic.w	r3, r3, #2
 8003b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a2c      	ldr	r2, [pc, #176]	; (8003c5c <TIM_OC1_SetConfig+0x10c>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d00f      	beq.n	8003bd0 <TIM_OC1_SetConfig+0x80>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a2b      	ldr	r2, [pc, #172]	; (8003c60 <TIM_OC1_SetConfig+0x110>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d00b      	beq.n	8003bd0 <TIM_OC1_SetConfig+0x80>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a2a      	ldr	r2, [pc, #168]	; (8003c64 <TIM_OC1_SetConfig+0x114>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d007      	beq.n	8003bd0 <TIM_OC1_SetConfig+0x80>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a29      	ldr	r2, [pc, #164]	; (8003c68 <TIM_OC1_SetConfig+0x118>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d003      	beq.n	8003bd0 <TIM_OC1_SetConfig+0x80>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a28      	ldr	r2, [pc, #160]	; (8003c6c <TIM_OC1_SetConfig+0x11c>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d10c      	bne.n	8003bea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f023 0308 	bic.w	r3, r3, #8
 8003bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f023 0304 	bic.w	r3, r3, #4
 8003be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a1b      	ldr	r2, [pc, #108]	; (8003c5c <TIM_OC1_SetConfig+0x10c>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00f      	beq.n	8003c12 <TIM_OC1_SetConfig+0xc2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a1a      	ldr	r2, [pc, #104]	; (8003c60 <TIM_OC1_SetConfig+0x110>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d00b      	beq.n	8003c12 <TIM_OC1_SetConfig+0xc2>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a19      	ldr	r2, [pc, #100]	; (8003c64 <TIM_OC1_SetConfig+0x114>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d007      	beq.n	8003c12 <TIM_OC1_SetConfig+0xc2>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a18      	ldr	r2, [pc, #96]	; (8003c68 <TIM_OC1_SetConfig+0x118>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d003      	beq.n	8003c12 <TIM_OC1_SetConfig+0xc2>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a17      	ldr	r2, [pc, #92]	; (8003c6c <TIM_OC1_SetConfig+0x11c>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d111      	bne.n	8003c36 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	697a      	ldr	r2, [r7, #20]
 8003c4e:	621a      	str	r2, [r3, #32]
}
 8003c50:	bf00      	nop
 8003c52:	371c      	adds	r7, #28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	40012c00 	.word	0x40012c00
 8003c60:	40013400 	.word	0x40013400
 8003c64:	40014000 	.word	0x40014000
 8003c68:	40014400 	.word	0x40014400
 8003c6c:	40014800 	.word	0x40014800

08003c70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b087      	sub	sp, #28
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	f023 0210 	bic.w	r2, r3, #16
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	021b      	lsls	r3, r3, #8
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f023 0320 	bic.w	r3, r3, #32
 8003cbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a28      	ldr	r2, [pc, #160]	; (8003d70 <TIM_OC2_SetConfig+0x100>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d003      	beq.n	8003cdc <TIM_OC2_SetConfig+0x6c>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a27      	ldr	r2, [pc, #156]	; (8003d74 <TIM_OC2_SetConfig+0x104>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d10d      	bne.n	8003cf8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cf6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a1d      	ldr	r2, [pc, #116]	; (8003d70 <TIM_OC2_SetConfig+0x100>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00f      	beq.n	8003d20 <TIM_OC2_SetConfig+0xb0>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a1c      	ldr	r2, [pc, #112]	; (8003d74 <TIM_OC2_SetConfig+0x104>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d00b      	beq.n	8003d20 <TIM_OC2_SetConfig+0xb0>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a1b      	ldr	r2, [pc, #108]	; (8003d78 <TIM_OC2_SetConfig+0x108>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d007      	beq.n	8003d20 <TIM_OC2_SetConfig+0xb0>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a1a      	ldr	r2, [pc, #104]	; (8003d7c <TIM_OC2_SetConfig+0x10c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d003      	beq.n	8003d20 <TIM_OC2_SetConfig+0xb0>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a19      	ldr	r2, [pc, #100]	; (8003d80 <TIM_OC2_SetConfig+0x110>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d113      	bne.n	8003d48 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	621a      	str	r2, [r3, #32]
}
 8003d62:	bf00      	nop
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40012c00 	.word	0x40012c00
 8003d74:	40013400 	.word	0x40013400
 8003d78:	40014000 	.word	0x40014000
 8003d7c:	40014400 	.word	0x40014400
 8003d80:	40014800 	.word	0x40014800

08003d84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b087      	sub	sp, #28
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a1b      	ldr	r3, [r3, #32]
 8003d92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0303 	bic.w	r3, r3, #3
 8003dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a27      	ldr	r2, [pc, #156]	; (8003e80 <TIM_OC3_SetConfig+0xfc>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d003      	beq.n	8003dee <TIM_OC3_SetConfig+0x6a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a26      	ldr	r2, [pc, #152]	; (8003e84 <TIM_OC3_SetConfig+0x100>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d10d      	bne.n	8003e0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003df4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	021b      	lsls	r3, r3, #8
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a1c      	ldr	r2, [pc, #112]	; (8003e80 <TIM_OC3_SetConfig+0xfc>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00f      	beq.n	8003e32 <TIM_OC3_SetConfig+0xae>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a1b      	ldr	r2, [pc, #108]	; (8003e84 <TIM_OC3_SetConfig+0x100>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00b      	beq.n	8003e32 <TIM_OC3_SetConfig+0xae>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a1a      	ldr	r2, [pc, #104]	; (8003e88 <TIM_OC3_SetConfig+0x104>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d007      	beq.n	8003e32 <TIM_OC3_SetConfig+0xae>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a19      	ldr	r2, [pc, #100]	; (8003e8c <TIM_OC3_SetConfig+0x108>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d003      	beq.n	8003e32 <TIM_OC3_SetConfig+0xae>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a18      	ldr	r2, [pc, #96]	; (8003e90 <TIM_OC3_SetConfig+0x10c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d113      	bne.n	8003e5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	011b      	lsls	r3, r3, #4
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	621a      	str	r2, [r3, #32]
}
 8003e74:	bf00      	nop
 8003e76:	371c      	adds	r7, #28
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	40012c00 	.word	0x40012c00
 8003e84:	40013400 	.word	0x40013400
 8003e88:	40014000 	.word	0x40014000
 8003e8c:	40014400 	.word	0x40014400
 8003e90:	40014800 	.word	0x40014800

08003e94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b087      	sub	sp, #28
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	021b      	lsls	r3, r3, #8
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ee2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	031b      	lsls	r3, r3, #12
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a28      	ldr	r2, [pc, #160]	; (8003f94 <TIM_OC4_SetConfig+0x100>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <TIM_OC4_SetConfig+0x6c>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a27      	ldr	r2, [pc, #156]	; (8003f98 <TIM_OC4_SetConfig+0x104>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d10d      	bne.n	8003f1c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003f06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	031b      	lsls	r3, r3, #12
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a1d      	ldr	r2, [pc, #116]	; (8003f94 <TIM_OC4_SetConfig+0x100>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d00f      	beq.n	8003f44 <TIM_OC4_SetConfig+0xb0>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a1c      	ldr	r2, [pc, #112]	; (8003f98 <TIM_OC4_SetConfig+0x104>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00b      	beq.n	8003f44 <TIM_OC4_SetConfig+0xb0>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a1b      	ldr	r2, [pc, #108]	; (8003f9c <TIM_OC4_SetConfig+0x108>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d007      	beq.n	8003f44 <TIM_OC4_SetConfig+0xb0>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a1a      	ldr	r2, [pc, #104]	; (8003fa0 <TIM_OC4_SetConfig+0x10c>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d003      	beq.n	8003f44 <TIM_OC4_SetConfig+0xb0>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a19      	ldr	r2, [pc, #100]	; (8003fa4 <TIM_OC4_SetConfig+0x110>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d113      	bne.n	8003f6c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f4a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003f52:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	019b      	lsls	r3, r3, #6
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	019b      	lsls	r3, r3, #6
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	621a      	str	r2, [r3, #32]
}
 8003f86:	bf00      	nop
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	40012c00 	.word	0x40012c00
 8003f98:	40013400 	.word	0x40013400
 8003f9c:	40014000 	.word	0x40014000
 8003fa0:	40014400 	.word	0x40014400
 8003fa4:	40014800 	.word	0x40014800

08003fa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b087      	sub	sp, #28
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003fec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	041b      	lsls	r3, r3, #16
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a17      	ldr	r2, [pc, #92]	; (800405c <TIM_OC5_SetConfig+0xb4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d00f      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a16      	ldr	r2, [pc, #88]	; (8004060 <TIM_OC5_SetConfig+0xb8>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d00b      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a15      	ldr	r2, [pc, #84]	; (8004064 <TIM_OC5_SetConfig+0xbc>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d007      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a14      	ldr	r2, [pc, #80]	; (8004068 <TIM_OC5_SetConfig+0xc0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d003      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a13      	ldr	r2, [pc, #76]	; (800406c <TIM_OC5_SetConfig+0xc4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d109      	bne.n	8004036 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004028:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	021b      	lsls	r3, r3, #8
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	4313      	orrs	r3, r2
 8004034:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	621a      	str	r2, [r3, #32]
}
 8004050:	bf00      	nop
 8004052:	371c      	adds	r7, #28
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	40012c00 	.word	0x40012c00
 8004060:	40013400 	.word	0x40013400
 8004064:	40014000 	.word	0x40014000
 8004068:	40014400 	.word	0x40014400
 800406c:	40014800 	.word	0x40014800

08004070 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800409e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80040b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	051b      	lsls	r3, r3, #20
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a18      	ldr	r2, [pc, #96]	; (8004128 <TIM_OC6_SetConfig+0xb8>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d00f      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a17      	ldr	r2, [pc, #92]	; (800412c <TIM_OC6_SetConfig+0xbc>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d00b      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a16      	ldr	r2, [pc, #88]	; (8004130 <TIM_OC6_SetConfig+0xc0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d007      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a15      	ldr	r2, [pc, #84]	; (8004134 <TIM_OC6_SetConfig+0xc4>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d003      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a14      	ldr	r2, [pc, #80]	; (8004138 <TIM_OC6_SetConfig+0xc8>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d109      	bne.n	8004100 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	029b      	lsls	r3, r3, #10
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	621a      	str	r2, [r3, #32]
}
 800411a:	bf00      	nop
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40013400 	.word	0x40013400
 8004130:	40014000 	.word	0x40014000
 8004134:	40014400 	.word	0x40014400
 8004138:	40014800 	.word	0x40014800

0800413c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800413c:	b480      	push	{r7}
 800413e:	b087      	sub	sp, #28
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	2201      	movs	r2, #1
 8004150:	fa02 f303 	lsl.w	r3, r2, r3
 8004154:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a1a      	ldr	r2, [r3, #32]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	43db      	mvns	r3, r3
 800415e:	401a      	ands	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6a1a      	ldr	r2, [r3, #32]
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	fa01 f303 	lsl.w	r3, r1, r3
 8004174:	431a      	orrs	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	621a      	str	r2, [r3, #32]
}
 800417a:	bf00      	nop
 800417c:	371c      	adds	r7, #28
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
	...

08004188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800419c:	2302      	movs	r3, #2
 800419e:	e065      	b.n	800426c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a2c      	ldr	r2, [pc, #176]	; (8004278 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d004      	beq.n	80041d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a2b      	ldr	r2, [pc, #172]	; (800427c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d108      	bne.n	80041e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80041da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80041ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a1b      	ldr	r2, [pc, #108]	; (8004278 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d018      	beq.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004216:	d013      	beq.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a18      	ldr	r2, [pc, #96]	; (8004280 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d00e      	beq.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a17      	ldr	r2, [pc, #92]	; (8004284 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d009      	beq.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a12      	ldr	r2, [pc, #72]	; (800427c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d004      	beq.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a13      	ldr	r2, [pc, #76]	; (8004288 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d10c      	bne.n	800425a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004246:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	4313      	orrs	r3, r2
 8004250:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	40012c00 	.word	0x40012c00
 800427c:	40013400 	.word	0x40013400
 8004280:	40000400 	.word	0x40000400
 8004284:	40000800 	.word	0x40000800
 8004288:	40014000 	.word	0x40014000

0800428c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e087      	b.n	80043b8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	4313      	orrs	r3, r2
 8004302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430e:	4313      	orrs	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	041b      	lsls	r3, r3, #16
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a27      	ldr	r2, [pc, #156]	; (80043c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d004      	beq.n	8004336 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a25      	ldr	r2, [pc, #148]	; (80043c8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d106      	bne.n	8004344 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	4313      	orrs	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a1e      	ldr	r2, [pc, #120]	; (80043c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d004      	beq.n	8004358 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a1d      	ldr	r2, [pc, #116]	; (80043c8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d126      	bne.n	80043a6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004362:	051b      	lsls	r3, r3, #20
 8004364:	4313      	orrs	r3, r2
 8004366:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	4313      	orrs	r3, r2
 8004374:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	4313      	orrs	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a0e      	ldr	r2, [pc, #56]	; (80043c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d004      	beq.n	8004398 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a0d      	ldr	r2, [pc, #52]	; (80043c8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d106      	bne.n	80043a6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a2:	4313      	orrs	r3, r2
 80043a4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	40012c00 	.word	0x40012c00
 80043c8:	40013400 	.word	0x40013400

080043cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e042      	b.n	8004464 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d106      	bne.n	80043f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7fd fb1b 	bl	8001a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2224      	movs	r2, #36	; 0x24
 80043fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f8c2 	bl	8004598 <UART_SetConfig>
 8004414:	4603      	mov	r3, r0
 8004416:	2b01      	cmp	r3, #1
 8004418:	d101      	bne.n	800441e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e022      	b.n	8004464 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004422:	2b00      	cmp	r3, #0
 8004424:	d002      	beq.n	800442c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fb82 	bl	8004b30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800443a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800444a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f042 0201 	orr.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 fc09 	bl	8004c74 <UART_CheckIdleState>
 8004462:	4603      	mov	r3, r0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3708      	adds	r7, #8
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b08a      	sub	sp, #40	; 0x28
 8004470:	af02      	add	r7, sp, #8
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	603b      	str	r3, [r7, #0]
 8004478:	4613      	mov	r3, r2
 800447a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004482:	2b20      	cmp	r3, #32
 8004484:	f040 8083 	bne.w	800458e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <HAL_UART_Transmit+0x28>
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e07b      	b.n	8004590 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_UART_Transmit+0x3a>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e074      	b.n	8004590 <HAL_UART_Transmit+0x124>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2221      	movs	r2, #33	; 0x21
 80044ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044be:	f7fd fb9b 	bl	8001bf8 <HAL_GetTick>
 80044c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	88fa      	ldrh	r2, [r7, #6]
 80044c8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	88fa      	ldrh	r2, [r7, #6]
 80044d0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044dc:	d108      	bne.n	80044f0 <HAL_UART_Transmit+0x84>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d104      	bne.n	80044f0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	61bb      	str	r3, [r7, #24]
 80044ee:	e003      	b.n	80044f8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004500:	e02c      	b.n	800455c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2200      	movs	r2, #0
 800450a:	2180      	movs	r1, #128	; 0x80
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 fbfc 	bl	8004d0a <UART_WaitOnFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e039      	b.n	8004590 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10b      	bne.n	800453a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	881b      	ldrh	r3, [r3, #0]
 8004526:	461a      	mov	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004530:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	3302      	adds	r3, #2
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	e007      	b.n	800454a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	781a      	ldrb	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	3301      	adds	r3, #1
 8004548:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004550:	b29b      	uxth	r3, r3
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004562:	b29b      	uxth	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1cc      	bne.n	8004502 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2200      	movs	r2, #0
 8004570:	2140      	movs	r1, #64	; 0x40
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 fbc9 	bl	8004d0a <UART_WaitOnFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e006      	b.n	8004590 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2220      	movs	r2, #32
 8004586:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e000      	b.n	8004590 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800458e:	2302      	movs	r3, #2
  }
}
 8004590:	4618      	mov	r0, r3
 8004592:	3720      	adds	r7, #32
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800459c:	b08c      	sub	sp, #48	; 0x30
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	689a      	ldr	r2, [r3, #8]
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	431a      	orrs	r2, r3
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	431a      	orrs	r2, r3
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	4313      	orrs	r3, r2
 80045be:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	4bab      	ldr	r3, [pc, #684]	; (8004874 <UART_SetConfig+0x2dc>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	6812      	ldr	r2, [r2, #0]
 80045ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045d0:	430b      	orrs	r3, r1
 80045d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4aa0      	ldr	r2, [pc, #640]	; (8004878 <UART_SetConfig+0x2e0>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d004      	beq.n	8004604 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004600:	4313      	orrs	r3, r2
 8004602:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800460e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	6812      	ldr	r2, [r2, #0]
 8004616:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004618:	430b      	orrs	r3, r1
 800461a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004622:	f023 010f 	bic.w	r1, r3, #15
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a91      	ldr	r2, [pc, #580]	; (800487c <UART_SetConfig+0x2e4>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d125      	bne.n	8004688 <UART_SetConfig+0xf0>
 800463c:	4b90      	ldr	r3, [pc, #576]	; (8004880 <UART_SetConfig+0x2e8>)
 800463e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	2b03      	cmp	r3, #3
 8004648:	d81a      	bhi.n	8004680 <UART_SetConfig+0xe8>
 800464a:	a201      	add	r2, pc, #4	; (adr r2, 8004650 <UART_SetConfig+0xb8>)
 800464c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004650:	08004661 	.word	0x08004661
 8004654:	08004671 	.word	0x08004671
 8004658:	08004669 	.word	0x08004669
 800465c:	08004679 	.word	0x08004679
 8004660:	2301      	movs	r3, #1
 8004662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004666:	e0d6      	b.n	8004816 <UART_SetConfig+0x27e>
 8004668:	2302      	movs	r3, #2
 800466a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800466e:	e0d2      	b.n	8004816 <UART_SetConfig+0x27e>
 8004670:	2304      	movs	r3, #4
 8004672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004676:	e0ce      	b.n	8004816 <UART_SetConfig+0x27e>
 8004678:	2308      	movs	r3, #8
 800467a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800467e:	e0ca      	b.n	8004816 <UART_SetConfig+0x27e>
 8004680:	2310      	movs	r3, #16
 8004682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004686:	e0c6      	b.n	8004816 <UART_SetConfig+0x27e>
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a7d      	ldr	r2, [pc, #500]	; (8004884 <UART_SetConfig+0x2ec>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d138      	bne.n	8004704 <UART_SetConfig+0x16c>
 8004692:	4b7b      	ldr	r3, [pc, #492]	; (8004880 <UART_SetConfig+0x2e8>)
 8004694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004698:	f003 030c 	and.w	r3, r3, #12
 800469c:	2b0c      	cmp	r3, #12
 800469e:	d82d      	bhi.n	80046fc <UART_SetConfig+0x164>
 80046a0:	a201      	add	r2, pc, #4	; (adr r2, 80046a8 <UART_SetConfig+0x110>)
 80046a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a6:	bf00      	nop
 80046a8:	080046dd 	.word	0x080046dd
 80046ac:	080046fd 	.word	0x080046fd
 80046b0:	080046fd 	.word	0x080046fd
 80046b4:	080046fd 	.word	0x080046fd
 80046b8:	080046ed 	.word	0x080046ed
 80046bc:	080046fd 	.word	0x080046fd
 80046c0:	080046fd 	.word	0x080046fd
 80046c4:	080046fd 	.word	0x080046fd
 80046c8:	080046e5 	.word	0x080046e5
 80046cc:	080046fd 	.word	0x080046fd
 80046d0:	080046fd 	.word	0x080046fd
 80046d4:	080046fd 	.word	0x080046fd
 80046d8:	080046f5 	.word	0x080046f5
 80046dc:	2300      	movs	r3, #0
 80046de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046e2:	e098      	b.n	8004816 <UART_SetConfig+0x27e>
 80046e4:	2302      	movs	r3, #2
 80046e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046ea:	e094      	b.n	8004816 <UART_SetConfig+0x27e>
 80046ec:	2304      	movs	r3, #4
 80046ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046f2:	e090      	b.n	8004816 <UART_SetConfig+0x27e>
 80046f4:	2308      	movs	r3, #8
 80046f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046fa:	e08c      	b.n	8004816 <UART_SetConfig+0x27e>
 80046fc:	2310      	movs	r3, #16
 80046fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004702:	e088      	b.n	8004816 <UART_SetConfig+0x27e>
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a5f      	ldr	r2, [pc, #380]	; (8004888 <UART_SetConfig+0x2f0>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d125      	bne.n	800475a <UART_SetConfig+0x1c2>
 800470e:	4b5c      	ldr	r3, [pc, #368]	; (8004880 <UART_SetConfig+0x2e8>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004714:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004718:	2b30      	cmp	r3, #48	; 0x30
 800471a:	d016      	beq.n	800474a <UART_SetConfig+0x1b2>
 800471c:	2b30      	cmp	r3, #48	; 0x30
 800471e:	d818      	bhi.n	8004752 <UART_SetConfig+0x1ba>
 8004720:	2b20      	cmp	r3, #32
 8004722:	d00a      	beq.n	800473a <UART_SetConfig+0x1a2>
 8004724:	2b20      	cmp	r3, #32
 8004726:	d814      	bhi.n	8004752 <UART_SetConfig+0x1ba>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <UART_SetConfig+0x19a>
 800472c:	2b10      	cmp	r3, #16
 800472e:	d008      	beq.n	8004742 <UART_SetConfig+0x1aa>
 8004730:	e00f      	b.n	8004752 <UART_SetConfig+0x1ba>
 8004732:	2300      	movs	r3, #0
 8004734:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004738:	e06d      	b.n	8004816 <UART_SetConfig+0x27e>
 800473a:	2302      	movs	r3, #2
 800473c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004740:	e069      	b.n	8004816 <UART_SetConfig+0x27e>
 8004742:	2304      	movs	r3, #4
 8004744:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004748:	e065      	b.n	8004816 <UART_SetConfig+0x27e>
 800474a:	2308      	movs	r3, #8
 800474c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004750:	e061      	b.n	8004816 <UART_SetConfig+0x27e>
 8004752:	2310      	movs	r3, #16
 8004754:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004758:	e05d      	b.n	8004816 <UART_SetConfig+0x27e>
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a4b      	ldr	r2, [pc, #300]	; (800488c <UART_SetConfig+0x2f4>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d125      	bne.n	80047b0 <UART_SetConfig+0x218>
 8004764:	4b46      	ldr	r3, [pc, #280]	; (8004880 <UART_SetConfig+0x2e8>)
 8004766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800476a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800476e:	2bc0      	cmp	r3, #192	; 0xc0
 8004770:	d016      	beq.n	80047a0 <UART_SetConfig+0x208>
 8004772:	2bc0      	cmp	r3, #192	; 0xc0
 8004774:	d818      	bhi.n	80047a8 <UART_SetConfig+0x210>
 8004776:	2b80      	cmp	r3, #128	; 0x80
 8004778:	d00a      	beq.n	8004790 <UART_SetConfig+0x1f8>
 800477a:	2b80      	cmp	r3, #128	; 0x80
 800477c:	d814      	bhi.n	80047a8 <UART_SetConfig+0x210>
 800477e:	2b00      	cmp	r3, #0
 8004780:	d002      	beq.n	8004788 <UART_SetConfig+0x1f0>
 8004782:	2b40      	cmp	r3, #64	; 0x40
 8004784:	d008      	beq.n	8004798 <UART_SetConfig+0x200>
 8004786:	e00f      	b.n	80047a8 <UART_SetConfig+0x210>
 8004788:	2300      	movs	r3, #0
 800478a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800478e:	e042      	b.n	8004816 <UART_SetConfig+0x27e>
 8004790:	2302      	movs	r3, #2
 8004792:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004796:	e03e      	b.n	8004816 <UART_SetConfig+0x27e>
 8004798:	2304      	movs	r3, #4
 800479a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800479e:	e03a      	b.n	8004816 <UART_SetConfig+0x27e>
 80047a0:	2308      	movs	r3, #8
 80047a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047a6:	e036      	b.n	8004816 <UART_SetConfig+0x27e>
 80047a8:	2310      	movs	r3, #16
 80047aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ae:	e032      	b.n	8004816 <UART_SetConfig+0x27e>
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a30      	ldr	r2, [pc, #192]	; (8004878 <UART_SetConfig+0x2e0>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d12a      	bne.n	8004810 <UART_SetConfig+0x278>
 80047ba:	4b31      	ldr	r3, [pc, #196]	; (8004880 <UART_SetConfig+0x2e8>)
 80047bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047c8:	d01a      	beq.n	8004800 <UART_SetConfig+0x268>
 80047ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047ce:	d81b      	bhi.n	8004808 <UART_SetConfig+0x270>
 80047d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047d4:	d00c      	beq.n	80047f0 <UART_SetConfig+0x258>
 80047d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047da:	d815      	bhi.n	8004808 <UART_SetConfig+0x270>
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d003      	beq.n	80047e8 <UART_SetConfig+0x250>
 80047e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047e4:	d008      	beq.n	80047f8 <UART_SetConfig+0x260>
 80047e6:	e00f      	b.n	8004808 <UART_SetConfig+0x270>
 80047e8:	2300      	movs	r3, #0
 80047ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ee:	e012      	b.n	8004816 <UART_SetConfig+0x27e>
 80047f0:	2302      	movs	r3, #2
 80047f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047f6:	e00e      	b.n	8004816 <UART_SetConfig+0x27e>
 80047f8:	2304      	movs	r3, #4
 80047fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047fe:	e00a      	b.n	8004816 <UART_SetConfig+0x27e>
 8004800:	2308      	movs	r3, #8
 8004802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004806:	e006      	b.n	8004816 <UART_SetConfig+0x27e>
 8004808:	2310      	movs	r3, #16
 800480a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800480e:	e002      	b.n	8004816 <UART_SetConfig+0x27e>
 8004810:	2310      	movs	r3, #16
 8004812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a17      	ldr	r2, [pc, #92]	; (8004878 <UART_SetConfig+0x2e0>)
 800481c:	4293      	cmp	r3, r2
 800481e:	f040 80a8 	bne.w	8004972 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004822:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004826:	2b08      	cmp	r3, #8
 8004828:	d834      	bhi.n	8004894 <UART_SetConfig+0x2fc>
 800482a:	a201      	add	r2, pc, #4	; (adr r2, 8004830 <UART_SetConfig+0x298>)
 800482c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004830:	08004855 	.word	0x08004855
 8004834:	08004895 	.word	0x08004895
 8004838:	0800485d 	.word	0x0800485d
 800483c:	08004895 	.word	0x08004895
 8004840:	08004863 	.word	0x08004863
 8004844:	08004895 	.word	0x08004895
 8004848:	08004895 	.word	0x08004895
 800484c:	08004895 	.word	0x08004895
 8004850:	0800486b 	.word	0x0800486b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004854:	f7fe f9f2 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8004858:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800485a:	e021      	b.n	80048a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800485c:	4b0c      	ldr	r3, [pc, #48]	; (8004890 <UART_SetConfig+0x2f8>)
 800485e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004860:	e01e      	b.n	80048a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004862:	f7fe f97d 	bl	8002b60 <HAL_RCC_GetSysClockFreq>
 8004866:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004868:	e01a      	b.n	80048a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800486a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800486e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004870:	e016      	b.n	80048a0 <UART_SetConfig+0x308>
 8004872:	bf00      	nop
 8004874:	cfff69f3 	.word	0xcfff69f3
 8004878:	40008000 	.word	0x40008000
 800487c:	40013800 	.word	0x40013800
 8004880:	40021000 	.word	0x40021000
 8004884:	40004400 	.word	0x40004400
 8004888:	40004800 	.word	0x40004800
 800488c:	40004c00 	.word	0x40004c00
 8004890:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800489e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80048a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 812a 	beq.w	8004afc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ac:	4a9e      	ldr	r2, [pc, #632]	; (8004b28 <UART_SetConfig+0x590>)
 80048ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048b2:	461a      	mov	r2, r3
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	4613      	mov	r3, r2
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	4413      	add	r3, r2
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d305      	bcc.n	80048d8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048d2:	69ba      	ldr	r2, [r7, #24]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d903      	bls.n	80048e0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80048de:	e10d      	b.n	8004afc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e2:	2200      	movs	r2, #0
 80048e4:	60bb      	str	r3, [r7, #8]
 80048e6:	60fa      	str	r2, [r7, #12]
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	4a8e      	ldr	r2, [pc, #568]	; (8004b28 <UART_SetConfig+0x590>)
 80048ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2200      	movs	r2, #0
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	607a      	str	r2, [r7, #4]
 80048fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004902:	f7fc f999 	bl	8000c38 <__aeabi_uldivmod>
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	4610      	mov	r0, r2
 800490c:	4619      	mov	r1, r3
 800490e:	f04f 0200 	mov.w	r2, #0
 8004912:	f04f 0300 	mov.w	r3, #0
 8004916:	020b      	lsls	r3, r1, #8
 8004918:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800491c:	0202      	lsls	r2, r0, #8
 800491e:	6979      	ldr	r1, [r7, #20]
 8004920:	6849      	ldr	r1, [r1, #4]
 8004922:	0849      	lsrs	r1, r1, #1
 8004924:	2000      	movs	r0, #0
 8004926:	460c      	mov	r4, r1
 8004928:	4605      	mov	r5, r0
 800492a:	eb12 0804 	adds.w	r8, r2, r4
 800492e:	eb43 0905 	adc.w	r9, r3, r5
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	469a      	mov	sl, r3
 800493a:	4693      	mov	fp, r2
 800493c:	4652      	mov	r2, sl
 800493e:	465b      	mov	r3, fp
 8004940:	4640      	mov	r0, r8
 8004942:	4649      	mov	r1, r9
 8004944:	f7fc f978 	bl	8000c38 <__aeabi_uldivmod>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4613      	mov	r3, r2
 800494e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004956:	d308      	bcc.n	800496a <UART_SetConfig+0x3d2>
 8004958:	6a3b      	ldr	r3, [r7, #32]
 800495a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800495e:	d204      	bcs.n	800496a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	6a3a      	ldr	r2, [r7, #32]
 8004966:	60da      	str	r2, [r3, #12]
 8004968:	e0c8      	b.n	8004afc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004970:	e0c4      	b.n	8004afc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	69db      	ldr	r3, [r3, #28]
 8004976:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800497a:	d167      	bne.n	8004a4c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800497c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004980:	2b08      	cmp	r3, #8
 8004982:	d828      	bhi.n	80049d6 <UART_SetConfig+0x43e>
 8004984:	a201      	add	r2, pc, #4	; (adr r2, 800498c <UART_SetConfig+0x3f4>)
 8004986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800498a:	bf00      	nop
 800498c:	080049b1 	.word	0x080049b1
 8004990:	080049b9 	.word	0x080049b9
 8004994:	080049c1 	.word	0x080049c1
 8004998:	080049d7 	.word	0x080049d7
 800499c:	080049c7 	.word	0x080049c7
 80049a0:	080049d7 	.word	0x080049d7
 80049a4:	080049d7 	.word	0x080049d7
 80049a8:	080049d7 	.word	0x080049d7
 80049ac:	080049cf 	.word	0x080049cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049b0:	f7fe f944 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 80049b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049b6:	e014      	b.n	80049e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049b8:	f7fe f956 	bl	8002c68 <HAL_RCC_GetPCLK2Freq>
 80049bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049be:	e010      	b.n	80049e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049c0:	4b5a      	ldr	r3, [pc, #360]	; (8004b2c <UART_SetConfig+0x594>)
 80049c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049c4:	e00d      	b.n	80049e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049c6:	f7fe f8cb 	bl	8002b60 <HAL_RCC_GetSysClockFreq>
 80049ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049cc:	e009      	b.n	80049e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049d4:	e005      	b.n	80049e2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80049e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 8089 	beq.w	8004afc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ee:	4a4e      	ldr	r2, [pc, #312]	; (8004b28 <UART_SetConfig+0x590>)
 80049f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049f4:	461a      	mov	r2, r3
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80049fc:	005a      	lsls	r2, r3, #1
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	085b      	lsrs	r3, r3, #1
 8004a04:	441a      	add	r2, r3
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	2b0f      	cmp	r3, #15
 8004a14:	d916      	bls.n	8004a44 <UART_SetConfig+0x4ac>
 8004a16:	6a3b      	ldr	r3, [r7, #32]
 8004a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a1c:	d212      	bcs.n	8004a44 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	f023 030f 	bic.w	r3, r3, #15
 8004a26:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	085b      	lsrs	r3, r3, #1
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	f003 0307 	and.w	r3, r3, #7
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	8bfb      	ldrh	r3, [r7, #30]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	8bfa      	ldrh	r2, [r7, #30]
 8004a40:	60da      	str	r2, [r3, #12]
 8004a42:	e05b      	b.n	8004afc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a4a:	e057      	b.n	8004afc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a4c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d828      	bhi.n	8004aa6 <UART_SetConfig+0x50e>
 8004a54:	a201      	add	r2, pc, #4	; (adr r2, 8004a5c <UART_SetConfig+0x4c4>)
 8004a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5a:	bf00      	nop
 8004a5c:	08004a81 	.word	0x08004a81
 8004a60:	08004a89 	.word	0x08004a89
 8004a64:	08004a91 	.word	0x08004a91
 8004a68:	08004aa7 	.word	0x08004aa7
 8004a6c:	08004a97 	.word	0x08004a97
 8004a70:	08004aa7 	.word	0x08004aa7
 8004a74:	08004aa7 	.word	0x08004aa7
 8004a78:	08004aa7 	.word	0x08004aa7
 8004a7c:	08004a9f 	.word	0x08004a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a80:	f7fe f8dc 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8004a84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a86:	e014      	b.n	8004ab2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a88:	f7fe f8ee 	bl	8002c68 <HAL_RCC_GetPCLK2Freq>
 8004a8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a8e:	e010      	b.n	8004ab2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a90:	4b26      	ldr	r3, [pc, #152]	; (8004b2c <UART_SetConfig+0x594>)
 8004a92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a94:	e00d      	b.n	8004ab2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a96:	f7fe f863 	bl	8002b60 <HAL_RCC_GetSysClockFreq>
 8004a9a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a9c:	e009      	b.n	8004ab2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aa2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004aa4:	e005      	b.n	8004ab2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004ab0:	bf00      	nop
    }

    if (pclk != 0U)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d021      	beq.n	8004afc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	4a1a      	ldr	r2, [pc, #104]	; (8004b28 <UART_SetConfig+0x590>)
 8004abe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac6:	fbb3 f2f2 	udiv	r2, r3, r2
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	085b      	lsrs	r3, r3, #1
 8004ad0:	441a      	add	r2, r3
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ada:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004adc:	6a3b      	ldr	r3, [r7, #32]
 8004ade:	2b0f      	cmp	r3, #15
 8004ae0:	d909      	bls.n	8004af6 <UART_SetConfig+0x55e>
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ae8:	d205      	bcs.n	8004af6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	60da      	str	r2, [r3, #12]
 8004af4:	e002      	b.n	8004afc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	2200      	movs	r2, #0
 8004b16:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004b18:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3730      	adds	r7, #48	; 0x30
 8004b20:	46bd      	mov	sp, r7
 8004b22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b26:	bf00      	nop
 8004b28:	08007b54 	.word	0x08007b54
 8004b2c:	00f42400 	.word	0x00f42400

08004b30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	430a      	orrs	r2, r1
 8004b58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b80:	f003 0304 	and.w	r3, r3, #4
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba2:	f003 0308 	and.w	r3, r3, #8
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc4:	f003 0310 	and.w	r3, r3, #16
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	430a      	orrs	r2, r1
 8004c02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d01a      	beq.n	8004c46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c2e:	d10a      	bne.n	8004c46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00a      	beq.n	8004c68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	605a      	str	r2, [r3, #4]
  }
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c84:	f7fc ffb8 	bl	8001bf8 <HAL_GetTick>
 8004c88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0308 	and.w	r3, r3, #8
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d10e      	bne.n	8004cb6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f82f 	bl	8004d0a <UART_WaitOnFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e025      	b.n	8004d02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d10e      	bne.n	8004ce2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cc8:	9300      	str	r3, [sp, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f819 	bl	8004d0a <UART_WaitOnFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e00f      	b.n	8004d02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3710      	adds	r7, #16
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b09c      	sub	sp, #112	; 0x70
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	60f8      	str	r0, [r7, #12]
 8004d12:	60b9      	str	r1, [r7, #8]
 8004d14:	603b      	str	r3, [r7, #0]
 8004d16:	4613      	mov	r3, r2
 8004d18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d1a:	e0a9      	b.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d22:	f000 80a5 	beq.w	8004e70 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d26:	f7fc ff67 	bl	8001bf8 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d302      	bcc.n	8004d3c <UART_WaitOnFlagUntilTimeout+0x32>
 8004d36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d140      	bne.n	8004dbe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d44:	e853 3f00 	ldrex	r3, [r3]
 8004d48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004d4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d50:	667b      	str	r3, [r7, #100]	; 0x64
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	461a      	mov	r2, r3
 8004d58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d5c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d62:	e841 2300 	strex	r3, r2, [r1]
 8004d66:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004d68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1e6      	bne.n	8004d3c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3308      	adds	r3, #8
 8004d74:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d78:	e853 3f00 	ldrex	r3, [r3]
 8004d7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d80:	f023 0301 	bic.w	r3, r3, #1
 8004d84:	663b      	str	r3, [r7, #96]	; 0x60
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3308      	adds	r3, #8
 8004d8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004d8e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004d90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e5      	bne.n	8004d6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2220      	movs	r2, #32
 8004da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e069      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d051      	beq.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dda:	d149      	bne.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004de4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dee:	e853 3f00 	ldrex	r3, [r3]
 8004df2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004dfa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	461a      	mov	r2, r3
 8004e02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e04:	637b      	str	r3, [r7, #52]	; 0x34
 8004e06:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e0c:	e841 2300 	strex	r3, r2, [r1]
 8004e10:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1e6      	bne.n	8004de6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	3308      	adds	r3, #8
 8004e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	e853 3f00 	ldrex	r3, [r3]
 8004e26:	613b      	str	r3, [r7, #16]
   return(result);
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f023 0301 	bic.w	r3, r3, #1
 8004e2e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3308      	adds	r3, #8
 8004e36:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e38:	623a      	str	r2, [r7, #32]
 8004e3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3c:	69f9      	ldr	r1, [r7, #28]
 8004e3e:	6a3a      	ldr	r2, [r7, #32]
 8004e40:	e841 2300 	strex	r3, r2, [r1]
 8004e44:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1e5      	bne.n	8004e18 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e010      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	69da      	ldr	r2, [r3, #28]
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	bf0c      	ite	eq
 8004e80:	2301      	moveq	r3, #1
 8004e82:	2300      	movne	r3, #0
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	461a      	mov	r2, r3
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	f43f af46 	beq.w	8004d1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3770      	adds	r7, #112	; 0x70
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}

08004e9a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b085      	sub	sp, #20
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d101      	bne.n	8004eb0 <HAL_UARTEx_DisableFifoMode+0x16>
 8004eac:	2302      	movs	r3, #2
 8004eae:	e027      	b.n	8004f00 <HAL_UARTEx_DisableFifoMode+0x66>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2224      	movs	r2, #36	; 0x24
 8004ebc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0201 	bic.w	r2, r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004ede:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2220      	movs	r2, #32
 8004ef2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e02d      	b.n	8004f80 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2224      	movs	r2, #36	; 0x24
 8004f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0201 	bic.w	r2, r2, #1
 8004f4a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f84f 	bl	8005004 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2220      	movs	r2, #32
 8004f72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004f7e:	2300      	movs	r3, #0
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3710      	adds	r7, #16
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e02d      	b.n	8004ffc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2224      	movs	r2, #36	; 0x24
 8004fac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0201 	bic.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f811 	bl	8005004 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005010:	2b00      	cmp	r3, #0
 8005012:	d108      	bne.n	8005026 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005024:	e031      	b.n	800508a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005026:	2308      	movs	r3, #8
 8005028:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800502a:	2308      	movs	r3, #8
 800502c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	0e5b      	lsrs	r3, r3, #25
 8005036:	b2db      	uxtb	r3, r3
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	0f5b      	lsrs	r3, r3, #29
 8005046:	b2db      	uxtb	r3, r3
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800504e:	7bbb      	ldrb	r3, [r7, #14]
 8005050:	7b3a      	ldrb	r2, [r7, #12]
 8005052:	4911      	ldr	r1, [pc, #68]	; (8005098 <UARTEx_SetNbDataToProcess+0x94>)
 8005054:	5c8a      	ldrb	r2, [r1, r2]
 8005056:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800505a:	7b3a      	ldrb	r2, [r7, #12]
 800505c:	490f      	ldr	r1, [pc, #60]	; (800509c <UARTEx_SetNbDataToProcess+0x98>)
 800505e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005060:	fb93 f3f2 	sdiv	r3, r3, r2
 8005064:	b29a      	uxth	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800506c:	7bfb      	ldrb	r3, [r7, #15]
 800506e:	7b7a      	ldrb	r2, [r7, #13]
 8005070:	4909      	ldr	r1, [pc, #36]	; (8005098 <UARTEx_SetNbDataToProcess+0x94>)
 8005072:	5c8a      	ldrb	r2, [r1, r2]
 8005074:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005078:	7b7a      	ldrb	r2, [r7, #13]
 800507a:	4908      	ldr	r1, [pc, #32]	; (800509c <UARTEx_SetNbDataToProcess+0x98>)
 800507c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800507e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005082:	b29a      	uxth	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800508a:	bf00      	nop
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	08007b6c 	.word	0x08007b6c
 800509c:	08007b74 	.word	0x08007b74

080050a0 <__cvt>:
 80050a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050a4:	ec55 4b10 	vmov	r4, r5, d0
 80050a8:	2d00      	cmp	r5, #0
 80050aa:	460e      	mov	r6, r1
 80050ac:	4619      	mov	r1, r3
 80050ae:	462b      	mov	r3, r5
 80050b0:	bfbb      	ittet	lt
 80050b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80050b6:	461d      	movlt	r5, r3
 80050b8:	2300      	movge	r3, #0
 80050ba:	232d      	movlt	r3, #45	; 0x2d
 80050bc:	700b      	strb	r3, [r1, #0]
 80050be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80050c4:	4691      	mov	r9, r2
 80050c6:	f023 0820 	bic.w	r8, r3, #32
 80050ca:	bfbc      	itt	lt
 80050cc:	4622      	movlt	r2, r4
 80050ce:	4614      	movlt	r4, r2
 80050d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050d4:	d005      	beq.n	80050e2 <__cvt+0x42>
 80050d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80050da:	d100      	bne.n	80050de <__cvt+0x3e>
 80050dc:	3601      	adds	r6, #1
 80050de:	2102      	movs	r1, #2
 80050e0:	e000      	b.n	80050e4 <__cvt+0x44>
 80050e2:	2103      	movs	r1, #3
 80050e4:	ab03      	add	r3, sp, #12
 80050e6:	9301      	str	r3, [sp, #4]
 80050e8:	ab02      	add	r3, sp, #8
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	ec45 4b10 	vmov	d0, r4, r5
 80050f0:	4653      	mov	r3, sl
 80050f2:	4632      	mov	r2, r6
 80050f4:	f000 ff38 	bl	8005f68 <_dtoa_r>
 80050f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80050fc:	4607      	mov	r7, r0
 80050fe:	d102      	bne.n	8005106 <__cvt+0x66>
 8005100:	f019 0f01 	tst.w	r9, #1
 8005104:	d022      	beq.n	800514c <__cvt+0xac>
 8005106:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800510a:	eb07 0906 	add.w	r9, r7, r6
 800510e:	d110      	bne.n	8005132 <__cvt+0x92>
 8005110:	783b      	ldrb	r3, [r7, #0]
 8005112:	2b30      	cmp	r3, #48	; 0x30
 8005114:	d10a      	bne.n	800512c <__cvt+0x8c>
 8005116:	2200      	movs	r2, #0
 8005118:	2300      	movs	r3, #0
 800511a:	4620      	mov	r0, r4
 800511c:	4629      	mov	r1, r5
 800511e:	f7fb fcfb 	bl	8000b18 <__aeabi_dcmpeq>
 8005122:	b918      	cbnz	r0, 800512c <__cvt+0x8c>
 8005124:	f1c6 0601 	rsb	r6, r6, #1
 8005128:	f8ca 6000 	str.w	r6, [sl]
 800512c:	f8da 3000 	ldr.w	r3, [sl]
 8005130:	4499      	add	r9, r3
 8005132:	2200      	movs	r2, #0
 8005134:	2300      	movs	r3, #0
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb fced 	bl	8000b18 <__aeabi_dcmpeq>
 800513e:	b108      	cbz	r0, 8005144 <__cvt+0xa4>
 8005140:	f8cd 900c 	str.w	r9, [sp, #12]
 8005144:	2230      	movs	r2, #48	; 0x30
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	454b      	cmp	r3, r9
 800514a:	d307      	bcc.n	800515c <__cvt+0xbc>
 800514c:	9b03      	ldr	r3, [sp, #12]
 800514e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005150:	1bdb      	subs	r3, r3, r7
 8005152:	4638      	mov	r0, r7
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	b004      	add	sp, #16
 8005158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800515c:	1c59      	adds	r1, r3, #1
 800515e:	9103      	str	r1, [sp, #12]
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	e7f0      	b.n	8005146 <__cvt+0xa6>

08005164 <__exponent>:
 8005164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005166:	4603      	mov	r3, r0
 8005168:	2900      	cmp	r1, #0
 800516a:	bfb8      	it	lt
 800516c:	4249      	neglt	r1, r1
 800516e:	f803 2b02 	strb.w	r2, [r3], #2
 8005172:	bfb4      	ite	lt
 8005174:	222d      	movlt	r2, #45	; 0x2d
 8005176:	222b      	movge	r2, #43	; 0x2b
 8005178:	2909      	cmp	r1, #9
 800517a:	7042      	strb	r2, [r0, #1]
 800517c:	dd2a      	ble.n	80051d4 <__exponent+0x70>
 800517e:	f10d 0207 	add.w	r2, sp, #7
 8005182:	4617      	mov	r7, r2
 8005184:	260a      	movs	r6, #10
 8005186:	4694      	mov	ip, r2
 8005188:	fb91 f5f6 	sdiv	r5, r1, r6
 800518c:	fb06 1415 	mls	r4, r6, r5, r1
 8005190:	3430      	adds	r4, #48	; 0x30
 8005192:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005196:	460c      	mov	r4, r1
 8005198:	2c63      	cmp	r4, #99	; 0x63
 800519a:	f102 32ff 	add.w	r2, r2, #4294967295
 800519e:	4629      	mov	r1, r5
 80051a0:	dcf1      	bgt.n	8005186 <__exponent+0x22>
 80051a2:	3130      	adds	r1, #48	; 0x30
 80051a4:	f1ac 0402 	sub.w	r4, ip, #2
 80051a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80051ac:	1c41      	adds	r1, r0, #1
 80051ae:	4622      	mov	r2, r4
 80051b0:	42ba      	cmp	r2, r7
 80051b2:	d30a      	bcc.n	80051ca <__exponent+0x66>
 80051b4:	f10d 0209 	add.w	r2, sp, #9
 80051b8:	eba2 020c 	sub.w	r2, r2, ip
 80051bc:	42bc      	cmp	r4, r7
 80051be:	bf88      	it	hi
 80051c0:	2200      	movhi	r2, #0
 80051c2:	4413      	add	r3, r2
 80051c4:	1a18      	subs	r0, r3, r0
 80051c6:	b003      	add	sp, #12
 80051c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051ca:	f812 5b01 	ldrb.w	r5, [r2], #1
 80051ce:	f801 5f01 	strb.w	r5, [r1, #1]!
 80051d2:	e7ed      	b.n	80051b0 <__exponent+0x4c>
 80051d4:	2330      	movs	r3, #48	; 0x30
 80051d6:	3130      	adds	r1, #48	; 0x30
 80051d8:	7083      	strb	r3, [r0, #2]
 80051da:	70c1      	strb	r1, [r0, #3]
 80051dc:	1d03      	adds	r3, r0, #4
 80051de:	e7f1      	b.n	80051c4 <__exponent+0x60>

080051e0 <_printf_float>:
 80051e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e4:	ed2d 8b02 	vpush	{d8}
 80051e8:	b08d      	sub	sp, #52	; 0x34
 80051ea:	460c      	mov	r4, r1
 80051ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80051f0:	4616      	mov	r6, r2
 80051f2:	461f      	mov	r7, r3
 80051f4:	4605      	mov	r5, r0
 80051f6:	f000 fdb7 	bl	8005d68 <_localeconv_r>
 80051fa:	f8d0 a000 	ldr.w	sl, [r0]
 80051fe:	4650      	mov	r0, sl
 8005200:	f7fb f85e 	bl	80002c0 <strlen>
 8005204:	2300      	movs	r3, #0
 8005206:	930a      	str	r3, [sp, #40]	; 0x28
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	9305      	str	r3, [sp, #20]
 800520c:	f8d8 3000 	ldr.w	r3, [r8]
 8005210:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005214:	3307      	adds	r3, #7
 8005216:	f023 0307 	bic.w	r3, r3, #7
 800521a:	f103 0208 	add.w	r2, r3, #8
 800521e:	f8c8 2000 	str.w	r2, [r8]
 8005222:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005226:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800522a:	9307      	str	r3, [sp, #28]
 800522c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005230:	ee08 0a10 	vmov	s16, r0
 8005234:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005238:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800523c:	4b9e      	ldr	r3, [pc, #632]	; (80054b8 <_printf_float+0x2d8>)
 800523e:	f04f 32ff 	mov.w	r2, #4294967295
 8005242:	f7fb fc9b 	bl	8000b7c <__aeabi_dcmpun>
 8005246:	bb88      	cbnz	r0, 80052ac <_printf_float+0xcc>
 8005248:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800524c:	4b9a      	ldr	r3, [pc, #616]	; (80054b8 <_printf_float+0x2d8>)
 800524e:	f04f 32ff 	mov.w	r2, #4294967295
 8005252:	f7fb fc75 	bl	8000b40 <__aeabi_dcmple>
 8005256:	bb48      	cbnz	r0, 80052ac <_printf_float+0xcc>
 8005258:	2200      	movs	r2, #0
 800525a:	2300      	movs	r3, #0
 800525c:	4640      	mov	r0, r8
 800525e:	4649      	mov	r1, r9
 8005260:	f7fb fc64 	bl	8000b2c <__aeabi_dcmplt>
 8005264:	b110      	cbz	r0, 800526c <_printf_float+0x8c>
 8005266:	232d      	movs	r3, #45	; 0x2d
 8005268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800526c:	4a93      	ldr	r2, [pc, #588]	; (80054bc <_printf_float+0x2dc>)
 800526e:	4b94      	ldr	r3, [pc, #592]	; (80054c0 <_printf_float+0x2e0>)
 8005270:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005274:	bf94      	ite	ls
 8005276:	4690      	movls	r8, r2
 8005278:	4698      	movhi	r8, r3
 800527a:	2303      	movs	r3, #3
 800527c:	6123      	str	r3, [r4, #16]
 800527e:	9b05      	ldr	r3, [sp, #20]
 8005280:	f023 0304 	bic.w	r3, r3, #4
 8005284:	6023      	str	r3, [r4, #0]
 8005286:	f04f 0900 	mov.w	r9, #0
 800528a:	9700      	str	r7, [sp, #0]
 800528c:	4633      	mov	r3, r6
 800528e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005290:	4621      	mov	r1, r4
 8005292:	4628      	mov	r0, r5
 8005294:	f000 f9da 	bl	800564c <_printf_common>
 8005298:	3001      	adds	r0, #1
 800529a:	f040 8090 	bne.w	80053be <_printf_float+0x1de>
 800529e:	f04f 30ff 	mov.w	r0, #4294967295
 80052a2:	b00d      	add	sp, #52	; 0x34
 80052a4:	ecbd 8b02 	vpop	{d8}
 80052a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ac:	4642      	mov	r2, r8
 80052ae:	464b      	mov	r3, r9
 80052b0:	4640      	mov	r0, r8
 80052b2:	4649      	mov	r1, r9
 80052b4:	f7fb fc62 	bl	8000b7c <__aeabi_dcmpun>
 80052b8:	b140      	cbz	r0, 80052cc <_printf_float+0xec>
 80052ba:	464b      	mov	r3, r9
 80052bc:	2b00      	cmp	r3, #0
 80052be:	bfbc      	itt	lt
 80052c0:	232d      	movlt	r3, #45	; 0x2d
 80052c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80052c6:	4a7f      	ldr	r2, [pc, #508]	; (80054c4 <_printf_float+0x2e4>)
 80052c8:	4b7f      	ldr	r3, [pc, #508]	; (80054c8 <_printf_float+0x2e8>)
 80052ca:	e7d1      	b.n	8005270 <_printf_float+0x90>
 80052cc:	6863      	ldr	r3, [r4, #4]
 80052ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80052d2:	9206      	str	r2, [sp, #24]
 80052d4:	1c5a      	adds	r2, r3, #1
 80052d6:	d13f      	bne.n	8005358 <_printf_float+0x178>
 80052d8:	2306      	movs	r3, #6
 80052da:	6063      	str	r3, [r4, #4]
 80052dc:	9b05      	ldr	r3, [sp, #20]
 80052de:	6861      	ldr	r1, [r4, #4]
 80052e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80052e4:	2300      	movs	r3, #0
 80052e6:	9303      	str	r3, [sp, #12]
 80052e8:	ab0a      	add	r3, sp, #40	; 0x28
 80052ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80052ee:	ab09      	add	r3, sp, #36	; 0x24
 80052f0:	ec49 8b10 	vmov	d0, r8, r9
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	6022      	str	r2, [r4, #0]
 80052f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80052fc:	4628      	mov	r0, r5
 80052fe:	f7ff fecf 	bl	80050a0 <__cvt>
 8005302:	9b06      	ldr	r3, [sp, #24]
 8005304:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005306:	2b47      	cmp	r3, #71	; 0x47
 8005308:	4680      	mov	r8, r0
 800530a:	d108      	bne.n	800531e <_printf_float+0x13e>
 800530c:	1cc8      	adds	r0, r1, #3
 800530e:	db02      	blt.n	8005316 <_printf_float+0x136>
 8005310:	6863      	ldr	r3, [r4, #4]
 8005312:	4299      	cmp	r1, r3
 8005314:	dd41      	ble.n	800539a <_printf_float+0x1ba>
 8005316:	f1ab 0302 	sub.w	r3, fp, #2
 800531a:	fa5f fb83 	uxtb.w	fp, r3
 800531e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005322:	d820      	bhi.n	8005366 <_printf_float+0x186>
 8005324:	3901      	subs	r1, #1
 8005326:	465a      	mov	r2, fp
 8005328:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800532c:	9109      	str	r1, [sp, #36]	; 0x24
 800532e:	f7ff ff19 	bl	8005164 <__exponent>
 8005332:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005334:	1813      	adds	r3, r2, r0
 8005336:	2a01      	cmp	r2, #1
 8005338:	4681      	mov	r9, r0
 800533a:	6123      	str	r3, [r4, #16]
 800533c:	dc02      	bgt.n	8005344 <_printf_float+0x164>
 800533e:	6822      	ldr	r2, [r4, #0]
 8005340:	07d2      	lsls	r2, r2, #31
 8005342:	d501      	bpl.n	8005348 <_printf_float+0x168>
 8005344:	3301      	adds	r3, #1
 8005346:	6123      	str	r3, [r4, #16]
 8005348:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800534c:	2b00      	cmp	r3, #0
 800534e:	d09c      	beq.n	800528a <_printf_float+0xaa>
 8005350:	232d      	movs	r3, #45	; 0x2d
 8005352:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005356:	e798      	b.n	800528a <_printf_float+0xaa>
 8005358:	9a06      	ldr	r2, [sp, #24]
 800535a:	2a47      	cmp	r2, #71	; 0x47
 800535c:	d1be      	bne.n	80052dc <_printf_float+0xfc>
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1bc      	bne.n	80052dc <_printf_float+0xfc>
 8005362:	2301      	movs	r3, #1
 8005364:	e7b9      	b.n	80052da <_printf_float+0xfa>
 8005366:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800536a:	d118      	bne.n	800539e <_printf_float+0x1be>
 800536c:	2900      	cmp	r1, #0
 800536e:	6863      	ldr	r3, [r4, #4]
 8005370:	dd0b      	ble.n	800538a <_printf_float+0x1aa>
 8005372:	6121      	str	r1, [r4, #16]
 8005374:	b913      	cbnz	r3, 800537c <_printf_float+0x19c>
 8005376:	6822      	ldr	r2, [r4, #0]
 8005378:	07d0      	lsls	r0, r2, #31
 800537a:	d502      	bpl.n	8005382 <_printf_float+0x1a2>
 800537c:	3301      	adds	r3, #1
 800537e:	440b      	add	r3, r1
 8005380:	6123      	str	r3, [r4, #16]
 8005382:	65a1      	str	r1, [r4, #88]	; 0x58
 8005384:	f04f 0900 	mov.w	r9, #0
 8005388:	e7de      	b.n	8005348 <_printf_float+0x168>
 800538a:	b913      	cbnz	r3, 8005392 <_printf_float+0x1b2>
 800538c:	6822      	ldr	r2, [r4, #0]
 800538e:	07d2      	lsls	r2, r2, #31
 8005390:	d501      	bpl.n	8005396 <_printf_float+0x1b6>
 8005392:	3302      	adds	r3, #2
 8005394:	e7f4      	b.n	8005380 <_printf_float+0x1a0>
 8005396:	2301      	movs	r3, #1
 8005398:	e7f2      	b.n	8005380 <_printf_float+0x1a0>
 800539a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800539e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053a0:	4299      	cmp	r1, r3
 80053a2:	db05      	blt.n	80053b0 <_printf_float+0x1d0>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	6121      	str	r1, [r4, #16]
 80053a8:	07d8      	lsls	r0, r3, #31
 80053aa:	d5ea      	bpl.n	8005382 <_printf_float+0x1a2>
 80053ac:	1c4b      	adds	r3, r1, #1
 80053ae:	e7e7      	b.n	8005380 <_printf_float+0x1a0>
 80053b0:	2900      	cmp	r1, #0
 80053b2:	bfd4      	ite	le
 80053b4:	f1c1 0202 	rsble	r2, r1, #2
 80053b8:	2201      	movgt	r2, #1
 80053ba:	4413      	add	r3, r2
 80053bc:	e7e0      	b.n	8005380 <_printf_float+0x1a0>
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	055a      	lsls	r2, r3, #21
 80053c2:	d407      	bmi.n	80053d4 <_printf_float+0x1f4>
 80053c4:	6923      	ldr	r3, [r4, #16]
 80053c6:	4642      	mov	r2, r8
 80053c8:	4631      	mov	r1, r6
 80053ca:	4628      	mov	r0, r5
 80053cc:	47b8      	blx	r7
 80053ce:	3001      	adds	r0, #1
 80053d0:	d12c      	bne.n	800542c <_printf_float+0x24c>
 80053d2:	e764      	b.n	800529e <_printf_float+0xbe>
 80053d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053d8:	f240 80e0 	bls.w	800559c <_printf_float+0x3bc>
 80053dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053e0:	2200      	movs	r2, #0
 80053e2:	2300      	movs	r3, #0
 80053e4:	f7fb fb98 	bl	8000b18 <__aeabi_dcmpeq>
 80053e8:	2800      	cmp	r0, #0
 80053ea:	d034      	beq.n	8005456 <_printf_float+0x276>
 80053ec:	4a37      	ldr	r2, [pc, #220]	; (80054cc <_printf_float+0x2ec>)
 80053ee:	2301      	movs	r3, #1
 80053f0:	4631      	mov	r1, r6
 80053f2:	4628      	mov	r0, r5
 80053f4:	47b8      	blx	r7
 80053f6:	3001      	adds	r0, #1
 80053f8:	f43f af51 	beq.w	800529e <_printf_float+0xbe>
 80053fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005400:	429a      	cmp	r2, r3
 8005402:	db02      	blt.n	800540a <_printf_float+0x22a>
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	07d8      	lsls	r0, r3, #31
 8005408:	d510      	bpl.n	800542c <_printf_float+0x24c>
 800540a:	ee18 3a10 	vmov	r3, s16
 800540e:	4652      	mov	r2, sl
 8005410:	4631      	mov	r1, r6
 8005412:	4628      	mov	r0, r5
 8005414:	47b8      	blx	r7
 8005416:	3001      	adds	r0, #1
 8005418:	f43f af41 	beq.w	800529e <_printf_float+0xbe>
 800541c:	f04f 0800 	mov.w	r8, #0
 8005420:	f104 091a 	add.w	r9, r4, #26
 8005424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005426:	3b01      	subs	r3, #1
 8005428:	4543      	cmp	r3, r8
 800542a:	dc09      	bgt.n	8005440 <_printf_float+0x260>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	079b      	lsls	r3, r3, #30
 8005430:	f100 8107 	bmi.w	8005642 <_printf_float+0x462>
 8005434:	68e0      	ldr	r0, [r4, #12]
 8005436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005438:	4298      	cmp	r0, r3
 800543a:	bfb8      	it	lt
 800543c:	4618      	movlt	r0, r3
 800543e:	e730      	b.n	80052a2 <_printf_float+0xc2>
 8005440:	2301      	movs	r3, #1
 8005442:	464a      	mov	r2, r9
 8005444:	4631      	mov	r1, r6
 8005446:	4628      	mov	r0, r5
 8005448:	47b8      	blx	r7
 800544a:	3001      	adds	r0, #1
 800544c:	f43f af27 	beq.w	800529e <_printf_float+0xbe>
 8005450:	f108 0801 	add.w	r8, r8, #1
 8005454:	e7e6      	b.n	8005424 <_printf_float+0x244>
 8005456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005458:	2b00      	cmp	r3, #0
 800545a:	dc39      	bgt.n	80054d0 <_printf_float+0x2f0>
 800545c:	4a1b      	ldr	r2, [pc, #108]	; (80054cc <_printf_float+0x2ec>)
 800545e:	2301      	movs	r3, #1
 8005460:	4631      	mov	r1, r6
 8005462:	4628      	mov	r0, r5
 8005464:	47b8      	blx	r7
 8005466:	3001      	adds	r0, #1
 8005468:	f43f af19 	beq.w	800529e <_printf_float+0xbe>
 800546c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005470:	4313      	orrs	r3, r2
 8005472:	d102      	bne.n	800547a <_printf_float+0x29a>
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	07d9      	lsls	r1, r3, #31
 8005478:	d5d8      	bpl.n	800542c <_printf_float+0x24c>
 800547a:	ee18 3a10 	vmov	r3, s16
 800547e:	4652      	mov	r2, sl
 8005480:	4631      	mov	r1, r6
 8005482:	4628      	mov	r0, r5
 8005484:	47b8      	blx	r7
 8005486:	3001      	adds	r0, #1
 8005488:	f43f af09 	beq.w	800529e <_printf_float+0xbe>
 800548c:	f04f 0900 	mov.w	r9, #0
 8005490:	f104 0a1a 	add.w	sl, r4, #26
 8005494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005496:	425b      	negs	r3, r3
 8005498:	454b      	cmp	r3, r9
 800549a:	dc01      	bgt.n	80054a0 <_printf_float+0x2c0>
 800549c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800549e:	e792      	b.n	80053c6 <_printf_float+0x1e6>
 80054a0:	2301      	movs	r3, #1
 80054a2:	4652      	mov	r2, sl
 80054a4:	4631      	mov	r1, r6
 80054a6:	4628      	mov	r0, r5
 80054a8:	47b8      	blx	r7
 80054aa:	3001      	adds	r0, #1
 80054ac:	f43f aef7 	beq.w	800529e <_printf_float+0xbe>
 80054b0:	f109 0901 	add.w	r9, r9, #1
 80054b4:	e7ee      	b.n	8005494 <_printf_float+0x2b4>
 80054b6:	bf00      	nop
 80054b8:	7fefffff 	.word	0x7fefffff
 80054bc:	08007b7c 	.word	0x08007b7c
 80054c0:	08007b80 	.word	0x08007b80
 80054c4:	08007b84 	.word	0x08007b84
 80054c8:	08007b88 	.word	0x08007b88
 80054cc:	08007b8c 	.word	0x08007b8c
 80054d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054d4:	429a      	cmp	r2, r3
 80054d6:	bfa8      	it	ge
 80054d8:	461a      	movge	r2, r3
 80054da:	2a00      	cmp	r2, #0
 80054dc:	4691      	mov	r9, r2
 80054de:	dc37      	bgt.n	8005550 <_printf_float+0x370>
 80054e0:	f04f 0b00 	mov.w	fp, #0
 80054e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054e8:	f104 021a 	add.w	r2, r4, #26
 80054ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054ee:	9305      	str	r3, [sp, #20]
 80054f0:	eba3 0309 	sub.w	r3, r3, r9
 80054f4:	455b      	cmp	r3, fp
 80054f6:	dc33      	bgt.n	8005560 <_printf_float+0x380>
 80054f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054fc:	429a      	cmp	r2, r3
 80054fe:	db3b      	blt.n	8005578 <_printf_float+0x398>
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	07da      	lsls	r2, r3, #31
 8005504:	d438      	bmi.n	8005578 <_printf_float+0x398>
 8005506:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800550a:	eba2 0903 	sub.w	r9, r2, r3
 800550e:	9b05      	ldr	r3, [sp, #20]
 8005510:	1ad2      	subs	r2, r2, r3
 8005512:	4591      	cmp	r9, r2
 8005514:	bfa8      	it	ge
 8005516:	4691      	movge	r9, r2
 8005518:	f1b9 0f00 	cmp.w	r9, #0
 800551c:	dc35      	bgt.n	800558a <_printf_float+0x3aa>
 800551e:	f04f 0800 	mov.w	r8, #0
 8005522:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005526:	f104 0a1a 	add.w	sl, r4, #26
 800552a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	eba3 0309 	sub.w	r3, r3, r9
 8005534:	4543      	cmp	r3, r8
 8005536:	f77f af79 	ble.w	800542c <_printf_float+0x24c>
 800553a:	2301      	movs	r3, #1
 800553c:	4652      	mov	r2, sl
 800553e:	4631      	mov	r1, r6
 8005540:	4628      	mov	r0, r5
 8005542:	47b8      	blx	r7
 8005544:	3001      	adds	r0, #1
 8005546:	f43f aeaa 	beq.w	800529e <_printf_float+0xbe>
 800554a:	f108 0801 	add.w	r8, r8, #1
 800554e:	e7ec      	b.n	800552a <_printf_float+0x34a>
 8005550:	4613      	mov	r3, r2
 8005552:	4631      	mov	r1, r6
 8005554:	4642      	mov	r2, r8
 8005556:	4628      	mov	r0, r5
 8005558:	47b8      	blx	r7
 800555a:	3001      	adds	r0, #1
 800555c:	d1c0      	bne.n	80054e0 <_printf_float+0x300>
 800555e:	e69e      	b.n	800529e <_printf_float+0xbe>
 8005560:	2301      	movs	r3, #1
 8005562:	4631      	mov	r1, r6
 8005564:	4628      	mov	r0, r5
 8005566:	9205      	str	r2, [sp, #20]
 8005568:	47b8      	blx	r7
 800556a:	3001      	adds	r0, #1
 800556c:	f43f ae97 	beq.w	800529e <_printf_float+0xbe>
 8005570:	9a05      	ldr	r2, [sp, #20]
 8005572:	f10b 0b01 	add.w	fp, fp, #1
 8005576:	e7b9      	b.n	80054ec <_printf_float+0x30c>
 8005578:	ee18 3a10 	vmov	r3, s16
 800557c:	4652      	mov	r2, sl
 800557e:	4631      	mov	r1, r6
 8005580:	4628      	mov	r0, r5
 8005582:	47b8      	blx	r7
 8005584:	3001      	adds	r0, #1
 8005586:	d1be      	bne.n	8005506 <_printf_float+0x326>
 8005588:	e689      	b.n	800529e <_printf_float+0xbe>
 800558a:	9a05      	ldr	r2, [sp, #20]
 800558c:	464b      	mov	r3, r9
 800558e:	4442      	add	r2, r8
 8005590:	4631      	mov	r1, r6
 8005592:	4628      	mov	r0, r5
 8005594:	47b8      	blx	r7
 8005596:	3001      	adds	r0, #1
 8005598:	d1c1      	bne.n	800551e <_printf_float+0x33e>
 800559a:	e680      	b.n	800529e <_printf_float+0xbe>
 800559c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800559e:	2a01      	cmp	r2, #1
 80055a0:	dc01      	bgt.n	80055a6 <_printf_float+0x3c6>
 80055a2:	07db      	lsls	r3, r3, #31
 80055a4:	d53a      	bpl.n	800561c <_printf_float+0x43c>
 80055a6:	2301      	movs	r3, #1
 80055a8:	4642      	mov	r2, r8
 80055aa:	4631      	mov	r1, r6
 80055ac:	4628      	mov	r0, r5
 80055ae:	47b8      	blx	r7
 80055b0:	3001      	adds	r0, #1
 80055b2:	f43f ae74 	beq.w	800529e <_printf_float+0xbe>
 80055b6:	ee18 3a10 	vmov	r3, s16
 80055ba:	4652      	mov	r2, sl
 80055bc:	4631      	mov	r1, r6
 80055be:	4628      	mov	r0, r5
 80055c0:	47b8      	blx	r7
 80055c2:	3001      	adds	r0, #1
 80055c4:	f43f ae6b 	beq.w	800529e <_printf_float+0xbe>
 80055c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055cc:	2200      	movs	r2, #0
 80055ce:	2300      	movs	r3, #0
 80055d0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80055d4:	f7fb faa0 	bl	8000b18 <__aeabi_dcmpeq>
 80055d8:	b9d8      	cbnz	r0, 8005612 <_printf_float+0x432>
 80055da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80055de:	f108 0201 	add.w	r2, r8, #1
 80055e2:	4631      	mov	r1, r6
 80055e4:	4628      	mov	r0, r5
 80055e6:	47b8      	blx	r7
 80055e8:	3001      	adds	r0, #1
 80055ea:	d10e      	bne.n	800560a <_printf_float+0x42a>
 80055ec:	e657      	b.n	800529e <_printf_float+0xbe>
 80055ee:	2301      	movs	r3, #1
 80055f0:	4652      	mov	r2, sl
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	f43f ae50 	beq.w	800529e <_printf_float+0xbe>
 80055fe:	f108 0801 	add.w	r8, r8, #1
 8005602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005604:	3b01      	subs	r3, #1
 8005606:	4543      	cmp	r3, r8
 8005608:	dcf1      	bgt.n	80055ee <_printf_float+0x40e>
 800560a:	464b      	mov	r3, r9
 800560c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005610:	e6da      	b.n	80053c8 <_printf_float+0x1e8>
 8005612:	f04f 0800 	mov.w	r8, #0
 8005616:	f104 0a1a 	add.w	sl, r4, #26
 800561a:	e7f2      	b.n	8005602 <_printf_float+0x422>
 800561c:	2301      	movs	r3, #1
 800561e:	4642      	mov	r2, r8
 8005620:	e7df      	b.n	80055e2 <_printf_float+0x402>
 8005622:	2301      	movs	r3, #1
 8005624:	464a      	mov	r2, r9
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f ae36 	beq.w	800529e <_printf_float+0xbe>
 8005632:	f108 0801 	add.w	r8, r8, #1
 8005636:	68e3      	ldr	r3, [r4, #12]
 8005638:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800563a:	1a5b      	subs	r3, r3, r1
 800563c:	4543      	cmp	r3, r8
 800563e:	dcf0      	bgt.n	8005622 <_printf_float+0x442>
 8005640:	e6f8      	b.n	8005434 <_printf_float+0x254>
 8005642:	f04f 0800 	mov.w	r8, #0
 8005646:	f104 0919 	add.w	r9, r4, #25
 800564a:	e7f4      	b.n	8005636 <_printf_float+0x456>

0800564c <_printf_common>:
 800564c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005650:	4616      	mov	r6, r2
 8005652:	4699      	mov	r9, r3
 8005654:	688a      	ldr	r2, [r1, #8]
 8005656:	690b      	ldr	r3, [r1, #16]
 8005658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800565c:	4293      	cmp	r3, r2
 800565e:	bfb8      	it	lt
 8005660:	4613      	movlt	r3, r2
 8005662:	6033      	str	r3, [r6, #0]
 8005664:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005668:	4607      	mov	r7, r0
 800566a:	460c      	mov	r4, r1
 800566c:	b10a      	cbz	r2, 8005672 <_printf_common+0x26>
 800566e:	3301      	adds	r3, #1
 8005670:	6033      	str	r3, [r6, #0]
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	0699      	lsls	r1, r3, #26
 8005676:	bf42      	ittt	mi
 8005678:	6833      	ldrmi	r3, [r6, #0]
 800567a:	3302      	addmi	r3, #2
 800567c:	6033      	strmi	r3, [r6, #0]
 800567e:	6825      	ldr	r5, [r4, #0]
 8005680:	f015 0506 	ands.w	r5, r5, #6
 8005684:	d106      	bne.n	8005694 <_printf_common+0x48>
 8005686:	f104 0a19 	add.w	sl, r4, #25
 800568a:	68e3      	ldr	r3, [r4, #12]
 800568c:	6832      	ldr	r2, [r6, #0]
 800568e:	1a9b      	subs	r3, r3, r2
 8005690:	42ab      	cmp	r3, r5
 8005692:	dc26      	bgt.n	80056e2 <_printf_common+0x96>
 8005694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005698:	1e13      	subs	r3, r2, #0
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	bf18      	it	ne
 800569e:	2301      	movne	r3, #1
 80056a0:	0692      	lsls	r2, r2, #26
 80056a2:	d42b      	bmi.n	80056fc <_printf_common+0xb0>
 80056a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056a8:	4649      	mov	r1, r9
 80056aa:	4638      	mov	r0, r7
 80056ac:	47c0      	blx	r8
 80056ae:	3001      	adds	r0, #1
 80056b0:	d01e      	beq.n	80056f0 <_printf_common+0xa4>
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	6922      	ldr	r2, [r4, #16]
 80056b6:	f003 0306 	and.w	r3, r3, #6
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	bf02      	ittt	eq
 80056be:	68e5      	ldreq	r5, [r4, #12]
 80056c0:	6833      	ldreq	r3, [r6, #0]
 80056c2:	1aed      	subeq	r5, r5, r3
 80056c4:	68a3      	ldr	r3, [r4, #8]
 80056c6:	bf0c      	ite	eq
 80056c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056cc:	2500      	movne	r5, #0
 80056ce:	4293      	cmp	r3, r2
 80056d0:	bfc4      	itt	gt
 80056d2:	1a9b      	subgt	r3, r3, r2
 80056d4:	18ed      	addgt	r5, r5, r3
 80056d6:	2600      	movs	r6, #0
 80056d8:	341a      	adds	r4, #26
 80056da:	42b5      	cmp	r5, r6
 80056dc:	d11a      	bne.n	8005714 <_printf_common+0xc8>
 80056de:	2000      	movs	r0, #0
 80056e0:	e008      	b.n	80056f4 <_printf_common+0xa8>
 80056e2:	2301      	movs	r3, #1
 80056e4:	4652      	mov	r2, sl
 80056e6:	4649      	mov	r1, r9
 80056e8:	4638      	mov	r0, r7
 80056ea:	47c0      	blx	r8
 80056ec:	3001      	adds	r0, #1
 80056ee:	d103      	bne.n	80056f8 <_printf_common+0xac>
 80056f0:	f04f 30ff 	mov.w	r0, #4294967295
 80056f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056f8:	3501      	adds	r5, #1
 80056fa:	e7c6      	b.n	800568a <_printf_common+0x3e>
 80056fc:	18e1      	adds	r1, r4, r3
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	2030      	movs	r0, #48	; 0x30
 8005702:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005706:	4422      	add	r2, r4
 8005708:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800570c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005710:	3302      	adds	r3, #2
 8005712:	e7c7      	b.n	80056a4 <_printf_common+0x58>
 8005714:	2301      	movs	r3, #1
 8005716:	4622      	mov	r2, r4
 8005718:	4649      	mov	r1, r9
 800571a:	4638      	mov	r0, r7
 800571c:	47c0      	blx	r8
 800571e:	3001      	adds	r0, #1
 8005720:	d0e6      	beq.n	80056f0 <_printf_common+0xa4>
 8005722:	3601      	adds	r6, #1
 8005724:	e7d9      	b.n	80056da <_printf_common+0x8e>
	...

08005728 <_printf_i>:
 8005728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800572c:	7e0f      	ldrb	r7, [r1, #24]
 800572e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005730:	2f78      	cmp	r7, #120	; 0x78
 8005732:	4691      	mov	r9, r2
 8005734:	4680      	mov	r8, r0
 8005736:	460c      	mov	r4, r1
 8005738:	469a      	mov	sl, r3
 800573a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800573e:	d807      	bhi.n	8005750 <_printf_i+0x28>
 8005740:	2f62      	cmp	r7, #98	; 0x62
 8005742:	d80a      	bhi.n	800575a <_printf_i+0x32>
 8005744:	2f00      	cmp	r7, #0
 8005746:	f000 80d4 	beq.w	80058f2 <_printf_i+0x1ca>
 800574a:	2f58      	cmp	r7, #88	; 0x58
 800574c:	f000 80c0 	beq.w	80058d0 <_printf_i+0x1a8>
 8005750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005754:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005758:	e03a      	b.n	80057d0 <_printf_i+0xa8>
 800575a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800575e:	2b15      	cmp	r3, #21
 8005760:	d8f6      	bhi.n	8005750 <_printf_i+0x28>
 8005762:	a101      	add	r1, pc, #4	; (adr r1, 8005768 <_printf_i+0x40>)
 8005764:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005768:	080057c1 	.word	0x080057c1
 800576c:	080057d5 	.word	0x080057d5
 8005770:	08005751 	.word	0x08005751
 8005774:	08005751 	.word	0x08005751
 8005778:	08005751 	.word	0x08005751
 800577c:	08005751 	.word	0x08005751
 8005780:	080057d5 	.word	0x080057d5
 8005784:	08005751 	.word	0x08005751
 8005788:	08005751 	.word	0x08005751
 800578c:	08005751 	.word	0x08005751
 8005790:	08005751 	.word	0x08005751
 8005794:	080058d9 	.word	0x080058d9
 8005798:	08005801 	.word	0x08005801
 800579c:	08005893 	.word	0x08005893
 80057a0:	08005751 	.word	0x08005751
 80057a4:	08005751 	.word	0x08005751
 80057a8:	080058fb 	.word	0x080058fb
 80057ac:	08005751 	.word	0x08005751
 80057b0:	08005801 	.word	0x08005801
 80057b4:	08005751 	.word	0x08005751
 80057b8:	08005751 	.word	0x08005751
 80057bc:	0800589b 	.word	0x0800589b
 80057c0:	682b      	ldr	r3, [r5, #0]
 80057c2:	1d1a      	adds	r2, r3, #4
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	602a      	str	r2, [r5, #0]
 80057c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057d0:	2301      	movs	r3, #1
 80057d2:	e09f      	b.n	8005914 <_printf_i+0x1ec>
 80057d4:	6820      	ldr	r0, [r4, #0]
 80057d6:	682b      	ldr	r3, [r5, #0]
 80057d8:	0607      	lsls	r7, r0, #24
 80057da:	f103 0104 	add.w	r1, r3, #4
 80057de:	6029      	str	r1, [r5, #0]
 80057e0:	d501      	bpl.n	80057e6 <_printf_i+0xbe>
 80057e2:	681e      	ldr	r6, [r3, #0]
 80057e4:	e003      	b.n	80057ee <_printf_i+0xc6>
 80057e6:	0646      	lsls	r6, r0, #25
 80057e8:	d5fb      	bpl.n	80057e2 <_printf_i+0xba>
 80057ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80057ee:	2e00      	cmp	r6, #0
 80057f0:	da03      	bge.n	80057fa <_printf_i+0xd2>
 80057f2:	232d      	movs	r3, #45	; 0x2d
 80057f4:	4276      	negs	r6, r6
 80057f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057fa:	485a      	ldr	r0, [pc, #360]	; (8005964 <_printf_i+0x23c>)
 80057fc:	230a      	movs	r3, #10
 80057fe:	e012      	b.n	8005826 <_printf_i+0xfe>
 8005800:	682b      	ldr	r3, [r5, #0]
 8005802:	6820      	ldr	r0, [r4, #0]
 8005804:	1d19      	adds	r1, r3, #4
 8005806:	6029      	str	r1, [r5, #0]
 8005808:	0605      	lsls	r5, r0, #24
 800580a:	d501      	bpl.n	8005810 <_printf_i+0xe8>
 800580c:	681e      	ldr	r6, [r3, #0]
 800580e:	e002      	b.n	8005816 <_printf_i+0xee>
 8005810:	0641      	lsls	r1, r0, #25
 8005812:	d5fb      	bpl.n	800580c <_printf_i+0xe4>
 8005814:	881e      	ldrh	r6, [r3, #0]
 8005816:	4853      	ldr	r0, [pc, #332]	; (8005964 <_printf_i+0x23c>)
 8005818:	2f6f      	cmp	r7, #111	; 0x6f
 800581a:	bf0c      	ite	eq
 800581c:	2308      	moveq	r3, #8
 800581e:	230a      	movne	r3, #10
 8005820:	2100      	movs	r1, #0
 8005822:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005826:	6865      	ldr	r5, [r4, #4]
 8005828:	60a5      	str	r5, [r4, #8]
 800582a:	2d00      	cmp	r5, #0
 800582c:	bfa2      	ittt	ge
 800582e:	6821      	ldrge	r1, [r4, #0]
 8005830:	f021 0104 	bicge.w	r1, r1, #4
 8005834:	6021      	strge	r1, [r4, #0]
 8005836:	b90e      	cbnz	r6, 800583c <_printf_i+0x114>
 8005838:	2d00      	cmp	r5, #0
 800583a:	d04b      	beq.n	80058d4 <_printf_i+0x1ac>
 800583c:	4615      	mov	r5, r2
 800583e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005842:	fb03 6711 	mls	r7, r3, r1, r6
 8005846:	5dc7      	ldrb	r7, [r0, r7]
 8005848:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800584c:	4637      	mov	r7, r6
 800584e:	42bb      	cmp	r3, r7
 8005850:	460e      	mov	r6, r1
 8005852:	d9f4      	bls.n	800583e <_printf_i+0x116>
 8005854:	2b08      	cmp	r3, #8
 8005856:	d10b      	bne.n	8005870 <_printf_i+0x148>
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	07de      	lsls	r6, r3, #31
 800585c:	d508      	bpl.n	8005870 <_printf_i+0x148>
 800585e:	6923      	ldr	r3, [r4, #16]
 8005860:	6861      	ldr	r1, [r4, #4]
 8005862:	4299      	cmp	r1, r3
 8005864:	bfde      	ittt	le
 8005866:	2330      	movle	r3, #48	; 0x30
 8005868:	f805 3c01 	strble.w	r3, [r5, #-1]
 800586c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005870:	1b52      	subs	r2, r2, r5
 8005872:	6122      	str	r2, [r4, #16]
 8005874:	f8cd a000 	str.w	sl, [sp]
 8005878:	464b      	mov	r3, r9
 800587a:	aa03      	add	r2, sp, #12
 800587c:	4621      	mov	r1, r4
 800587e:	4640      	mov	r0, r8
 8005880:	f7ff fee4 	bl	800564c <_printf_common>
 8005884:	3001      	adds	r0, #1
 8005886:	d14a      	bne.n	800591e <_printf_i+0x1f6>
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	b004      	add	sp, #16
 800588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	f043 0320 	orr.w	r3, r3, #32
 8005898:	6023      	str	r3, [r4, #0]
 800589a:	4833      	ldr	r0, [pc, #204]	; (8005968 <_printf_i+0x240>)
 800589c:	2778      	movs	r7, #120	; 0x78
 800589e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058a2:	6823      	ldr	r3, [r4, #0]
 80058a4:	6829      	ldr	r1, [r5, #0]
 80058a6:	061f      	lsls	r7, r3, #24
 80058a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80058ac:	d402      	bmi.n	80058b4 <_printf_i+0x18c>
 80058ae:	065f      	lsls	r7, r3, #25
 80058b0:	bf48      	it	mi
 80058b2:	b2b6      	uxthmi	r6, r6
 80058b4:	07df      	lsls	r7, r3, #31
 80058b6:	bf48      	it	mi
 80058b8:	f043 0320 	orrmi.w	r3, r3, #32
 80058bc:	6029      	str	r1, [r5, #0]
 80058be:	bf48      	it	mi
 80058c0:	6023      	strmi	r3, [r4, #0]
 80058c2:	b91e      	cbnz	r6, 80058cc <_printf_i+0x1a4>
 80058c4:	6823      	ldr	r3, [r4, #0]
 80058c6:	f023 0320 	bic.w	r3, r3, #32
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	2310      	movs	r3, #16
 80058ce:	e7a7      	b.n	8005820 <_printf_i+0xf8>
 80058d0:	4824      	ldr	r0, [pc, #144]	; (8005964 <_printf_i+0x23c>)
 80058d2:	e7e4      	b.n	800589e <_printf_i+0x176>
 80058d4:	4615      	mov	r5, r2
 80058d6:	e7bd      	b.n	8005854 <_printf_i+0x12c>
 80058d8:	682b      	ldr	r3, [r5, #0]
 80058da:	6826      	ldr	r6, [r4, #0]
 80058dc:	6961      	ldr	r1, [r4, #20]
 80058de:	1d18      	adds	r0, r3, #4
 80058e0:	6028      	str	r0, [r5, #0]
 80058e2:	0635      	lsls	r5, r6, #24
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	d501      	bpl.n	80058ec <_printf_i+0x1c4>
 80058e8:	6019      	str	r1, [r3, #0]
 80058ea:	e002      	b.n	80058f2 <_printf_i+0x1ca>
 80058ec:	0670      	lsls	r0, r6, #25
 80058ee:	d5fb      	bpl.n	80058e8 <_printf_i+0x1c0>
 80058f0:	8019      	strh	r1, [r3, #0]
 80058f2:	2300      	movs	r3, #0
 80058f4:	6123      	str	r3, [r4, #16]
 80058f6:	4615      	mov	r5, r2
 80058f8:	e7bc      	b.n	8005874 <_printf_i+0x14c>
 80058fa:	682b      	ldr	r3, [r5, #0]
 80058fc:	1d1a      	adds	r2, r3, #4
 80058fe:	602a      	str	r2, [r5, #0]
 8005900:	681d      	ldr	r5, [r3, #0]
 8005902:	6862      	ldr	r2, [r4, #4]
 8005904:	2100      	movs	r1, #0
 8005906:	4628      	mov	r0, r5
 8005908:	f7fa fc8a 	bl	8000220 <memchr>
 800590c:	b108      	cbz	r0, 8005912 <_printf_i+0x1ea>
 800590e:	1b40      	subs	r0, r0, r5
 8005910:	6060      	str	r0, [r4, #4]
 8005912:	6863      	ldr	r3, [r4, #4]
 8005914:	6123      	str	r3, [r4, #16]
 8005916:	2300      	movs	r3, #0
 8005918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800591c:	e7aa      	b.n	8005874 <_printf_i+0x14c>
 800591e:	6923      	ldr	r3, [r4, #16]
 8005920:	462a      	mov	r2, r5
 8005922:	4649      	mov	r1, r9
 8005924:	4640      	mov	r0, r8
 8005926:	47d0      	blx	sl
 8005928:	3001      	adds	r0, #1
 800592a:	d0ad      	beq.n	8005888 <_printf_i+0x160>
 800592c:	6823      	ldr	r3, [r4, #0]
 800592e:	079b      	lsls	r3, r3, #30
 8005930:	d413      	bmi.n	800595a <_printf_i+0x232>
 8005932:	68e0      	ldr	r0, [r4, #12]
 8005934:	9b03      	ldr	r3, [sp, #12]
 8005936:	4298      	cmp	r0, r3
 8005938:	bfb8      	it	lt
 800593a:	4618      	movlt	r0, r3
 800593c:	e7a6      	b.n	800588c <_printf_i+0x164>
 800593e:	2301      	movs	r3, #1
 8005940:	4632      	mov	r2, r6
 8005942:	4649      	mov	r1, r9
 8005944:	4640      	mov	r0, r8
 8005946:	47d0      	blx	sl
 8005948:	3001      	adds	r0, #1
 800594a:	d09d      	beq.n	8005888 <_printf_i+0x160>
 800594c:	3501      	adds	r5, #1
 800594e:	68e3      	ldr	r3, [r4, #12]
 8005950:	9903      	ldr	r1, [sp, #12]
 8005952:	1a5b      	subs	r3, r3, r1
 8005954:	42ab      	cmp	r3, r5
 8005956:	dcf2      	bgt.n	800593e <_printf_i+0x216>
 8005958:	e7eb      	b.n	8005932 <_printf_i+0x20a>
 800595a:	2500      	movs	r5, #0
 800595c:	f104 0619 	add.w	r6, r4, #25
 8005960:	e7f5      	b.n	800594e <_printf_i+0x226>
 8005962:	bf00      	nop
 8005964:	08007b8e 	.word	0x08007b8e
 8005968:	08007b9f 	.word	0x08007b9f

0800596c <std>:
 800596c:	2300      	movs	r3, #0
 800596e:	b510      	push	{r4, lr}
 8005970:	4604      	mov	r4, r0
 8005972:	e9c0 3300 	strd	r3, r3, [r0]
 8005976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800597a:	6083      	str	r3, [r0, #8]
 800597c:	8181      	strh	r1, [r0, #12]
 800597e:	6643      	str	r3, [r0, #100]	; 0x64
 8005980:	81c2      	strh	r2, [r0, #14]
 8005982:	6183      	str	r3, [r0, #24]
 8005984:	4619      	mov	r1, r3
 8005986:	2208      	movs	r2, #8
 8005988:	305c      	adds	r0, #92	; 0x5c
 800598a:	f000 f9e5 	bl	8005d58 <memset>
 800598e:	4b05      	ldr	r3, [pc, #20]	; (80059a4 <std+0x38>)
 8005990:	6263      	str	r3, [r4, #36]	; 0x24
 8005992:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <std+0x3c>)
 8005994:	62a3      	str	r3, [r4, #40]	; 0x28
 8005996:	4b05      	ldr	r3, [pc, #20]	; (80059ac <std+0x40>)
 8005998:	62e3      	str	r3, [r4, #44]	; 0x2c
 800599a:	4b05      	ldr	r3, [pc, #20]	; (80059b0 <std+0x44>)
 800599c:	6224      	str	r4, [r4, #32]
 800599e:	6323      	str	r3, [r4, #48]	; 0x30
 80059a0:	bd10      	pop	{r4, pc}
 80059a2:	bf00      	nop
 80059a4:	08005ba9 	.word	0x08005ba9
 80059a8:	08005bcb 	.word	0x08005bcb
 80059ac:	08005c03 	.word	0x08005c03
 80059b0:	08005c27 	.word	0x08005c27

080059b4 <stdio_exit_handler>:
 80059b4:	4a02      	ldr	r2, [pc, #8]	; (80059c0 <stdio_exit_handler+0xc>)
 80059b6:	4903      	ldr	r1, [pc, #12]	; (80059c4 <stdio_exit_handler+0x10>)
 80059b8:	4803      	ldr	r0, [pc, #12]	; (80059c8 <stdio_exit_handler+0x14>)
 80059ba:	f000 b869 	b.w	8005a90 <_fwalk_sglue>
 80059be:	bf00      	nop
 80059c0:	2000000c 	.word	0x2000000c
 80059c4:	080077d9 	.word	0x080077d9
 80059c8:	20000018 	.word	0x20000018

080059cc <cleanup_stdio>:
 80059cc:	6841      	ldr	r1, [r0, #4]
 80059ce:	4b0c      	ldr	r3, [pc, #48]	; (8005a00 <cleanup_stdio+0x34>)
 80059d0:	4299      	cmp	r1, r3
 80059d2:	b510      	push	{r4, lr}
 80059d4:	4604      	mov	r4, r0
 80059d6:	d001      	beq.n	80059dc <cleanup_stdio+0x10>
 80059d8:	f001 fefe 	bl	80077d8 <_fflush_r>
 80059dc:	68a1      	ldr	r1, [r4, #8]
 80059de:	4b09      	ldr	r3, [pc, #36]	; (8005a04 <cleanup_stdio+0x38>)
 80059e0:	4299      	cmp	r1, r3
 80059e2:	d002      	beq.n	80059ea <cleanup_stdio+0x1e>
 80059e4:	4620      	mov	r0, r4
 80059e6:	f001 fef7 	bl	80077d8 <_fflush_r>
 80059ea:	68e1      	ldr	r1, [r4, #12]
 80059ec:	4b06      	ldr	r3, [pc, #24]	; (8005a08 <cleanup_stdio+0x3c>)
 80059ee:	4299      	cmp	r1, r3
 80059f0:	d004      	beq.n	80059fc <cleanup_stdio+0x30>
 80059f2:	4620      	mov	r0, r4
 80059f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f8:	f001 beee 	b.w	80077d8 <_fflush_r>
 80059fc:	bd10      	pop	{r4, pc}
 80059fe:	bf00      	nop
 8005a00:	2000032c 	.word	0x2000032c
 8005a04:	20000394 	.word	0x20000394
 8005a08:	200003fc 	.word	0x200003fc

08005a0c <global_stdio_init.part.0>:
 8005a0c:	b510      	push	{r4, lr}
 8005a0e:	4b0b      	ldr	r3, [pc, #44]	; (8005a3c <global_stdio_init.part.0+0x30>)
 8005a10:	4c0b      	ldr	r4, [pc, #44]	; (8005a40 <global_stdio_init.part.0+0x34>)
 8005a12:	4a0c      	ldr	r2, [pc, #48]	; (8005a44 <global_stdio_init.part.0+0x38>)
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	4620      	mov	r0, r4
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2104      	movs	r1, #4
 8005a1c:	f7ff ffa6 	bl	800596c <std>
 8005a20:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005a24:	2201      	movs	r2, #1
 8005a26:	2109      	movs	r1, #9
 8005a28:	f7ff ffa0 	bl	800596c <std>
 8005a2c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005a30:	2202      	movs	r2, #2
 8005a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a36:	2112      	movs	r1, #18
 8005a38:	f7ff bf98 	b.w	800596c <std>
 8005a3c:	20000464 	.word	0x20000464
 8005a40:	2000032c 	.word	0x2000032c
 8005a44:	080059b5 	.word	0x080059b5

08005a48 <__sfp_lock_acquire>:
 8005a48:	4801      	ldr	r0, [pc, #4]	; (8005a50 <__sfp_lock_acquire+0x8>)
 8005a4a:	f000 ba01 	b.w	8005e50 <__retarget_lock_acquire_recursive>
 8005a4e:	bf00      	nop
 8005a50:	2000046d 	.word	0x2000046d

08005a54 <__sfp_lock_release>:
 8005a54:	4801      	ldr	r0, [pc, #4]	; (8005a5c <__sfp_lock_release+0x8>)
 8005a56:	f000 b9fc 	b.w	8005e52 <__retarget_lock_release_recursive>
 8005a5a:	bf00      	nop
 8005a5c:	2000046d 	.word	0x2000046d

08005a60 <__sinit>:
 8005a60:	b510      	push	{r4, lr}
 8005a62:	4604      	mov	r4, r0
 8005a64:	f7ff fff0 	bl	8005a48 <__sfp_lock_acquire>
 8005a68:	6a23      	ldr	r3, [r4, #32]
 8005a6a:	b11b      	cbz	r3, 8005a74 <__sinit+0x14>
 8005a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a70:	f7ff bff0 	b.w	8005a54 <__sfp_lock_release>
 8005a74:	4b04      	ldr	r3, [pc, #16]	; (8005a88 <__sinit+0x28>)
 8005a76:	6223      	str	r3, [r4, #32]
 8005a78:	4b04      	ldr	r3, [pc, #16]	; (8005a8c <__sinit+0x2c>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1f5      	bne.n	8005a6c <__sinit+0xc>
 8005a80:	f7ff ffc4 	bl	8005a0c <global_stdio_init.part.0>
 8005a84:	e7f2      	b.n	8005a6c <__sinit+0xc>
 8005a86:	bf00      	nop
 8005a88:	080059cd 	.word	0x080059cd
 8005a8c:	20000464 	.word	0x20000464

08005a90 <_fwalk_sglue>:
 8005a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a94:	4607      	mov	r7, r0
 8005a96:	4688      	mov	r8, r1
 8005a98:	4614      	mov	r4, r2
 8005a9a:	2600      	movs	r6, #0
 8005a9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005aa0:	f1b9 0901 	subs.w	r9, r9, #1
 8005aa4:	d505      	bpl.n	8005ab2 <_fwalk_sglue+0x22>
 8005aa6:	6824      	ldr	r4, [r4, #0]
 8005aa8:	2c00      	cmp	r4, #0
 8005aaa:	d1f7      	bne.n	8005a9c <_fwalk_sglue+0xc>
 8005aac:	4630      	mov	r0, r6
 8005aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ab2:	89ab      	ldrh	r3, [r5, #12]
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d907      	bls.n	8005ac8 <_fwalk_sglue+0x38>
 8005ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005abc:	3301      	adds	r3, #1
 8005abe:	d003      	beq.n	8005ac8 <_fwalk_sglue+0x38>
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	4638      	mov	r0, r7
 8005ac4:	47c0      	blx	r8
 8005ac6:	4306      	orrs	r6, r0
 8005ac8:	3568      	adds	r5, #104	; 0x68
 8005aca:	e7e9      	b.n	8005aa0 <_fwalk_sglue+0x10>

08005acc <iprintf>:
 8005acc:	b40f      	push	{r0, r1, r2, r3}
 8005ace:	b507      	push	{r0, r1, r2, lr}
 8005ad0:	4906      	ldr	r1, [pc, #24]	; (8005aec <iprintf+0x20>)
 8005ad2:	ab04      	add	r3, sp, #16
 8005ad4:	6808      	ldr	r0, [r1, #0]
 8005ad6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ada:	6881      	ldr	r1, [r0, #8]
 8005adc:	9301      	str	r3, [sp, #4]
 8005ade:	f001 fcdb 	bl	8007498 <_vfiprintf_r>
 8005ae2:	b003      	add	sp, #12
 8005ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ae8:	b004      	add	sp, #16
 8005aea:	4770      	bx	lr
 8005aec:	20000064 	.word	0x20000064

08005af0 <_puts_r>:
 8005af0:	6a03      	ldr	r3, [r0, #32]
 8005af2:	b570      	push	{r4, r5, r6, lr}
 8005af4:	6884      	ldr	r4, [r0, #8]
 8005af6:	4605      	mov	r5, r0
 8005af8:	460e      	mov	r6, r1
 8005afa:	b90b      	cbnz	r3, 8005b00 <_puts_r+0x10>
 8005afc:	f7ff ffb0 	bl	8005a60 <__sinit>
 8005b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b02:	07db      	lsls	r3, r3, #31
 8005b04:	d405      	bmi.n	8005b12 <_puts_r+0x22>
 8005b06:	89a3      	ldrh	r3, [r4, #12]
 8005b08:	0598      	lsls	r0, r3, #22
 8005b0a:	d402      	bmi.n	8005b12 <_puts_r+0x22>
 8005b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b0e:	f000 f99f 	bl	8005e50 <__retarget_lock_acquire_recursive>
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	0719      	lsls	r1, r3, #28
 8005b16:	d513      	bpl.n	8005b40 <_puts_r+0x50>
 8005b18:	6923      	ldr	r3, [r4, #16]
 8005b1a:	b18b      	cbz	r3, 8005b40 <_puts_r+0x50>
 8005b1c:	3e01      	subs	r6, #1
 8005b1e:	68a3      	ldr	r3, [r4, #8]
 8005b20:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b24:	3b01      	subs	r3, #1
 8005b26:	60a3      	str	r3, [r4, #8]
 8005b28:	b9e9      	cbnz	r1, 8005b66 <_puts_r+0x76>
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	da2e      	bge.n	8005b8c <_puts_r+0x9c>
 8005b2e:	4622      	mov	r2, r4
 8005b30:	210a      	movs	r1, #10
 8005b32:	4628      	mov	r0, r5
 8005b34:	f000 f87b 	bl	8005c2e <__swbuf_r>
 8005b38:	3001      	adds	r0, #1
 8005b3a:	d007      	beq.n	8005b4c <_puts_r+0x5c>
 8005b3c:	250a      	movs	r5, #10
 8005b3e:	e007      	b.n	8005b50 <_puts_r+0x60>
 8005b40:	4621      	mov	r1, r4
 8005b42:	4628      	mov	r0, r5
 8005b44:	f000 f8b0 	bl	8005ca8 <__swsetup_r>
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	d0e7      	beq.n	8005b1c <_puts_r+0x2c>
 8005b4c:	f04f 35ff 	mov.w	r5, #4294967295
 8005b50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b52:	07da      	lsls	r2, r3, #31
 8005b54:	d405      	bmi.n	8005b62 <_puts_r+0x72>
 8005b56:	89a3      	ldrh	r3, [r4, #12]
 8005b58:	059b      	lsls	r3, r3, #22
 8005b5a:	d402      	bmi.n	8005b62 <_puts_r+0x72>
 8005b5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b5e:	f000 f978 	bl	8005e52 <__retarget_lock_release_recursive>
 8005b62:	4628      	mov	r0, r5
 8005b64:	bd70      	pop	{r4, r5, r6, pc}
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	da04      	bge.n	8005b74 <_puts_r+0x84>
 8005b6a:	69a2      	ldr	r2, [r4, #24]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	dc06      	bgt.n	8005b7e <_puts_r+0x8e>
 8005b70:	290a      	cmp	r1, #10
 8005b72:	d004      	beq.n	8005b7e <_puts_r+0x8e>
 8005b74:	6823      	ldr	r3, [r4, #0]
 8005b76:	1c5a      	adds	r2, r3, #1
 8005b78:	6022      	str	r2, [r4, #0]
 8005b7a:	7019      	strb	r1, [r3, #0]
 8005b7c:	e7cf      	b.n	8005b1e <_puts_r+0x2e>
 8005b7e:	4622      	mov	r2, r4
 8005b80:	4628      	mov	r0, r5
 8005b82:	f000 f854 	bl	8005c2e <__swbuf_r>
 8005b86:	3001      	adds	r0, #1
 8005b88:	d1c9      	bne.n	8005b1e <_puts_r+0x2e>
 8005b8a:	e7df      	b.n	8005b4c <_puts_r+0x5c>
 8005b8c:	6823      	ldr	r3, [r4, #0]
 8005b8e:	250a      	movs	r5, #10
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	6022      	str	r2, [r4, #0]
 8005b94:	701d      	strb	r5, [r3, #0]
 8005b96:	e7db      	b.n	8005b50 <_puts_r+0x60>

08005b98 <puts>:
 8005b98:	4b02      	ldr	r3, [pc, #8]	; (8005ba4 <puts+0xc>)
 8005b9a:	4601      	mov	r1, r0
 8005b9c:	6818      	ldr	r0, [r3, #0]
 8005b9e:	f7ff bfa7 	b.w	8005af0 <_puts_r>
 8005ba2:	bf00      	nop
 8005ba4:	20000064 	.word	0x20000064

08005ba8 <__sread>:
 8005ba8:	b510      	push	{r4, lr}
 8005baa:	460c      	mov	r4, r1
 8005bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bb0:	f000 f900 	bl	8005db4 <_read_r>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	bfab      	itete	ge
 8005bb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bba:	89a3      	ldrhlt	r3, [r4, #12]
 8005bbc:	181b      	addge	r3, r3, r0
 8005bbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bc2:	bfac      	ite	ge
 8005bc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005bc6:	81a3      	strhlt	r3, [r4, #12]
 8005bc8:	bd10      	pop	{r4, pc}

08005bca <__swrite>:
 8005bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bce:	461f      	mov	r7, r3
 8005bd0:	898b      	ldrh	r3, [r1, #12]
 8005bd2:	05db      	lsls	r3, r3, #23
 8005bd4:	4605      	mov	r5, r0
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	4616      	mov	r6, r2
 8005bda:	d505      	bpl.n	8005be8 <__swrite+0x1e>
 8005bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be0:	2302      	movs	r3, #2
 8005be2:	2200      	movs	r2, #0
 8005be4:	f000 f8d4 	bl	8005d90 <_lseek_r>
 8005be8:	89a3      	ldrh	r3, [r4, #12]
 8005bea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bf2:	81a3      	strh	r3, [r4, #12]
 8005bf4:	4632      	mov	r2, r6
 8005bf6:	463b      	mov	r3, r7
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bfe:	f000 b8eb 	b.w	8005dd8 <_write_r>

08005c02 <__sseek>:
 8005c02:	b510      	push	{r4, lr}
 8005c04:	460c      	mov	r4, r1
 8005c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c0a:	f000 f8c1 	bl	8005d90 <_lseek_r>
 8005c0e:	1c43      	adds	r3, r0, #1
 8005c10:	89a3      	ldrh	r3, [r4, #12]
 8005c12:	bf15      	itete	ne
 8005c14:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c1e:	81a3      	strheq	r3, [r4, #12]
 8005c20:	bf18      	it	ne
 8005c22:	81a3      	strhne	r3, [r4, #12]
 8005c24:	bd10      	pop	{r4, pc}

08005c26 <__sclose>:
 8005c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c2a:	f000 b8a1 	b.w	8005d70 <_close_r>

08005c2e <__swbuf_r>:
 8005c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c30:	460e      	mov	r6, r1
 8005c32:	4614      	mov	r4, r2
 8005c34:	4605      	mov	r5, r0
 8005c36:	b118      	cbz	r0, 8005c40 <__swbuf_r+0x12>
 8005c38:	6a03      	ldr	r3, [r0, #32]
 8005c3a:	b90b      	cbnz	r3, 8005c40 <__swbuf_r+0x12>
 8005c3c:	f7ff ff10 	bl	8005a60 <__sinit>
 8005c40:	69a3      	ldr	r3, [r4, #24]
 8005c42:	60a3      	str	r3, [r4, #8]
 8005c44:	89a3      	ldrh	r3, [r4, #12]
 8005c46:	071a      	lsls	r2, r3, #28
 8005c48:	d525      	bpl.n	8005c96 <__swbuf_r+0x68>
 8005c4a:	6923      	ldr	r3, [r4, #16]
 8005c4c:	b31b      	cbz	r3, 8005c96 <__swbuf_r+0x68>
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	6922      	ldr	r2, [r4, #16]
 8005c52:	1a98      	subs	r0, r3, r2
 8005c54:	6963      	ldr	r3, [r4, #20]
 8005c56:	b2f6      	uxtb	r6, r6
 8005c58:	4283      	cmp	r3, r0
 8005c5a:	4637      	mov	r7, r6
 8005c5c:	dc04      	bgt.n	8005c68 <__swbuf_r+0x3a>
 8005c5e:	4621      	mov	r1, r4
 8005c60:	4628      	mov	r0, r5
 8005c62:	f001 fdb9 	bl	80077d8 <_fflush_r>
 8005c66:	b9e0      	cbnz	r0, 8005ca2 <__swbuf_r+0x74>
 8005c68:	68a3      	ldr	r3, [r4, #8]
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	60a3      	str	r3, [r4, #8]
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	6022      	str	r2, [r4, #0]
 8005c74:	701e      	strb	r6, [r3, #0]
 8005c76:	6962      	ldr	r2, [r4, #20]
 8005c78:	1c43      	adds	r3, r0, #1
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d004      	beq.n	8005c88 <__swbuf_r+0x5a>
 8005c7e:	89a3      	ldrh	r3, [r4, #12]
 8005c80:	07db      	lsls	r3, r3, #31
 8005c82:	d506      	bpl.n	8005c92 <__swbuf_r+0x64>
 8005c84:	2e0a      	cmp	r6, #10
 8005c86:	d104      	bne.n	8005c92 <__swbuf_r+0x64>
 8005c88:	4621      	mov	r1, r4
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	f001 fda4 	bl	80077d8 <_fflush_r>
 8005c90:	b938      	cbnz	r0, 8005ca2 <__swbuf_r+0x74>
 8005c92:	4638      	mov	r0, r7
 8005c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c96:	4621      	mov	r1, r4
 8005c98:	4628      	mov	r0, r5
 8005c9a:	f000 f805 	bl	8005ca8 <__swsetup_r>
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	d0d5      	beq.n	8005c4e <__swbuf_r+0x20>
 8005ca2:	f04f 37ff 	mov.w	r7, #4294967295
 8005ca6:	e7f4      	b.n	8005c92 <__swbuf_r+0x64>

08005ca8 <__swsetup_r>:
 8005ca8:	b538      	push	{r3, r4, r5, lr}
 8005caa:	4b2a      	ldr	r3, [pc, #168]	; (8005d54 <__swsetup_r+0xac>)
 8005cac:	4605      	mov	r5, r0
 8005cae:	6818      	ldr	r0, [r3, #0]
 8005cb0:	460c      	mov	r4, r1
 8005cb2:	b118      	cbz	r0, 8005cbc <__swsetup_r+0x14>
 8005cb4:	6a03      	ldr	r3, [r0, #32]
 8005cb6:	b90b      	cbnz	r3, 8005cbc <__swsetup_r+0x14>
 8005cb8:	f7ff fed2 	bl	8005a60 <__sinit>
 8005cbc:	89a3      	ldrh	r3, [r4, #12]
 8005cbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005cc2:	0718      	lsls	r0, r3, #28
 8005cc4:	d422      	bmi.n	8005d0c <__swsetup_r+0x64>
 8005cc6:	06d9      	lsls	r1, r3, #27
 8005cc8:	d407      	bmi.n	8005cda <__swsetup_r+0x32>
 8005cca:	2309      	movs	r3, #9
 8005ccc:	602b      	str	r3, [r5, #0]
 8005cce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005cd2:	81a3      	strh	r3, [r4, #12]
 8005cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd8:	e034      	b.n	8005d44 <__swsetup_r+0x9c>
 8005cda:	0758      	lsls	r0, r3, #29
 8005cdc:	d512      	bpl.n	8005d04 <__swsetup_r+0x5c>
 8005cde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ce0:	b141      	cbz	r1, 8005cf4 <__swsetup_r+0x4c>
 8005ce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ce6:	4299      	cmp	r1, r3
 8005ce8:	d002      	beq.n	8005cf0 <__swsetup_r+0x48>
 8005cea:	4628      	mov	r0, r5
 8005cec:	f000 ff2e 	bl	8006b4c <_free_r>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	6363      	str	r3, [r4, #52]	; 0x34
 8005cf4:	89a3      	ldrh	r3, [r4, #12]
 8005cf6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005cfa:	81a3      	strh	r3, [r4, #12]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	6063      	str	r3, [r4, #4]
 8005d00:	6923      	ldr	r3, [r4, #16]
 8005d02:	6023      	str	r3, [r4, #0]
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	f043 0308 	orr.w	r3, r3, #8
 8005d0a:	81a3      	strh	r3, [r4, #12]
 8005d0c:	6923      	ldr	r3, [r4, #16]
 8005d0e:	b94b      	cbnz	r3, 8005d24 <__swsetup_r+0x7c>
 8005d10:	89a3      	ldrh	r3, [r4, #12]
 8005d12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d1a:	d003      	beq.n	8005d24 <__swsetup_r+0x7c>
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	4628      	mov	r0, r5
 8005d20:	f001 fda8 	bl	8007874 <__smakebuf_r>
 8005d24:	89a0      	ldrh	r0, [r4, #12]
 8005d26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d2a:	f010 0301 	ands.w	r3, r0, #1
 8005d2e:	d00a      	beq.n	8005d46 <__swsetup_r+0x9e>
 8005d30:	2300      	movs	r3, #0
 8005d32:	60a3      	str	r3, [r4, #8]
 8005d34:	6963      	ldr	r3, [r4, #20]
 8005d36:	425b      	negs	r3, r3
 8005d38:	61a3      	str	r3, [r4, #24]
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	b943      	cbnz	r3, 8005d50 <__swsetup_r+0xa8>
 8005d3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005d42:	d1c4      	bne.n	8005cce <__swsetup_r+0x26>
 8005d44:	bd38      	pop	{r3, r4, r5, pc}
 8005d46:	0781      	lsls	r1, r0, #30
 8005d48:	bf58      	it	pl
 8005d4a:	6963      	ldrpl	r3, [r4, #20]
 8005d4c:	60a3      	str	r3, [r4, #8]
 8005d4e:	e7f4      	b.n	8005d3a <__swsetup_r+0x92>
 8005d50:	2000      	movs	r0, #0
 8005d52:	e7f7      	b.n	8005d44 <__swsetup_r+0x9c>
 8005d54:	20000064 	.word	0x20000064

08005d58 <memset>:
 8005d58:	4402      	add	r2, r0
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d100      	bne.n	8005d62 <memset+0xa>
 8005d60:	4770      	bx	lr
 8005d62:	f803 1b01 	strb.w	r1, [r3], #1
 8005d66:	e7f9      	b.n	8005d5c <memset+0x4>

08005d68 <_localeconv_r>:
 8005d68:	4800      	ldr	r0, [pc, #0]	; (8005d6c <_localeconv_r+0x4>)
 8005d6a:	4770      	bx	lr
 8005d6c:	20000158 	.word	0x20000158

08005d70 <_close_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4d06      	ldr	r5, [pc, #24]	; (8005d8c <_close_r+0x1c>)
 8005d74:	2300      	movs	r3, #0
 8005d76:	4604      	mov	r4, r0
 8005d78:	4608      	mov	r0, r1
 8005d7a:	602b      	str	r3, [r5, #0]
 8005d7c:	f7fb fc03 	bl	8001586 <_close>
 8005d80:	1c43      	adds	r3, r0, #1
 8005d82:	d102      	bne.n	8005d8a <_close_r+0x1a>
 8005d84:	682b      	ldr	r3, [r5, #0]
 8005d86:	b103      	cbz	r3, 8005d8a <_close_r+0x1a>
 8005d88:	6023      	str	r3, [r4, #0]
 8005d8a:	bd38      	pop	{r3, r4, r5, pc}
 8005d8c:	20000468 	.word	0x20000468

08005d90 <_lseek_r>:
 8005d90:	b538      	push	{r3, r4, r5, lr}
 8005d92:	4d07      	ldr	r5, [pc, #28]	; (8005db0 <_lseek_r+0x20>)
 8005d94:	4604      	mov	r4, r0
 8005d96:	4608      	mov	r0, r1
 8005d98:	4611      	mov	r1, r2
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	602a      	str	r2, [r5, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	f7fb fc18 	bl	80015d4 <_lseek>
 8005da4:	1c43      	adds	r3, r0, #1
 8005da6:	d102      	bne.n	8005dae <_lseek_r+0x1e>
 8005da8:	682b      	ldr	r3, [r5, #0]
 8005daa:	b103      	cbz	r3, 8005dae <_lseek_r+0x1e>
 8005dac:	6023      	str	r3, [r4, #0]
 8005dae:	bd38      	pop	{r3, r4, r5, pc}
 8005db0:	20000468 	.word	0x20000468

08005db4 <_read_r>:
 8005db4:	b538      	push	{r3, r4, r5, lr}
 8005db6:	4d07      	ldr	r5, [pc, #28]	; (8005dd4 <_read_r+0x20>)
 8005db8:	4604      	mov	r4, r0
 8005dba:	4608      	mov	r0, r1
 8005dbc:	4611      	mov	r1, r2
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	602a      	str	r2, [r5, #0]
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	f7fb fba6 	bl	8001514 <_read>
 8005dc8:	1c43      	adds	r3, r0, #1
 8005dca:	d102      	bne.n	8005dd2 <_read_r+0x1e>
 8005dcc:	682b      	ldr	r3, [r5, #0]
 8005dce:	b103      	cbz	r3, 8005dd2 <_read_r+0x1e>
 8005dd0:	6023      	str	r3, [r4, #0]
 8005dd2:	bd38      	pop	{r3, r4, r5, pc}
 8005dd4:	20000468 	.word	0x20000468

08005dd8 <_write_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	4d07      	ldr	r5, [pc, #28]	; (8005df8 <_write_r+0x20>)
 8005ddc:	4604      	mov	r4, r0
 8005dde:	4608      	mov	r0, r1
 8005de0:	4611      	mov	r1, r2
 8005de2:	2200      	movs	r2, #0
 8005de4:	602a      	str	r2, [r5, #0]
 8005de6:	461a      	mov	r2, r3
 8005de8:	f7fb fbb1 	bl	800154e <_write>
 8005dec:	1c43      	adds	r3, r0, #1
 8005dee:	d102      	bne.n	8005df6 <_write_r+0x1e>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	b103      	cbz	r3, 8005df6 <_write_r+0x1e>
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	bd38      	pop	{r3, r4, r5, pc}
 8005df8:	20000468 	.word	0x20000468

08005dfc <__errno>:
 8005dfc:	4b01      	ldr	r3, [pc, #4]	; (8005e04 <__errno+0x8>)
 8005dfe:	6818      	ldr	r0, [r3, #0]
 8005e00:	4770      	bx	lr
 8005e02:	bf00      	nop
 8005e04:	20000064 	.word	0x20000064

08005e08 <__libc_init_array>:
 8005e08:	b570      	push	{r4, r5, r6, lr}
 8005e0a:	4d0d      	ldr	r5, [pc, #52]	; (8005e40 <__libc_init_array+0x38>)
 8005e0c:	4c0d      	ldr	r4, [pc, #52]	; (8005e44 <__libc_init_array+0x3c>)
 8005e0e:	1b64      	subs	r4, r4, r5
 8005e10:	10a4      	asrs	r4, r4, #2
 8005e12:	2600      	movs	r6, #0
 8005e14:	42a6      	cmp	r6, r4
 8005e16:	d109      	bne.n	8005e2c <__libc_init_array+0x24>
 8005e18:	4d0b      	ldr	r5, [pc, #44]	; (8005e48 <__libc_init_array+0x40>)
 8005e1a:	4c0c      	ldr	r4, [pc, #48]	; (8005e4c <__libc_init_array+0x44>)
 8005e1c:	f001 fe58 	bl	8007ad0 <_init>
 8005e20:	1b64      	subs	r4, r4, r5
 8005e22:	10a4      	asrs	r4, r4, #2
 8005e24:	2600      	movs	r6, #0
 8005e26:	42a6      	cmp	r6, r4
 8005e28:	d105      	bne.n	8005e36 <__libc_init_array+0x2e>
 8005e2a:	bd70      	pop	{r4, r5, r6, pc}
 8005e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e30:	4798      	blx	r3
 8005e32:	3601      	adds	r6, #1
 8005e34:	e7ee      	b.n	8005e14 <__libc_init_array+0xc>
 8005e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e3a:	4798      	blx	r3
 8005e3c:	3601      	adds	r6, #1
 8005e3e:	e7f2      	b.n	8005e26 <__libc_init_array+0x1e>
 8005e40:	08007ef4 	.word	0x08007ef4
 8005e44:	08007ef4 	.word	0x08007ef4
 8005e48:	08007ef4 	.word	0x08007ef4
 8005e4c:	08007ef8 	.word	0x08007ef8

08005e50 <__retarget_lock_acquire_recursive>:
 8005e50:	4770      	bx	lr

08005e52 <__retarget_lock_release_recursive>:
 8005e52:	4770      	bx	lr

08005e54 <quorem>:
 8005e54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e58:	6903      	ldr	r3, [r0, #16]
 8005e5a:	690c      	ldr	r4, [r1, #16]
 8005e5c:	42a3      	cmp	r3, r4
 8005e5e:	4607      	mov	r7, r0
 8005e60:	db7e      	blt.n	8005f60 <quorem+0x10c>
 8005e62:	3c01      	subs	r4, #1
 8005e64:	f101 0814 	add.w	r8, r1, #20
 8005e68:	f100 0514 	add.w	r5, r0, #20
 8005e6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e70:	9301      	str	r3, [sp, #4]
 8005e72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005e82:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e86:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e8a:	d331      	bcc.n	8005ef0 <quorem+0x9c>
 8005e8c:	f04f 0e00 	mov.w	lr, #0
 8005e90:	4640      	mov	r0, r8
 8005e92:	46ac      	mov	ip, r5
 8005e94:	46f2      	mov	sl, lr
 8005e96:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e9a:	b293      	uxth	r3, r2
 8005e9c:	fb06 e303 	mla	r3, r6, r3, lr
 8005ea0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ea4:	0c1a      	lsrs	r2, r3, #16
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	ebaa 0303 	sub.w	r3, sl, r3
 8005eac:	f8dc a000 	ldr.w	sl, [ip]
 8005eb0:	fa13 f38a 	uxtah	r3, r3, sl
 8005eb4:	fb06 220e 	mla	r2, r6, lr, r2
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	9b00      	ldr	r3, [sp, #0]
 8005ebc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ec0:	b292      	uxth	r2, r2
 8005ec2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ec6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005eca:	f8bd 3000 	ldrh.w	r3, [sp]
 8005ece:	4581      	cmp	r9, r0
 8005ed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ed4:	f84c 3b04 	str.w	r3, [ip], #4
 8005ed8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005edc:	d2db      	bcs.n	8005e96 <quorem+0x42>
 8005ede:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ee2:	b92b      	cbnz	r3, 8005ef0 <quorem+0x9c>
 8005ee4:	9b01      	ldr	r3, [sp, #4]
 8005ee6:	3b04      	subs	r3, #4
 8005ee8:	429d      	cmp	r5, r3
 8005eea:	461a      	mov	r2, r3
 8005eec:	d32c      	bcc.n	8005f48 <quorem+0xf4>
 8005eee:	613c      	str	r4, [r7, #16]
 8005ef0:	4638      	mov	r0, r7
 8005ef2:	f001 f9a7 	bl	8007244 <__mcmp>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	db22      	blt.n	8005f40 <quorem+0xec>
 8005efa:	3601      	adds	r6, #1
 8005efc:	4629      	mov	r1, r5
 8005efe:	2000      	movs	r0, #0
 8005f00:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f04:	f8d1 c000 	ldr.w	ip, [r1]
 8005f08:	b293      	uxth	r3, r2
 8005f0a:	1ac3      	subs	r3, r0, r3
 8005f0c:	0c12      	lsrs	r2, r2, #16
 8005f0e:	fa13 f38c 	uxtah	r3, r3, ip
 8005f12:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005f16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f20:	45c1      	cmp	r9, r8
 8005f22:	f841 3b04 	str.w	r3, [r1], #4
 8005f26:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f2a:	d2e9      	bcs.n	8005f00 <quorem+0xac>
 8005f2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f34:	b922      	cbnz	r2, 8005f40 <quorem+0xec>
 8005f36:	3b04      	subs	r3, #4
 8005f38:	429d      	cmp	r5, r3
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	d30a      	bcc.n	8005f54 <quorem+0x100>
 8005f3e:	613c      	str	r4, [r7, #16]
 8005f40:	4630      	mov	r0, r6
 8005f42:	b003      	add	sp, #12
 8005f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	3b04      	subs	r3, #4
 8005f4c:	2a00      	cmp	r2, #0
 8005f4e:	d1ce      	bne.n	8005eee <quorem+0x9a>
 8005f50:	3c01      	subs	r4, #1
 8005f52:	e7c9      	b.n	8005ee8 <quorem+0x94>
 8005f54:	6812      	ldr	r2, [r2, #0]
 8005f56:	3b04      	subs	r3, #4
 8005f58:	2a00      	cmp	r2, #0
 8005f5a:	d1f0      	bne.n	8005f3e <quorem+0xea>
 8005f5c:	3c01      	subs	r4, #1
 8005f5e:	e7eb      	b.n	8005f38 <quorem+0xe4>
 8005f60:	2000      	movs	r0, #0
 8005f62:	e7ee      	b.n	8005f42 <quorem+0xee>
 8005f64:	0000      	movs	r0, r0
	...

08005f68 <_dtoa_r>:
 8005f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6c:	ed2d 8b04 	vpush	{d8-d9}
 8005f70:	69c5      	ldr	r5, [r0, #28]
 8005f72:	b093      	sub	sp, #76	; 0x4c
 8005f74:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005f78:	ec57 6b10 	vmov	r6, r7, d0
 8005f7c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005f80:	9107      	str	r1, [sp, #28]
 8005f82:	4604      	mov	r4, r0
 8005f84:	920a      	str	r2, [sp, #40]	; 0x28
 8005f86:	930d      	str	r3, [sp, #52]	; 0x34
 8005f88:	b975      	cbnz	r5, 8005fa8 <_dtoa_r+0x40>
 8005f8a:	2010      	movs	r0, #16
 8005f8c:	f000 fe2a 	bl	8006be4 <malloc>
 8005f90:	4602      	mov	r2, r0
 8005f92:	61e0      	str	r0, [r4, #28]
 8005f94:	b920      	cbnz	r0, 8005fa0 <_dtoa_r+0x38>
 8005f96:	4bae      	ldr	r3, [pc, #696]	; (8006250 <_dtoa_r+0x2e8>)
 8005f98:	21ef      	movs	r1, #239	; 0xef
 8005f9a:	48ae      	ldr	r0, [pc, #696]	; (8006254 <_dtoa_r+0x2ec>)
 8005f9c:	f001 fce6 	bl	800796c <__assert_func>
 8005fa0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005fa4:	6005      	str	r5, [r0, #0]
 8005fa6:	60c5      	str	r5, [r0, #12]
 8005fa8:	69e3      	ldr	r3, [r4, #28]
 8005faa:	6819      	ldr	r1, [r3, #0]
 8005fac:	b151      	cbz	r1, 8005fc4 <_dtoa_r+0x5c>
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	604a      	str	r2, [r1, #4]
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	4093      	lsls	r3, r2
 8005fb6:	608b      	str	r3, [r1, #8]
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 ff07 	bl	8006dcc <_Bfree>
 8005fbe:	69e3      	ldr	r3, [r4, #28]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	1e3b      	subs	r3, r7, #0
 8005fc6:	bfbb      	ittet	lt
 8005fc8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005fcc:	9303      	strlt	r3, [sp, #12]
 8005fce:	2300      	movge	r3, #0
 8005fd0:	2201      	movlt	r2, #1
 8005fd2:	bfac      	ite	ge
 8005fd4:	f8c8 3000 	strge.w	r3, [r8]
 8005fd8:	f8c8 2000 	strlt.w	r2, [r8]
 8005fdc:	4b9e      	ldr	r3, [pc, #632]	; (8006258 <_dtoa_r+0x2f0>)
 8005fde:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005fe2:	ea33 0308 	bics.w	r3, r3, r8
 8005fe6:	d11b      	bne.n	8006020 <_dtoa_r+0xb8>
 8005fe8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005fea:	f242 730f 	movw	r3, #9999	; 0x270f
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ff4:	4333      	orrs	r3, r6
 8005ff6:	f000 8593 	beq.w	8006b20 <_dtoa_r+0xbb8>
 8005ffa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ffc:	b963      	cbnz	r3, 8006018 <_dtoa_r+0xb0>
 8005ffe:	4b97      	ldr	r3, [pc, #604]	; (800625c <_dtoa_r+0x2f4>)
 8006000:	e027      	b.n	8006052 <_dtoa_r+0xea>
 8006002:	4b97      	ldr	r3, [pc, #604]	; (8006260 <_dtoa_r+0x2f8>)
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	3308      	adds	r3, #8
 8006008:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800600a:	6013      	str	r3, [r2, #0]
 800600c:	9800      	ldr	r0, [sp, #0]
 800600e:	b013      	add	sp, #76	; 0x4c
 8006010:	ecbd 8b04 	vpop	{d8-d9}
 8006014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006018:	4b90      	ldr	r3, [pc, #576]	; (800625c <_dtoa_r+0x2f4>)
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	3303      	adds	r3, #3
 800601e:	e7f3      	b.n	8006008 <_dtoa_r+0xa0>
 8006020:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006024:	2200      	movs	r2, #0
 8006026:	ec51 0b17 	vmov	r0, r1, d7
 800602a:	eeb0 8a47 	vmov.f32	s16, s14
 800602e:	eef0 8a67 	vmov.f32	s17, s15
 8006032:	2300      	movs	r3, #0
 8006034:	f7fa fd70 	bl	8000b18 <__aeabi_dcmpeq>
 8006038:	4681      	mov	r9, r0
 800603a:	b160      	cbz	r0, 8006056 <_dtoa_r+0xee>
 800603c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800603e:	2301      	movs	r3, #1
 8006040:	6013      	str	r3, [r2, #0]
 8006042:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 8568 	beq.w	8006b1a <_dtoa_r+0xbb2>
 800604a:	4b86      	ldr	r3, [pc, #536]	; (8006264 <_dtoa_r+0x2fc>)
 800604c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800604e:	6013      	str	r3, [r2, #0]
 8006050:	3b01      	subs	r3, #1
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	e7da      	b.n	800600c <_dtoa_r+0xa4>
 8006056:	aa10      	add	r2, sp, #64	; 0x40
 8006058:	a911      	add	r1, sp, #68	; 0x44
 800605a:	4620      	mov	r0, r4
 800605c:	eeb0 0a48 	vmov.f32	s0, s16
 8006060:	eef0 0a68 	vmov.f32	s1, s17
 8006064:	f001 f994 	bl	8007390 <__d2b>
 8006068:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800606c:	4682      	mov	sl, r0
 800606e:	2d00      	cmp	r5, #0
 8006070:	d07f      	beq.n	8006172 <_dtoa_r+0x20a>
 8006072:	ee18 3a90 	vmov	r3, s17
 8006076:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800607a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800607e:	ec51 0b18 	vmov	r0, r1, d8
 8006082:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006086:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800608a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800608e:	4619      	mov	r1, r3
 8006090:	2200      	movs	r2, #0
 8006092:	4b75      	ldr	r3, [pc, #468]	; (8006268 <_dtoa_r+0x300>)
 8006094:	f7fa f920 	bl	80002d8 <__aeabi_dsub>
 8006098:	a367      	add	r3, pc, #412	; (adr r3, 8006238 <_dtoa_r+0x2d0>)
 800609a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609e:	f7fa fad3 	bl	8000648 <__aeabi_dmul>
 80060a2:	a367      	add	r3, pc, #412	; (adr r3, 8006240 <_dtoa_r+0x2d8>)
 80060a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a8:	f7fa f918 	bl	80002dc <__adddf3>
 80060ac:	4606      	mov	r6, r0
 80060ae:	4628      	mov	r0, r5
 80060b0:	460f      	mov	r7, r1
 80060b2:	f7fa fa5f 	bl	8000574 <__aeabi_i2d>
 80060b6:	a364      	add	r3, pc, #400	; (adr r3, 8006248 <_dtoa_r+0x2e0>)
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f7fa fac4 	bl	8000648 <__aeabi_dmul>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	4630      	mov	r0, r6
 80060c6:	4639      	mov	r1, r7
 80060c8:	f7fa f908 	bl	80002dc <__adddf3>
 80060cc:	4606      	mov	r6, r0
 80060ce:	460f      	mov	r7, r1
 80060d0:	f7fa fd6a 	bl	8000ba8 <__aeabi_d2iz>
 80060d4:	2200      	movs	r2, #0
 80060d6:	4683      	mov	fp, r0
 80060d8:	2300      	movs	r3, #0
 80060da:	4630      	mov	r0, r6
 80060dc:	4639      	mov	r1, r7
 80060de:	f7fa fd25 	bl	8000b2c <__aeabi_dcmplt>
 80060e2:	b148      	cbz	r0, 80060f8 <_dtoa_r+0x190>
 80060e4:	4658      	mov	r0, fp
 80060e6:	f7fa fa45 	bl	8000574 <__aeabi_i2d>
 80060ea:	4632      	mov	r2, r6
 80060ec:	463b      	mov	r3, r7
 80060ee:	f7fa fd13 	bl	8000b18 <__aeabi_dcmpeq>
 80060f2:	b908      	cbnz	r0, 80060f8 <_dtoa_r+0x190>
 80060f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060f8:	f1bb 0f16 	cmp.w	fp, #22
 80060fc:	d857      	bhi.n	80061ae <_dtoa_r+0x246>
 80060fe:	4b5b      	ldr	r3, [pc, #364]	; (800626c <_dtoa_r+0x304>)
 8006100:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006108:	ec51 0b18 	vmov	r0, r1, d8
 800610c:	f7fa fd0e 	bl	8000b2c <__aeabi_dcmplt>
 8006110:	2800      	cmp	r0, #0
 8006112:	d04e      	beq.n	80061b2 <_dtoa_r+0x24a>
 8006114:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006118:	2300      	movs	r3, #0
 800611a:	930c      	str	r3, [sp, #48]	; 0x30
 800611c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800611e:	1b5b      	subs	r3, r3, r5
 8006120:	1e5a      	subs	r2, r3, #1
 8006122:	bf45      	ittet	mi
 8006124:	f1c3 0301 	rsbmi	r3, r3, #1
 8006128:	9305      	strmi	r3, [sp, #20]
 800612a:	2300      	movpl	r3, #0
 800612c:	2300      	movmi	r3, #0
 800612e:	9206      	str	r2, [sp, #24]
 8006130:	bf54      	ite	pl
 8006132:	9305      	strpl	r3, [sp, #20]
 8006134:	9306      	strmi	r3, [sp, #24]
 8006136:	f1bb 0f00 	cmp.w	fp, #0
 800613a:	db3c      	blt.n	80061b6 <_dtoa_r+0x24e>
 800613c:	9b06      	ldr	r3, [sp, #24]
 800613e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006142:	445b      	add	r3, fp
 8006144:	9306      	str	r3, [sp, #24]
 8006146:	2300      	movs	r3, #0
 8006148:	9308      	str	r3, [sp, #32]
 800614a:	9b07      	ldr	r3, [sp, #28]
 800614c:	2b09      	cmp	r3, #9
 800614e:	d868      	bhi.n	8006222 <_dtoa_r+0x2ba>
 8006150:	2b05      	cmp	r3, #5
 8006152:	bfc4      	itt	gt
 8006154:	3b04      	subgt	r3, #4
 8006156:	9307      	strgt	r3, [sp, #28]
 8006158:	9b07      	ldr	r3, [sp, #28]
 800615a:	f1a3 0302 	sub.w	r3, r3, #2
 800615e:	bfcc      	ite	gt
 8006160:	2500      	movgt	r5, #0
 8006162:	2501      	movle	r5, #1
 8006164:	2b03      	cmp	r3, #3
 8006166:	f200 8085 	bhi.w	8006274 <_dtoa_r+0x30c>
 800616a:	e8df f003 	tbb	[pc, r3]
 800616e:	3b2e      	.short	0x3b2e
 8006170:	5839      	.short	0x5839
 8006172:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006176:	441d      	add	r5, r3
 8006178:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800617c:	2b20      	cmp	r3, #32
 800617e:	bfc1      	itttt	gt
 8006180:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006184:	fa08 f803 	lslgt.w	r8, r8, r3
 8006188:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800618c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006190:	bfd6      	itet	le
 8006192:	f1c3 0320 	rsble	r3, r3, #32
 8006196:	ea48 0003 	orrgt.w	r0, r8, r3
 800619a:	fa06 f003 	lslle.w	r0, r6, r3
 800619e:	f7fa f9d9 	bl	8000554 <__aeabi_ui2d>
 80061a2:	2201      	movs	r2, #1
 80061a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80061a8:	3d01      	subs	r5, #1
 80061aa:	920e      	str	r2, [sp, #56]	; 0x38
 80061ac:	e76f      	b.n	800608e <_dtoa_r+0x126>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e7b3      	b.n	800611a <_dtoa_r+0x1b2>
 80061b2:	900c      	str	r0, [sp, #48]	; 0x30
 80061b4:	e7b2      	b.n	800611c <_dtoa_r+0x1b4>
 80061b6:	9b05      	ldr	r3, [sp, #20]
 80061b8:	eba3 030b 	sub.w	r3, r3, fp
 80061bc:	9305      	str	r3, [sp, #20]
 80061be:	f1cb 0300 	rsb	r3, fp, #0
 80061c2:	9308      	str	r3, [sp, #32]
 80061c4:	2300      	movs	r3, #0
 80061c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80061c8:	e7bf      	b.n	800614a <_dtoa_r+0x1e2>
 80061ca:	2300      	movs	r3, #0
 80061cc:	9309      	str	r3, [sp, #36]	; 0x24
 80061ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	dc52      	bgt.n	800627a <_dtoa_r+0x312>
 80061d4:	2301      	movs	r3, #1
 80061d6:	9301      	str	r3, [sp, #4]
 80061d8:	9304      	str	r3, [sp, #16]
 80061da:	461a      	mov	r2, r3
 80061dc:	920a      	str	r2, [sp, #40]	; 0x28
 80061de:	e00b      	b.n	80061f8 <_dtoa_r+0x290>
 80061e0:	2301      	movs	r3, #1
 80061e2:	e7f3      	b.n	80061cc <_dtoa_r+0x264>
 80061e4:	2300      	movs	r3, #0
 80061e6:	9309      	str	r3, [sp, #36]	; 0x24
 80061e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ea:	445b      	add	r3, fp
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	3301      	adds	r3, #1
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	9304      	str	r3, [sp, #16]
 80061f4:	bfb8      	it	lt
 80061f6:	2301      	movlt	r3, #1
 80061f8:	69e0      	ldr	r0, [r4, #28]
 80061fa:	2100      	movs	r1, #0
 80061fc:	2204      	movs	r2, #4
 80061fe:	f102 0614 	add.w	r6, r2, #20
 8006202:	429e      	cmp	r6, r3
 8006204:	d93d      	bls.n	8006282 <_dtoa_r+0x31a>
 8006206:	6041      	str	r1, [r0, #4]
 8006208:	4620      	mov	r0, r4
 800620a:	f000 fd9f 	bl	8006d4c <_Balloc>
 800620e:	9000      	str	r0, [sp, #0]
 8006210:	2800      	cmp	r0, #0
 8006212:	d139      	bne.n	8006288 <_dtoa_r+0x320>
 8006214:	4b16      	ldr	r3, [pc, #88]	; (8006270 <_dtoa_r+0x308>)
 8006216:	4602      	mov	r2, r0
 8006218:	f240 11af 	movw	r1, #431	; 0x1af
 800621c:	e6bd      	b.n	8005f9a <_dtoa_r+0x32>
 800621e:	2301      	movs	r3, #1
 8006220:	e7e1      	b.n	80061e6 <_dtoa_r+0x27e>
 8006222:	2501      	movs	r5, #1
 8006224:	2300      	movs	r3, #0
 8006226:	9307      	str	r3, [sp, #28]
 8006228:	9509      	str	r5, [sp, #36]	; 0x24
 800622a:	f04f 33ff 	mov.w	r3, #4294967295
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	9304      	str	r3, [sp, #16]
 8006232:	2200      	movs	r2, #0
 8006234:	2312      	movs	r3, #18
 8006236:	e7d1      	b.n	80061dc <_dtoa_r+0x274>
 8006238:	636f4361 	.word	0x636f4361
 800623c:	3fd287a7 	.word	0x3fd287a7
 8006240:	8b60c8b3 	.word	0x8b60c8b3
 8006244:	3fc68a28 	.word	0x3fc68a28
 8006248:	509f79fb 	.word	0x509f79fb
 800624c:	3fd34413 	.word	0x3fd34413
 8006250:	08007bbd 	.word	0x08007bbd
 8006254:	08007bd4 	.word	0x08007bd4
 8006258:	7ff00000 	.word	0x7ff00000
 800625c:	08007bb9 	.word	0x08007bb9
 8006260:	08007bb0 	.word	0x08007bb0
 8006264:	08007b8d 	.word	0x08007b8d
 8006268:	3ff80000 	.word	0x3ff80000
 800626c:	08007cc0 	.word	0x08007cc0
 8006270:	08007c2c 	.word	0x08007c2c
 8006274:	2301      	movs	r3, #1
 8006276:	9309      	str	r3, [sp, #36]	; 0x24
 8006278:	e7d7      	b.n	800622a <_dtoa_r+0x2c2>
 800627a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800627c:	9301      	str	r3, [sp, #4]
 800627e:	9304      	str	r3, [sp, #16]
 8006280:	e7ba      	b.n	80061f8 <_dtoa_r+0x290>
 8006282:	3101      	adds	r1, #1
 8006284:	0052      	lsls	r2, r2, #1
 8006286:	e7ba      	b.n	80061fe <_dtoa_r+0x296>
 8006288:	69e3      	ldr	r3, [r4, #28]
 800628a:	9a00      	ldr	r2, [sp, #0]
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	9b04      	ldr	r3, [sp, #16]
 8006290:	2b0e      	cmp	r3, #14
 8006292:	f200 80a8 	bhi.w	80063e6 <_dtoa_r+0x47e>
 8006296:	2d00      	cmp	r5, #0
 8006298:	f000 80a5 	beq.w	80063e6 <_dtoa_r+0x47e>
 800629c:	f1bb 0f00 	cmp.w	fp, #0
 80062a0:	dd38      	ble.n	8006314 <_dtoa_r+0x3ac>
 80062a2:	4bc0      	ldr	r3, [pc, #768]	; (80065a4 <_dtoa_r+0x63c>)
 80062a4:	f00b 020f 	and.w	r2, fp, #15
 80062a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80062b0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80062b4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80062b8:	d019      	beq.n	80062ee <_dtoa_r+0x386>
 80062ba:	4bbb      	ldr	r3, [pc, #748]	; (80065a8 <_dtoa_r+0x640>)
 80062bc:	ec51 0b18 	vmov	r0, r1, d8
 80062c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062c4:	f7fa faea 	bl	800089c <__aeabi_ddiv>
 80062c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062cc:	f008 080f 	and.w	r8, r8, #15
 80062d0:	2503      	movs	r5, #3
 80062d2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80065a8 <_dtoa_r+0x640>
 80062d6:	f1b8 0f00 	cmp.w	r8, #0
 80062da:	d10a      	bne.n	80062f2 <_dtoa_r+0x38a>
 80062dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062e0:	4632      	mov	r2, r6
 80062e2:	463b      	mov	r3, r7
 80062e4:	f7fa fada 	bl	800089c <__aeabi_ddiv>
 80062e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062ec:	e02b      	b.n	8006346 <_dtoa_r+0x3de>
 80062ee:	2502      	movs	r5, #2
 80062f0:	e7ef      	b.n	80062d2 <_dtoa_r+0x36a>
 80062f2:	f018 0f01 	tst.w	r8, #1
 80062f6:	d008      	beq.n	800630a <_dtoa_r+0x3a2>
 80062f8:	4630      	mov	r0, r6
 80062fa:	4639      	mov	r1, r7
 80062fc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006300:	f7fa f9a2 	bl	8000648 <__aeabi_dmul>
 8006304:	3501      	adds	r5, #1
 8006306:	4606      	mov	r6, r0
 8006308:	460f      	mov	r7, r1
 800630a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800630e:	f109 0908 	add.w	r9, r9, #8
 8006312:	e7e0      	b.n	80062d6 <_dtoa_r+0x36e>
 8006314:	f000 809f 	beq.w	8006456 <_dtoa_r+0x4ee>
 8006318:	f1cb 0600 	rsb	r6, fp, #0
 800631c:	4ba1      	ldr	r3, [pc, #644]	; (80065a4 <_dtoa_r+0x63c>)
 800631e:	4fa2      	ldr	r7, [pc, #648]	; (80065a8 <_dtoa_r+0x640>)
 8006320:	f006 020f 	and.w	r2, r6, #15
 8006324:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632c:	ec51 0b18 	vmov	r0, r1, d8
 8006330:	f7fa f98a 	bl	8000648 <__aeabi_dmul>
 8006334:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006338:	1136      	asrs	r6, r6, #4
 800633a:	2300      	movs	r3, #0
 800633c:	2502      	movs	r5, #2
 800633e:	2e00      	cmp	r6, #0
 8006340:	d17e      	bne.n	8006440 <_dtoa_r+0x4d8>
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1d0      	bne.n	80062e8 <_dtoa_r+0x380>
 8006346:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006348:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	f000 8084 	beq.w	800645a <_dtoa_r+0x4f2>
 8006352:	4b96      	ldr	r3, [pc, #600]	; (80065ac <_dtoa_r+0x644>)
 8006354:	2200      	movs	r2, #0
 8006356:	4640      	mov	r0, r8
 8006358:	4649      	mov	r1, r9
 800635a:	f7fa fbe7 	bl	8000b2c <__aeabi_dcmplt>
 800635e:	2800      	cmp	r0, #0
 8006360:	d07b      	beq.n	800645a <_dtoa_r+0x4f2>
 8006362:	9b04      	ldr	r3, [sp, #16]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d078      	beq.n	800645a <_dtoa_r+0x4f2>
 8006368:	9b01      	ldr	r3, [sp, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	dd39      	ble.n	80063e2 <_dtoa_r+0x47a>
 800636e:	4b90      	ldr	r3, [pc, #576]	; (80065b0 <_dtoa_r+0x648>)
 8006370:	2200      	movs	r2, #0
 8006372:	4640      	mov	r0, r8
 8006374:	4649      	mov	r1, r9
 8006376:	f7fa f967 	bl	8000648 <__aeabi_dmul>
 800637a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800637e:	9e01      	ldr	r6, [sp, #4]
 8006380:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006384:	3501      	adds	r5, #1
 8006386:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800638a:	4628      	mov	r0, r5
 800638c:	f7fa f8f2 	bl	8000574 <__aeabi_i2d>
 8006390:	4642      	mov	r2, r8
 8006392:	464b      	mov	r3, r9
 8006394:	f7fa f958 	bl	8000648 <__aeabi_dmul>
 8006398:	4b86      	ldr	r3, [pc, #536]	; (80065b4 <_dtoa_r+0x64c>)
 800639a:	2200      	movs	r2, #0
 800639c:	f7f9 ff9e 	bl	80002dc <__adddf3>
 80063a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80063a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063a8:	9303      	str	r3, [sp, #12]
 80063aa:	2e00      	cmp	r6, #0
 80063ac:	d158      	bne.n	8006460 <_dtoa_r+0x4f8>
 80063ae:	4b82      	ldr	r3, [pc, #520]	; (80065b8 <_dtoa_r+0x650>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	4640      	mov	r0, r8
 80063b4:	4649      	mov	r1, r9
 80063b6:	f7f9 ff8f 	bl	80002d8 <__aeabi_dsub>
 80063ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063be:	4680      	mov	r8, r0
 80063c0:	4689      	mov	r9, r1
 80063c2:	f7fa fbd1 	bl	8000b68 <__aeabi_dcmpgt>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f040 8296 	bne.w	80068f8 <_dtoa_r+0x990>
 80063cc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80063d0:	4640      	mov	r0, r8
 80063d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063d6:	4649      	mov	r1, r9
 80063d8:	f7fa fba8 	bl	8000b2c <__aeabi_dcmplt>
 80063dc:	2800      	cmp	r0, #0
 80063de:	f040 8289 	bne.w	80068f4 <_dtoa_r+0x98c>
 80063e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80063e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f2c0 814e 	blt.w	800668a <_dtoa_r+0x722>
 80063ee:	f1bb 0f0e 	cmp.w	fp, #14
 80063f2:	f300 814a 	bgt.w	800668a <_dtoa_r+0x722>
 80063f6:	4b6b      	ldr	r3, [pc, #428]	; (80065a4 <_dtoa_r+0x63c>)
 80063f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80063fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006402:	2b00      	cmp	r3, #0
 8006404:	f280 80dc 	bge.w	80065c0 <_dtoa_r+0x658>
 8006408:	9b04      	ldr	r3, [sp, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	f300 80d8 	bgt.w	80065c0 <_dtoa_r+0x658>
 8006410:	f040 826f 	bne.w	80068f2 <_dtoa_r+0x98a>
 8006414:	4b68      	ldr	r3, [pc, #416]	; (80065b8 <_dtoa_r+0x650>)
 8006416:	2200      	movs	r2, #0
 8006418:	4640      	mov	r0, r8
 800641a:	4649      	mov	r1, r9
 800641c:	f7fa f914 	bl	8000648 <__aeabi_dmul>
 8006420:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006424:	f7fa fb96 	bl	8000b54 <__aeabi_dcmpge>
 8006428:	9e04      	ldr	r6, [sp, #16]
 800642a:	4637      	mov	r7, r6
 800642c:	2800      	cmp	r0, #0
 800642e:	f040 8245 	bne.w	80068bc <_dtoa_r+0x954>
 8006432:	9d00      	ldr	r5, [sp, #0]
 8006434:	2331      	movs	r3, #49	; 0x31
 8006436:	f805 3b01 	strb.w	r3, [r5], #1
 800643a:	f10b 0b01 	add.w	fp, fp, #1
 800643e:	e241      	b.n	80068c4 <_dtoa_r+0x95c>
 8006440:	07f2      	lsls	r2, r6, #31
 8006442:	d505      	bpl.n	8006450 <_dtoa_r+0x4e8>
 8006444:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006448:	f7fa f8fe 	bl	8000648 <__aeabi_dmul>
 800644c:	3501      	adds	r5, #1
 800644e:	2301      	movs	r3, #1
 8006450:	1076      	asrs	r6, r6, #1
 8006452:	3708      	adds	r7, #8
 8006454:	e773      	b.n	800633e <_dtoa_r+0x3d6>
 8006456:	2502      	movs	r5, #2
 8006458:	e775      	b.n	8006346 <_dtoa_r+0x3de>
 800645a:	9e04      	ldr	r6, [sp, #16]
 800645c:	465f      	mov	r7, fp
 800645e:	e792      	b.n	8006386 <_dtoa_r+0x41e>
 8006460:	9900      	ldr	r1, [sp, #0]
 8006462:	4b50      	ldr	r3, [pc, #320]	; (80065a4 <_dtoa_r+0x63c>)
 8006464:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006468:	4431      	add	r1, r6
 800646a:	9102      	str	r1, [sp, #8]
 800646c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800646e:	eeb0 9a47 	vmov.f32	s18, s14
 8006472:	eef0 9a67 	vmov.f32	s19, s15
 8006476:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800647a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800647e:	2900      	cmp	r1, #0
 8006480:	d044      	beq.n	800650c <_dtoa_r+0x5a4>
 8006482:	494e      	ldr	r1, [pc, #312]	; (80065bc <_dtoa_r+0x654>)
 8006484:	2000      	movs	r0, #0
 8006486:	f7fa fa09 	bl	800089c <__aeabi_ddiv>
 800648a:	ec53 2b19 	vmov	r2, r3, d9
 800648e:	f7f9 ff23 	bl	80002d8 <__aeabi_dsub>
 8006492:	9d00      	ldr	r5, [sp, #0]
 8006494:	ec41 0b19 	vmov	d9, r0, r1
 8006498:	4649      	mov	r1, r9
 800649a:	4640      	mov	r0, r8
 800649c:	f7fa fb84 	bl	8000ba8 <__aeabi_d2iz>
 80064a0:	4606      	mov	r6, r0
 80064a2:	f7fa f867 	bl	8000574 <__aeabi_i2d>
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	4640      	mov	r0, r8
 80064ac:	4649      	mov	r1, r9
 80064ae:	f7f9 ff13 	bl	80002d8 <__aeabi_dsub>
 80064b2:	3630      	adds	r6, #48	; 0x30
 80064b4:	f805 6b01 	strb.w	r6, [r5], #1
 80064b8:	ec53 2b19 	vmov	r2, r3, d9
 80064bc:	4680      	mov	r8, r0
 80064be:	4689      	mov	r9, r1
 80064c0:	f7fa fb34 	bl	8000b2c <__aeabi_dcmplt>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	d164      	bne.n	8006592 <_dtoa_r+0x62a>
 80064c8:	4642      	mov	r2, r8
 80064ca:	464b      	mov	r3, r9
 80064cc:	4937      	ldr	r1, [pc, #220]	; (80065ac <_dtoa_r+0x644>)
 80064ce:	2000      	movs	r0, #0
 80064d0:	f7f9 ff02 	bl	80002d8 <__aeabi_dsub>
 80064d4:	ec53 2b19 	vmov	r2, r3, d9
 80064d8:	f7fa fb28 	bl	8000b2c <__aeabi_dcmplt>
 80064dc:	2800      	cmp	r0, #0
 80064de:	f040 80b6 	bne.w	800664e <_dtoa_r+0x6e6>
 80064e2:	9b02      	ldr	r3, [sp, #8]
 80064e4:	429d      	cmp	r5, r3
 80064e6:	f43f af7c 	beq.w	80063e2 <_dtoa_r+0x47a>
 80064ea:	4b31      	ldr	r3, [pc, #196]	; (80065b0 <_dtoa_r+0x648>)
 80064ec:	ec51 0b19 	vmov	r0, r1, d9
 80064f0:	2200      	movs	r2, #0
 80064f2:	f7fa f8a9 	bl	8000648 <__aeabi_dmul>
 80064f6:	4b2e      	ldr	r3, [pc, #184]	; (80065b0 <_dtoa_r+0x648>)
 80064f8:	ec41 0b19 	vmov	d9, r0, r1
 80064fc:	2200      	movs	r2, #0
 80064fe:	4640      	mov	r0, r8
 8006500:	4649      	mov	r1, r9
 8006502:	f7fa f8a1 	bl	8000648 <__aeabi_dmul>
 8006506:	4680      	mov	r8, r0
 8006508:	4689      	mov	r9, r1
 800650a:	e7c5      	b.n	8006498 <_dtoa_r+0x530>
 800650c:	ec51 0b17 	vmov	r0, r1, d7
 8006510:	f7fa f89a 	bl	8000648 <__aeabi_dmul>
 8006514:	9b02      	ldr	r3, [sp, #8]
 8006516:	9d00      	ldr	r5, [sp, #0]
 8006518:	930f      	str	r3, [sp, #60]	; 0x3c
 800651a:	ec41 0b19 	vmov	d9, r0, r1
 800651e:	4649      	mov	r1, r9
 8006520:	4640      	mov	r0, r8
 8006522:	f7fa fb41 	bl	8000ba8 <__aeabi_d2iz>
 8006526:	4606      	mov	r6, r0
 8006528:	f7fa f824 	bl	8000574 <__aeabi_i2d>
 800652c:	3630      	adds	r6, #48	; 0x30
 800652e:	4602      	mov	r2, r0
 8006530:	460b      	mov	r3, r1
 8006532:	4640      	mov	r0, r8
 8006534:	4649      	mov	r1, r9
 8006536:	f7f9 fecf 	bl	80002d8 <__aeabi_dsub>
 800653a:	f805 6b01 	strb.w	r6, [r5], #1
 800653e:	9b02      	ldr	r3, [sp, #8]
 8006540:	429d      	cmp	r5, r3
 8006542:	4680      	mov	r8, r0
 8006544:	4689      	mov	r9, r1
 8006546:	f04f 0200 	mov.w	r2, #0
 800654a:	d124      	bne.n	8006596 <_dtoa_r+0x62e>
 800654c:	4b1b      	ldr	r3, [pc, #108]	; (80065bc <_dtoa_r+0x654>)
 800654e:	ec51 0b19 	vmov	r0, r1, d9
 8006552:	f7f9 fec3 	bl	80002dc <__adddf3>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	4640      	mov	r0, r8
 800655c:	4649      	mov	r1, r9
 800655e:	f7fa fb03 	bl	8000b68 <__aeabi_dcmpgt>
 8006562:	2800      	cmp	r0, #0
 8006564:	d173      	bne.n	800664e <_dtoa_r+0x6e6>
 8006566:	ec53 2b19 	vmov	r2, r3, d9
 800656a:	4914      	ldr	r1, [pc, #80]	; (80065bc <_dtoa_r+0x654>)
 800656c:	2000      	movs	r0, #0
 800656e:	f7f9 feb3 	bl	80002d8 <__aeabi_dsub>
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	4640      	mov	r0, r8
 8006578:	4649      	mov	r1, r9
 800657a:	f7fa fad7 	bl	8000b2c <__aeabi_dcmplt>
 800657e:	2800      	cmp	r0, #0
 8006580:	f43f af2f 	beq.w	80063e2 <_dtoa_r+0x47a>
 8006584:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006586:	1e6b      	subs	r3, r5, #1
 8006588:	930f      	str	r3, [sp, #60]	; 0x3c
 800658a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800658e:	2b30      	cmp	r3, #48	; 0x30
 8006590:	d0f8      	beq.n	8006584 <_dtoa_r+0x61c>
 8006592:	46bb      	mov	fp, r7
 8006594:	e04a      	b.n	800662c <_dtoa_r+0x6c4>
 8006596:	4b06      	ldr	r3, [pc, #24]	; (80065b0 <_dtoa_r+0x648>)
 8006598:	f7fa f856 	bl	8000648 <__aeabi_dmul>
 800659c:	4680      	mov	r8, r0
 800659e:	4689      	mov	r9, r1
 80065a0:	e7bd      	b.n	800651e <_dtoa_r+0x5b6>
 80065a2:	bf00      	nop
 80065a4:	08007cc0 	.word	0x08007cc0
 80065a8:	08007c98 	.word	0x08007c98
 80065ac:	3ff00000 	.word	0x3ff00000
 80065b0:	40240000 	.word	0x40240000
 80065b4:	401c0000 	.word	0x401c0000
 80065b8:	40140000 	.word	0x40140000
 80065bc:	3fe00000 	.word	0x3fe00000
 80065c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80065c4:	9d00      	ldr	r5, [sp, #0]
 80065c6:	4642      	mov	r2, r8
 80065c8:	464b      	mov	r3, r9
 80065ca:	4630      	mov	r0, r6
 80065cc:	4639      	mov	r1, r7
 80065ce:	f7fa f965 	bl	800089c <__aeabi_ddiv>
 80065d2:	f7fa fae9 	bl	8000ba8 <__aeabi_d2iz>
 80065d6:	9001      	str	r0, [sp, #4]
 80065d8:	f7f9 ffcc 	bl	8000574 <__aeabi_i2d>
 80065dc:	4642      	mov	r2, r8
 80065de:	464b      	mov	r3, r9
 80065e0:	f7fa f832 	bl	8000648 <__aeabi_dmul>
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	4630      	mov	r0, r6
 80065ea:	4639      	mov	r1, r7
 80065ec:	f7f9 fe74 	bl	80002d8 <__aeabi_dsub>
 80065f0:	9e01      	ldr	r6, [sp, #4]
 80065f2:	9f04      	ldr	r7, [sp, #16]
 80065f4:	3630      	adds	r6, #48	; 0x30
 80065f6:	f805 6b01 	strb.w	r6, [r5], #1
 80065fa:	9e00      	ldr	r6, [sp, #0]
 80065fc:	1bae      	subs	r6, r5, r6
 80065fe:	42b7      	cmp	r7, r6
 8006600:	4602      	mov	r2, r0
 8006602:	460b      	mov	r3, r1
 8006604:	d134      	bne.n	8006670 <_dtoa_r+0x708>
 8006606:	f7f9 fe69 	bl	80002dc <__adddf3>
 800660a:	4642      	mov	r2, r8
 800660c:	464b      	mov	r3, r9
 800660e:	4606      	mov	r6, r0
 8006610:	460f      	mov	r7, r1
 8006612:	f7fa faa9 	bl	8000b68 <__aeabi_dcmpgt>
 8006616:	b9c8      	cbnz	r0, 800664c <_dtoa_r+0x6e4>
 8006618:	4642      	mov	r2, r8
 800661a:	464b      	mov	r3, r9
 800661c:	4630      	mov	r0, r6
 800661e:	4639      	mov	r1, r7
 8006620:	f7fa fa7a 	bl	8000b18 <__aeabi_dcmpeq>
 8006624:	b110      	cbz	r0, 800662c <_dtoa_r+0x6c4>
 8006626:	9b01      	ldr	r3, [sp, #4]
 8006628:	07db      	lsls	r3, r3, #31
 800662a:	d40f      	bmi.n	800664c <_dtoa_r+0x6e4>
 800662c:	4651      	mov	r1, sl
 800662e:	4620      	mov	r0, r4
 8006630:	f000 fbcc 	bl	8006dcc <_Bfree>
 8006634:	2300      	movs	r3, #0
 8006636:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006638:	702b      	strb	r3, [r5, #0]
 800663a:	f10b 0301 	add.w	r3, fp, #1
 800663e:	6013      	str	r3, [r2, #0]
 8006640:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006642:	2b00      	cmp	r3, #0
 8006644:	f43f ace2 	beq.w	800600c <_dtoa_r+0xa4>
 8006648:	601d      	str	r5, [r3, #0]
 800664a:	e4df      	b.n	800600c <_dtoa_r+0xa4>
 800664c:	465f      	mov	r7, fp
 800664e:	462b      	mov	r3, r5
 8006650:	461d      	mov	r5, r3
 8006652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006656:	2a39      	cmp	r2, #57	; 0x39
 8006658:	d106      	bne.n	8006668 <_dtoa_r+0x700>
 800665a:	9a00      	ldr	r2, [sp, #0]
 800665c:	429a      	cmp	r2, r3
 800665e:	d1f7      	bne.n	8006650 <_dtoa_r+0x6e8>
 8006660:	9900      	ldr	r1, [sp, #0]
 8006662:	2230      	movs	r2, #48	; 0x30
 8006664:	3701      	adds	r7, #1
 8006666:	700a      	strb	r2, [r1, #0]
 8006668:	781a      	ldrb	r2, [r3, #0]
 800666a:	3201      	adds	r2, #1
 800666c:	701a      	strb	r2, [r3, #0]
 800666e:	e790      	b.n	8006592 <_dtoa_r+0x62a>
 8006670:	4ba3      	ldr	r3, [pc, #652]	; (8006900 <_dtoa_r+0x998>)
 8006672:	2200      	movs	r2, #0
 8006674:	f7f9 ffe8 	bl	8000648 <__aeabi_dmul>
 8006678:	2200      	movs	r2, #0
 800667a:	2300      	movs	r3, #0
 800667c:	4606      	mov	r6, r0
 800667e:	460f      	mov	r7, r1
 8006680:	f7fa fa4a 	bl	8000b18 <__aeabi_dcmpeq>
 8006684:	2800      	cmp	r0, #0
 8006686:	d09e      	beq.n	80065c6 <_dtoa_r+0x65e>
 8006688:	e7d0      	b.n	800662c <_dtoa_r+0x6c4>
 800668a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800668c:	2a00      	cmp	r2, #0
 800668e:	f000 80ca 	beq.w	8006826 <_dtoa_r+0x8be>
 8006692:	9a07      	ldr	r2, [sp, #28]
 8006694:	2a01      	cmp	r2, #1
 8006696:	f300 80ad 	bgt.w	80067f4 <_dtoa_r+0x88c>
 800669a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800669c:	2a00      	cmp	r2, #0
 800669e:	f000 80a5 	beq.w	80067ec <_dtoa_r+0x884>
 80066a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066a6:	9e08      	ldr	r6, [sp, #32]
 80066a8:	9d05      	ldr	r5, [sp, #20]
 80066aa:	9a05      	ldr	r2, [sp, #20]
 80066ac:	441a      	add	r2, r3
 80066ae:	9205      	str	r2, [sp, #20]
 80066b0:	9a06      	ldr	r2, [sp, #24]
 80066b2:	2101      	movs	r1, #1
 80066b4:	441a      	add	r2, r3
 80066b6:	4620      	mov	r0, r4
 80066b8:	9206      	str	r2, [sp, #24]
 80066ba:	f000 fc3d 	bl	8006f38 <__i2b>
 80066be:	4607      	mov	r7, r0
 80066c0:	b165      	cbz	r5, 80066dc <_dtoa_r+0x774>
 80066c2:	9b06      	ldr	r3, [sp, #24]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	dd09      	ble.n	80066dc <_dtoa_r+0x774>
 80066c8:	42ab      	cmp	r3, r5
 80066ca:	9a05      	ldr	r2, [sp, #20]
 80066cc:	bfa8      	it	ge
 80066ce:	462b      	movge	r3, r5
 80066d0:	1ad2      	subs	r2, r2, r3
 80066d2:	9205      	str	r2, [sp, #20]
 80066d4:	9a06      	ldr	r2, [sp, #24]
 80066d6:	1aed      	subs	r5, r5, r3
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	9306      	str	r3, [sp, #24]
 80066dc:	9b08      	ldr	r3, [sp, #32]
 80066de:	b1f3      	cbz	r3, 800671e <_dtoa_r+0x7b6>
 80066e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 80a3 	beq.w	800682e <_dtoa_r+0x8c6>
 80066e8:	2e00      	cmp	r6, #0
 80066ea:	dd10      	ble.n	800670e <_dtoa_r+0x7a6>
 80066ec:	4639      	mov	r1, r7
 80066ee:	4632      	mov	r2, r6
 80066f0:	4620      	mov	r0, r4
 80066f2:	f000 fce1 	bl	80070b8 <__pow5mult>
 80066f6:	4652      	mov	r2, sl
 80066f8:	4601      	mov	r1, r0
 80066fa:	4607      	mov	r7, r0
 80066fc:	4620      	mov	r0, r4
 80066fe:	f000 fc31 	bl	8006f64 <__multiply>
 8006702:	4651      	mov	r1, sl
 8006704:	4680      	mov	r8, r0
 8006706:	4620      	mov	r0, r4
 8006708:	f000 fb60 	bl	8006dcc <_Bfree>
 800670c:	46c2      	mov	sl, r8
 800670e:	9b08      	ldr	r3, [sp, #32]
 8006710:	1b9a      	subs	r2, r3, r6
 8006712:	d004      	beq.n	800671e <_dtoa_r+0x7b6>
 8006714:	4651      	mov	r1, sl
 8006716:	4620      	mov	r0, r4
 8006718:	f000 fcce 	bl	80070b8 <__pow5mult>
 800671c:	4682      	mov	sl, r0
 800671e:	2101      	movs	r1, #1
 8006720:	4620      	mov	r0, r4
 8006722:	f000 fc09 	bl	8006f38 <__i2b>
 8006726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006728:	2b00      	cmp	r3, #0
 800672a:	4606      	mov	r6, r0
 800672c:	f340 8081 	ble.w	8006832 <_dtoa_r+0x8ca>
 8006730:	461a      	mov	r2, r3
 8006732:	4601      	mov	r1, r0
 8006734:	4620      	mov	r0, r4
 8006736:	f000 fcbf 	bl	80070b8 <__pow5mult>
 800673a:	9b07      	ldr	r3, [sp, #28]
 800673c:	2b01      	cmp	r3, #1
 800673e:	4606      	mov	r6, r0
 8006740:	dd7a      	ble.n	8006838 <_dtoa_r+0x8d0>
 8006742:	f04f 0800 	mov.w	r8, #0
 8006746:	6933      	ldr	r3, [r6, #16]
 8006748:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800674c:	6918      	ldr	r0, [r3, #16]
 800674e:	f000 fba5 	bl	8006e9c <__hi0bits>
 8006752:	f1c0 0020 	rsb	r0, r0, #32
 8006756:	9b06      	ldr	r3, [sp, #24]
 8006758:	4418      	add	r0, r3
 800675a:	f010 001f 	ands.w	r0, r0, #31
 800675e:	f000 8094 	beq.w	800688a <_dtoa_r+0x922>
 8006762:	f1c0 0320 	rsb	r3, r0, #32
 8006766:	2b04      	cmp	r3, #4
 8006768:	f340 8085 	ble.w	8006876 <_dtoa_r+0x90e>
 800676c:	9b05      	ldr	r3, [sp, #20]
 800676e:	f1c0 001c 	rsb	r0, r0, #28
 8006772:	4403      	add	r3, r0
 8006774:	9305      	str	r3, [sp, #20]
 8006776:	9b06      	ldr	r3, [sp, #24]
 8006778:	4403      	add	r3, r0
 800677a:	4405      	add	r5, r0
 800677c:	9306      	str	r3, [sp, #24]
 800677e:	9b05      	ldr	r3, [sp, #20]
 8006780:	2b00      	cmp	r3, #0
 8006782:	dd05      	ble.n	8006790 <_dtoa_r+0x828>
 8006784:	4651      	mov	r1, sl
 8006786:	461a      	mov	r2, r3
 8006788:	4620      	mov	r0, r4
 800678a:	f000 fcef 	bl	800716c <__lshift>
 800678e:	4682      	mov	sl, r0
 8006790:	9b06      	ldr	r3, [sp, #24]
 8006792:	2b00      	cmp	r3, #0
 8006794:	dd05      	ble.n	80067a2 <_dtoa_r+0x83a>
 8006796:	4631      	mov	r1, r6
 8006798:	461a      	mov	r2, r3
 800679a:	4620      	mov	r0, r4
 800679c:	f000 fce6 	bl	800716c <__lshift>
 80067a0:	4606      	mov	r6, r0
 80067a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d072      	beq.n	800688e <_dtoa_r+0x926>
 80067a8:	4631      	mov	r1, r6
 80067aa:	4650      	mov	r0, sl
 80067ac:	f000 fd4a 	bl	8007244 <__mcmp>
 80067b0:	2800      	cmp	r0, #0
 80067b2:	da6c      	bge.n	800688e <_dtoa_r+0x926>
 80067b4:	2300      	movs	r3, #0
 80067b6:	4651      	mov	r1, sl
 80067b8:	220a      	movs	r2, #10
 80067ba:	4620      	mov	r0, r4
 80067bc:	f000 fb28 	bl	8006e10 <__multadd>
 80067c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067c6:	4682      	mov	sl, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 81b0 	beq.w	8006b2e <_dtoa_r+0xbc6>
 80067ce:	2300      	movs	r3, #0
 80067d0:	4639      	mov	r1, r7
 80067d2:	220a      	movs	r2, #10
 80067d4:	4620      	mov	r0, r4
 80067d6:	f000 fb1b 	bl	8006e10 <__multadd>
 80067da:	9b01      	ldr	r3, [sp, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	4607      	mov	r7, r0
 80067e0:	f300 8096 	bgt.w	8006910 <_dtoa_r+0x9a8>
 80067e4:	9b07      	ldr	r3, [sp, #28]
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	dc59      	bgt.n	800689e <_dtoa_r+0x936>
 80067ea:	e091      	b.n	8006910 <_dtoa_r+0x9a8>
 80067ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80067f2:	e758      	b.n	80066a6 <_dtoa_r+0x73e>
 80067f4:	9b04      	ldr	r3, [sp, #16]
 80067f6:	1e5e      	subs	r6, r3, #1
 80067f8:	9b08      	ldr	r3, [sp, #32]
 80067fa:	42b3      	cmp	r3, r6
 80067fc:	bfbf      	itttt	lt
 80067fe:	9b08      	ldrlt	r3, [sp, #32]
 8006800:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006802:	9608      	strlt	r6, [sp, #32]
 8006804:	1af3      	sublt	r3, r6, r3
 8006806:	bfb4      	ite	lt
 8006808:	18d2      	addlt	r2, r2, r3
 800680a:	1b9e      	subge	r6, r3, r6
 800680c:	9b04      	ldr	r3, [sp, #16]
 800680e:	bfbc      	itt	lt
 8006810:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006812:	2600      	movlt	r6, #0
 8006814:	2b00      	cmp	r3, #0
 8006816:	bfb7      	itett	lt
 8006818:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800681c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006820:	1a9d      	sublt	r5, r3, r2
 8006822:	2300      	movlt	r3, #0
 8006824:	e741      	b.n	80066aa <_dtoa_r+0x742>
 8006826:	9e08      	ldr	r6, [sp, #32]
 8006828:	9d05      	ldr	r5, [sp, #20]
 800682a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800682c:	e748      	b.n	80066c0 <_dtoa_r+0x758>
 800682e:	9a08      	ldr	r2, [sp, #32]
 8006830:	e770      	b.n	8006714 <_dtoa_r+0x7ac>
 8006832:	9b07      	ldr	r3, [sp, #28]
 8006834:	2b01      	cmp	r3, #1
 8006836:	dc19      	bgt.n	800686c <_dtoa_r+0x904>
 8006838:	9b02      	ldr	r3, [sp, #8]
 800683a:	b9bb      	cbnz	r3, 800686c <_dtoa_r+0x904>
 800683c:	9b03      	ldr	r3, [sp, #12]
 800683e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006842:	b99b      	cbnz	r3, 800686c <_dtoa_r+0x904>
 8006844:	9b03      	ldr	r3, [sp, #12]
 8006846:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800684a:	0d1b      	lsrs	r3, r3, #20
 800684c:	051b      	lsls	r3, r3, #20
 800684e:	b183      	cbz	r3, 8006872 <_dtoa_r+0x90a>
 8006850:	9b05      	ldr	r3, [sp, #20]
 8006852:	3301      	adds	r3, #1
 8006854:	9305      	str	r3, [sp, #20]
 8006856:	9b06      	ldr	r3, [sp, #24]
 8006858:	3301      	adds	r3, #1
 800685a:	9306      	str	r3, [sp, #24]
 800685c:	f04f 0801 	mov.w	r8, #1
 8006860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006862:	2b00      	cmp	r3, #0
 8006864:	f47f af6f 	bne.w	8006746 <_dtoa_r+0x7de>
 8006868:	2001      	movs	r0, #1
 800686a:	e774      	b.n	8006756 <_dtoa_r+0x7ee>
 800686c:	f04f 0800 	mov.w	r8, #0
 8006870:	e7f6      	b.n	8006860 <_dtoa_r+0x8f8>
 8006872:	4698      	mov	r8, r3
 8006874:	e7f4      	b.n	8006860 <_dtoa_r+0x8f8>
 8006876:	d082      	beq.n	800677e <_dtoa_r+0x816>
 8006878:	9a05      	ldr	r2, [sp, #20]
 800687a:	331c      	adds	r3, #28
 800687c:	441a      	add	r2, r3
 800687e:	9205      	str	r2, [sp, #20]
 8006880:	9a06      	ldr	r2, [sp, #24]
 8006882:	441a      	add	r2, r3
 8006884:	441d      	add	r5, r3
 8006886:	9206      	str	r2, [sp, #24]
 8006888:	e779      	b.n	800677e <_dtoa_r+0x816>
 800688a:	4603      	mov	r3, r0
 800688c:	e7f4      	b.n	8006878 <_dtoa_r+0x910>
 800688e:	9b04      	ldr	r3, [sp, #16]
 8006890:	2b00      	cmp	r3, #0
 8006892:	dc37      	bgt.n	8006904 <_dtoa_r+0x99c>
 8006894:	9b07      	ldr	r3, [sp, #28]
 8006896:	2b02      	cmp	r3, #2
 8006898:	dd34      	ble.n	8006904 <_dtoa_r+0x99c>
 800689a:	9b04      	ldr	r3, [sp, #16]
 800689c:	9301      	str	r3, [sp, #4]
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	b963      	cbnz	r3, 80068bc <_dtoa_r+0x954>
 80068a2:	4631      	mov	r1, r6
 80068a4:	2205      	movs	r2, #5
 80068a6:	4620      	mov	r0, r4
 80068a8:	f000 fab2 	bl	8006e10 <__multadd>
 80068ac:	4601      	mov	r1, r0
 80068ae:	4606      	mov	r6, r0
 80068b0:	4650      	mov	r0, sl
 80068b2:	f000 fcc7 	bl	8007244 <__mcmp>
 80068b6:	2800      	cmp	r0, #0
 80068b8:	f73f adbb 	bgt.w	8006432 <_dtoa_r+0x4ca>
 80068bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068be:	9d00      	ldr	r5, [sp, #0]
 80068c0:	ea6f 0b03 	mvn.w	fp, r3
 80068c4:	f04f 0800 	mov.w	r8, #0
 80068c8:	4631      	mov	r1, r6
 80068ca:	4620      	mov	r0, r4
 80068cc:	f000 fa7e 	bl	8006dcc <_Bfree>
 80068d0:	2f00      	cmp	r7, #0
 80068d2:	f43f aeab 	beq.w	800662c <_dtoa_r+0x6c4>
 80068d6:	f1b8 0f00 	cmp.w	r8, #0
 80068da:	d005      	beq.n	80068e8 <_dtoa_r+0x980>
 80068dc:	45b8      	cmp	r8, r7
 80068de:	d003      	beq.n	80068e8 <_dtoa_r+0x980>
 80068e0:	4641      	mov	r1, r8
 80068e2:	4620      	mov	r0, r4
 80068e4:	f000 fa72 	bl	8006dcc <_Bfree>
 80068e8:	4639      	mov	r1, r7
 80068ea:	4620      	mov	r0, r4
 80068ec:	f000 fa6e 	bl	8006dcc <_Bfree>
 80068f0:	e69c      	b.n	800662c <_dtoa_r+0x6c4>
 80068f2:	2600      	movs	r6, #0
 80068f4:	4637      	mov	r7, r6
 80068f6:	e7e1      	b.n	80068bc <_dtoa_r+0x954>
 80068f8:	46bb      	mov	fp, r7
 80068fa:	4637      	mov	r7, r6
 80068fc:	e599      	b.n	8006432 <_dtoa_r+0x4ca>
 80068fe:	bf00      	nop
 8006900:	40240000 	.word	0x40240000
 8006904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006906:	2b00      	cmp	r3, #0
 8006908:	f000 80c8 	beq.w	8006a9c <_dtoa_r+0xb34>
 800690c:	9b04      	ldr	r3, [sp, #16]
 800690e:	9301      	str	r3, [sp, #4]
 8006910:	2d00      	cmp	r5, #0
 8006912:	dd05      	ble.n	8006920 <_dtoa_r+0x9b8>
 8006914:	4639      	mov	r1, r7
 8006916:	462a      	mov	r2, r5
 8006918:	4620      	mov	r0, r4
 800691a:	f000 fc27 	bl	800716c <__lshift>
 800691e:	4607      	mov	r7, r0
 8006920:	f1b8 0f00 	cmp.w	r8, #0
 8006924:	d05b      	beq.n	80069de <_dtoa_r+0xa76>
 8006926:	6879      	ldr	r1, [r7, #4]
 8006928:	4620      	mov	r0, r4
 800692a:	f000 fa0f 	bl	8006d4c <_Balloc>
 800692e:	4605      	mov	r5, r0
 8006930:	b928      	cbnz	r0, 800693e <_dtoa_r+0x9d6>
 8006932:	4b83      	ldr	r3, [pc, #524]	; (8006b40 <_dtoa_r+0xbd8>)
 8006934:	4602      	mov	r2, r0
 8006936:	f240 21ef 	movw	r1, #751	; 0x2ef
 800693a:	f7ff bb2e 	b.w	8005f9a <_dtoa_r+0x32>
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	3202      	adds	r2, #2
 8006942:	0092      	lsls	r2, r2, #2
 8006944:	f107 010c 	add.w	r1, r7, #12
 8006948:	300c      	adds	r0, #12
 800694a:	f001 f801 	bl	8007950 <memcpy>
 800694e:	2201      	movs	r2, #1
 8006950:	4629      	mov	r1, r5
 8006952:	4620      	mov	r0, r4
 8006954:	f000 fc0a 	bl	800716c <__lshift>
 8006958:	9b00      	ldr	r3, [sp, #0]
 800695a:	3301      	adds	r3, #1
 800695c:	9304      	str	r3, [sp, #16]
 800695e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006962:	4413      	add	r3, r2
 8006964:	9308      	str	r3, [sp, #32]
 8006966:	9b02      	ldr	r3, [sp, #8]
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	46b8      	mov	r8, r7
 800696e:	9306      	str	r3, [sp, #24]
 8006970:	4607      	mov	r7, r0
 8006972:	9b04      	ldr	r3, [sp, #16]
 8006974:	4631      	mov	r1, r6
 8006976:	3b01      	subs	r3, #1
 8006978:	4650      	mov	r0, sl
 800697a:	9301      	str	r3, [sp, #4]
 800697c:	f7ff fa6a 	bl	8005e54 <quorem>
 8006980:	4641      	mov	r1, r8
 8006982:	9002      	str	r0, [sp, #8]
 8006984:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006988:	4650      	mov	r0, sl
 800698a:	f000 fc5b 	bl	8007244 <__mcmp>
 800698e:	463a      	mov	r2, r7
 8006990:	9005      	str	r0, [sp, #20]
 8006992:	4631      	mov	r1, r6
 8006994:	4620      	mov	r0, r4
 8006996:	f000 fc71 	bl	800727c <__mdiff>
 800699a:	68c2      	ldr	r2, [r0, #12]
 800699c:	4605      	mov	r5, r0
 800699e:	bb02      	cbnz	r2, 80069e2 <_dtoa_r+0xa7a>
 80069a0:	4601      	mov	r1, r0
 80069a2:	4650      	mov	r0, sl
 80069a4:	f000 fc4e 	bl	8007244 <__mcmp>
 80069a8:	4602      	mov	r2, r0
 80069aa:	4629      	mov	r1, r5
 80069ac:	4620      	mov	r0, r4
 80069ae:	9209      	str	r2, [sp, #36]	; 0x24
 80069b0:	f000 fa0c 	bl	8006dcc <_Bfree>
 80069b4:	9b07      	ldr	r3, [sp, #28]
 80069b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069b8:	9d04      	ldr	r5, [sp, #16]
 80069ba:	ea43 0102 	orr.w	r1, r3, r2
 80069be:	9b06      	ldr	r3, [sp, #24]
 80069c0:	4319      	orrs	r1, r3
 80069c2:	d110      	bne.n	80069e6 <_dtoa_r+0xa7e>
 80069c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069c8:	d029      	beq.n	8006a1e <_dtoa_r+0xab6>
 80069ca:	9b05      	ldr	r3, [sp, #20]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	dd02      	ble.n	80069d6 <_dtoa_r+0xa6e>
 80069d0:	9b02      	ldr	r3, [sp, #8]
 80069d2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80069d6:	9b01      	ldr	r3, [sp, #4]
 80069d8:	f883 9000 	strb.w	r9, [r3]
 80069dc:	e774      	b.n	80068c8 <_dtoa_r+0x960>
 80069de:	4638      	mov	r0, r7
 80069e0:	e7ba      	b.n	8006958 <_dtoa_r+0x9f0>
 80069e2:	2201      	movs	r2, #1
 80069e4:	e7e1      	b.n	80069aa <_dtoa_r+0xa42>
 80069e6:	9b05      	ldr	r3, [sp, #20]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	db04      	blt.n	80069f6 <_dtoa_r+0xa8e>
 80069ec:	9907      	ldr	r1, [sp, #28]
 80069ee:	430b      	orrs	r3, r1
 80069f0:	9906      	ldr	r1, [sp, #24]
 80069f2:	430b      	orrs	r3, r1
 80069f4:	d120      	bne.n	8006a38 <_dtoa_r+0xad0>
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	dded      	ble.n	80069d6 <_dtoa_r+0xa6e>
 80069fa:	4651      	mov	r1, sl
 80069fc:	2201      	movs	r2, #1
 80069fe:	4620      	mov	r0, r4
 8006a00:	f000 fbb4 	bl	800716c <__lshift>
 8006a04:	4631      	mov	r1, r6
 8006a06:	4682      	mov	sl, r0
 8006a08:	f000 fc1c 	bl	8007244 <__mcmp>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	dc03      	bgt.n	8006a18 <_dtoa_r+0xab0>
 8006a10:	d1e1      	bne.n	80069d6 <_dtoa_r+0xa6e>
 8006a12:	f019 0f01 	tst.w	r9, #1
 8006a16:	d0de      	beq.n	80069d6 <_dtoa_r+0xa6e>
 8006a18:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a1c:	d1d8      	bne.n	80069d0 <_dtoa_r+0xa68>
 8006a1e:	9a01      	ldr	r2, [sp, #4]
 8006a20:	2339      	movs	r3, #57	; 0x39
 8006a22:	7013      	strb	r3, [r2, #0]
 8006a24:	462b      	mov	r3, r5
 8006a26:	461d      	mov	r5, r3
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006a2e:	2a39      	cmp	r2, #57	; 0x39
 8006a30:	d06c      	beq.n	8006b0c <_dtoa_r+0xba4>
 8006a32:	3201      	adds	r2, #1
 8006a34:	701a      	strb	r2, [r3, #0]
 8006a36:	e747      	b.n	80068c8 <_dtoa_r+0x960>
 8006a38:	2a00      	cmp	r2, #0
 8006a3a:	dd07      	ble.n	8006a4c <_dtoa_r+0xae4>
 8006a3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a40:	d0ed      	beq.n	8006a1e <_dtoa_r+0xab6>
 8006a42:	9a01      	ldr	r2, [sp, #4]
 8006a44:	f109 0301 	add.w	r3, r9, #1
 8006a48:	7013      	strb	r3, [r2, #0]
 8006a4a:	e73d      	b.n	80068c8 <_dtoa_r+0x960>
 8006a4c:	9b04      	ldr	r3, [sp, #16]
 8006a4e:	9a08      	ldr	r2, [sp, #32]
 8006a50:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d043      	beq.n	8006ae0 <_dtoa_r+0xb78>
 8006a58:	4651      	mov	r1, sl
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	220a      	movs	r2, #10
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f000 f9d6 	bl	8006e10 <__multadd>
 8006a64:	45b8      	cmp	r8, r7
 8006a66:	4682      	mov	sl, r0
 8006a68:	f04f 0300 	mov.w	r3, #0
 8006a6c:	f04f 020a 	mov.w	r2, #10
 8006a70:	4641      	mov	r1, r8
 8006a72:	4620      	mov	r0, r4
 8006a74:	d107      	bne.n	8006a86 <_dtoa_r+0xb1e>
 8006a76:	f000 f9cb 	bl	8006e10 <__multadd>
 8006a7a:	4680      	mov	r8, r0
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	9b04      	ldr	r3, [sp, #16]
 8006a80:	3301      	adds	r3, #1
 8006a82:	9304      	str	r3, [sp, #16]
 8006a84:	e775      	b.n	8006972 <_dtoa_r+0xa0a>
 8006a86:	f000 f9c3 	bl	8006e10 <__multadd>
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	4680      	mov	r8, r0
 8006a8e:	2300      	movs	r3, #0
 8006a90:	220a      	movs	r2, #10
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 f9bc 	bl	8006e10 <__multadd>
 8006a98:	4607      	mov	r7, r0
 8006a9a:	e7f0      	b.n	8006a7e <_dtoa_r+0xb16>
 8006a9c:	9b04      	ldr	r3, [sp, #16]
 8006a9e:	9301      	str	r3, [sp, #4]
 8006aa0:	9d00      	ldr	r5, [sp, #0]
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	4650      	mov	r0, sl
 8006aa6:	f7ff f9d5 	bl	8005e54 <quorem>
 8006aaa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006aae:	9b00      	ldr	r3, [sp, #0]
 8006ab0:	f805 9b01 	strb.w	r9, [r5], #1
 8006ab4:	1aea      	subs	r2, r5, r3
 8006ab6:	9b01      	ldr	r3, [sp, #4]
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	dd07      	ble.n	8006acc <_dtoa_r+0xb64>
 8006abc:	4651      	mov	r1, sl
 8006abe:	2300      	movs	r3, #0
 8006ac0:	220a      	movs	r2, #10
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	f000 f9a4 	bl	8006e10 <__multadd>
 8006ac8:	4682      	mov	sl, r0
 8006aca:	e7ea      	b.n	8006aa2 <_dtoa_r+0xb3a>
 8006acc:	9b01      	ldr	r3, [sp, #4]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bfc8      	it	gt
 8006ad2:	461d      	movgt	r5, r3
 8006ad4:	9b00      	ldr	r3, [sp, #0]
 8006ad6:	bfd8      	it	le
 8006ad8:	2501      	movle	r5, #1
 8006ada:	441d      	add	r5, r3
 8006adc:	f04f 0800 	mov.w	r8, #0
 8006ae0:	4651      	mov	r1, sl
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f000 fb41 	bl	800716c <__lshift>
 8006aea:	4631      	mov	r1, r6
 8006aec:	4682      	mov	sl, r0
 8006aee:	f000 fba9 	bl	8007244 <__mcmp>
 8006af2:	2800      	cmp	r0, #0
 8006af4:	dc96      	bgt.n	8006a24 <_dtoa_r+0xabc>
 8006af6:	d102      	bne.n	8006afe <_dtoa_r+0xb96>
 8006af8:	f019 0f01 	tst.w	r9, #1
 8006afc:	d192      	bne.n	8006a24 <_dtoa_r+0xabc>
 8006afe:	462b      	mov	r3, r5
 8006b00:	461d      	mov	r5, r3
 8006b02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b06:	2a30      	cmp	r2, #48	; 0x30
 8006b08:	d0fa      	beq.n	8006b00 <_dtoa_r+0xb98>
 8006b0a:	e6dd      	b.n	80068c8 <_dtoa_r+0x960>
 8006b0c:	9a00      	ldr	r2, [sp, #0]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d189      	bne.n	8006a26 <_dtoa_r+0xabe>
 8006b12:	f10b 0b01 	add.w	fp, fp, #1
 8006b16:	2331      	movs	r3, #49	; 0x31
 8006b18:	e796      	b.n	8006a48 <_dtoa_r+0xae0>
 8006b1a:	4b0a      	ldr	r3, [pc, #40]	; (8006b44 <_dtoa_r+0xbdc>)
 8006b1c:	f7ff ba99 	b.w	8006052 <_dtoa_r+0xea>
 8006b20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f47f aa6d 	bne.w	8006002 <_dtoa_r+0x9a>
 8006b28:	4b07      	ldr	r3, [pc, #28]	; (8006b48 <_dtoa_r+0xbe0>)
 8006b2a:	f7ff ba92 	b.w	8006052 <_dtoa_r+0xea>
 8006b2e:	9b01      	ldr	r3, [sp, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	dcb5      	bgt.n	8006aa0 <_dtoa_r+0xb38>
 8006b34:	9b07      	ldr	r3, [sp, #28]
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	f73f aeb1 	bgt.w	800689e <_dtoa_r+0x936>
 8006b3c:	e7b0      	b.n	8006aa0 <_dtoa_r+0xb38>
 8006b3e:	bf00      	nop
 8006b40:	08007c2c 	.word	0x08007c2c
 8006b44:	08007b8c 	.word	0x08007b8c
 8006b48:	08007bb0 	.word	0x08007bb0

08006b4c <_free_r>:
 8006b4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b4e:	2900      	cmp	r1, #0
 8006b50:	d044      	beq.n	8006bdc <_free_r+0x90>
 8006b52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b56:	9001      	str	r0, [sp, #4]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f1a1 0404 	sub.w	r4, r1, #4
 8006b5e:	bfb8      	it	lt
 8006b60:	18e4      	addlt	r4, r4, r3
 8006b62:	f000 f8e7 	bl	8006d34 <__malloc_lock>
 8006b66:	4a1e      	ldr	r2, [pc, #120]	; (8006be0 <_free_r+0x94>)
 8006b68:	9801      	ldr	r0, [sp, #4]
 8006b6a:	6813      	ldr	r3, [r2, #0]
 8006b6c:	b933      	cbnz	r3, 8006b7c <_free_r+0x30>
 8006b6e:	6063      	str	r3, [r4, #4]
 8006b70:	6014      	str	r4, [r2, #0]
 8006b72:	b003      	add	sp, #12
 8006b74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b78:	f000 b8e2 	b.w	8006d40 <__malloc_unlock>
 8006b7c:	42a3      	cmp	r3, r4
 8006b7e:	d908      	bls.n	8006b92 <_free_r+0x46>
 8006b80:	6825      	ldr	r5, [r4, #0]
 8006b82:	1961      	adds	r1, r4, r5
 8006b84:	428b      	cmp	r3, r1
 8006b86:	bf01      	itttt	eq
 8006b88:	6819      	ldreq	r1, [r3, #0]
 8006b8a:	685b      	ldreq	r3, [r3, #4]
 8006b8c:	1949      	addeq	r1, r1, r5
 8006b8e:	6021      	streq	r1, [r4, #0]
 8006b90:	e7ed      	b.n	8006b6e <_free_r+0x22>
 8006b92:	461a      	mov	r2, r3
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	b10b      	cbz	r3, 8006b9c <_free_r+0x50>
 8006b98:	42a3      	cmp	r3, r4
 8006b9a:	d9fa      	bls.n	8006b92 <_free_r+0x46>
 8006b9c:	6811      	ldr	r1, [r2, #0]
 8006b9e:	1855      	adds	r5, r2, r1
 8006ba0:	42a5      	cmp	r5, r4
 8006ba2:	d10b      	bne.n	8006bbc <_free_r+0x70>
 8006ba4:	6824      	ldr	r4, [r4, #0]
 8006ba6:	4421      	add	r1, r4
 8006ba8:	1854      	adds	r4, r2, r1
 8006baa:	42a3      	cmp	r3, r4
 8006bac:	6011      	str	r1, [r2, #0]
 8006bae:	d1e0      	bne.n	8006b72 <_free_r+0x26>
 8006bb0:	681c      	ldr	r4, [r3, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	6053      	str	r3, [r2, #4]
 8006bb6:	440c      	add	r4, r1
 8006bb8:	6014      	str	r4, [r2, #0]
 8006bba:	e7da      	b.n	8006b72 <_free_r+0x26>
 8006bbc:	d902      	bls.n	8006bc4 <_free_r+0x78>
 8006bbe:	230c      	movs	r3, #12
 8006bc0:	6003      	str	r3, [r0, #0]
 8006bc2:	e7d6      	b.n	8006b72 <_free_r+0x26>
 8006bc4:	6825      	ldr	r5, [r4, #0]
 8006bc6:	1961      	adds	r1, r4, r5
 8006bc8:	428b      	cmp	r3, r1
 8006bca:	bf04      	itt	eq
 8006bcc:	6819      	ldreq	r1, [r3, #0]
 8006bce:	685b      	ldreq	r3, [r3, #4]
 8006bd0:	6063      	str	r3, [r4, #4]
 8006bd2:	bf04      	itt	eq
 8006bd4:	1949      	addeq	r1, r1, r5
 8006bd6:	6021      	streq	r1, [r4, #0]
 8006bd8:	6054      	str	r4, [r2, #4]
 8006bda:	e7ca      	b.n	8006b72 <_free_r+0x26>
 8006bdc:	b003      	add	sp, #12
 8006bde:	bd30      	pop	{r4, r5, pc}
 8006be0:	20000470 	.word	0x20000470

08006be4 <malloc>:
 8006be4:	4b02      	ldr	r3, [pc, #8]	; (8006bf0 <malloc+0xc>)
 8006be6:	4601      	mov	r1, r0
 8006be8:	6818      	ldr	r0, [r3, #0]
 8006bea:	f000 b823 	b.w	8006c34 <_malloc_r>
 8006bee:	bf00      	nop
 8006bf0:	20000064 	.word	0x20000064

08006bf4 <sbrk_aligned>:
 8006bf4:	b570      	push	{r4, r5, r6, lr}
 8006bf6:	4e0e      	ldr	r6, [pc, #56]	; (8006c30 <sbrk_aligned+0x3c>)
 8006bf8:	460c      	mov	r4, r1
 8006bfa:	6831      	ldr	r1, [r6, #0]
 8006bfc:	4605      	mov	r5, r0
 8006bfe:	b911      	cbnz	r1, 8006c06 <sbrk_aligned+0x12>
 8006c00:	f000 fe96 	bl	8007930 <_sbrk_r>
 8006c04:	6030      	str	r0, [r6, #0]
 8006c06:	4621      	mov	r1, r4
 8006c08:	4628      	mov	r0, r5
 8006c0a:	f000 fe91 	bl	8007930 <_sbrk_r>
 8006c0e:	1c43      	adds	r3, r0, #1
 8006c10:	d00a      	beq.n	8006c28 <sbrk_aligned+0x34>
 8006c12:	1cc4      	adds	r4, r0, #3
 8006c14:	f024 0403 	bic.w	r4, r4, #3
 8006c18:	42a0      	cmp	r0, r4
 8006c1a:	d007      	beq.n	8006c2c <sbrk_aligned+0x38>
 8006c1c:	1a21      	subs	r1, r4, r0
 8006c1e:	4628      	mov	r0, r5
 8006c20:	f000 fe86 	bl	8007930 <_sbrk_r>
 8006c24:	3001      	adds	r0, #1
 8006c26:	d101      	bne.n	8006c2c <sbrk_aligned+0x38>
 8006c28:	f04f 34ff 	mov.w	r4, #4294967295
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}
 8006c30:	20000474 	.word	0x20000474

08006c34 <_malloc_r>:
 8006c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c38:	1ccd      	adds	r5, r1, #3
 8006c3a:	f025 0503 	bic.w	r5, r5, #3
 8006c3e:	3508      	adds	r5, #8
 8006c40:	2d0c      	cmp	r5, #12
 8006c42:	bf38      	it	cc
 8006c44:	250c      	movcc	r5, #12
 8006c46:	2d00      	cmp	r5, #0
 8006c48:	4607      	mov	r7, r0
 8006c4a:	db01      	blt.n	8006c50 <_malloc_r+0x1c>
 8006c4c:	42a9      	cmp	r1, r5
 8006c4e:	d905      	bls.n	8006c5c <_malloc_r+0x28>
 8006c50:	230c      	movs	r3, #12
 8006c52:	603b      	str	r3, [r7, #0]
 8006c54:	2600      	movs	r6, #0
 8006c56:	4630      	mov	r0, r6
 8006c58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006d30 <_malloc_r+0xfc>
 8006c60:	f000 f868 	bl	8006d34 <__malloc_lock>
 8006c64:	f8d8 3000 	ldr.w	r3, [r8]
 8006c68:	461c      	mov	r4, r3
 8006c6a:	bb5c      	cbnz	r4, 8006cc4 <_malloc_r+0x90>
 8006c6c:	4629      	mov	r1, r5
 8006c6e:	4638      	mov	r0, r7
 8006c70:	f7ff ffc0 	bl	8006bf4 <sbrk_aligned>
 8006c74:	1c43      	adds	r3, r0, #1
 8006c76:	4604      	mov	r4, r0
 8006c78:	d155      	bne.n	8006d26 <_malloc_r+0xf2>
 8006c7a:	f8d8 4000 	ldr.w	r4, [r8]
 8006c7e:	4626      	mov	r6, r4
 8006c80:	2e00      	cmp	r6, #0
 8006c82:	d145      	bne.n	8006d10 <_malloc_r+0xdc>
 8006c84:	2c00      	cmp	r4, #0
 8006c86:	d048      	beq.n	8006d1a <_malloc_r+0xe6>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	4631      	mov	r1, r6
 8006c8c:	4638      	mov	r0, r7
 8006c8e:	eb04 0903 	add.w	r9, r4, r3
 8006c92:	f000 fe4d 	bl	8007930 <_sbrk_r>
 8006c96:	4581      	cmp	r9, r0
 8006c98:	d13f      	bne.n	8006d1a <_malloc_r+0xe6>
 8006c9a:	6821      	ldr	r1, [r4, #0]
 8006c9c:	1a6d      	subs	r5, r5, r1
 8006c9e:	4629      	mov	r1, r5
 8006ca0:	4638      	mov	r0, r7
 8006ca2:	f7ff ffa7 	bl	8006bf4 <sbrk_aligned>
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	d037      	beq.n	8006d1a <_malloc_r+0xe6>
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	442b      	add	r3, r5
 8006cae:	6023      	str	r3, [r4, #0]
 8006cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d038      	beq.n	8006d2a <_malloc_r+0xf6>
 8006cb8:	685a      	ldr	r2, [r3, #4]
 8006cba:	42a2      	cmp	r2, r4
 8006cbc:	d12b      	bne.n	8006d16 <_malloc_r+0xe2>
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	605a      	str	r2, [r3, #4]
 8006cc2:	e00f      	b.n	8006ce4 <_malloc_r+0xb0>
 8006cc4:	6822      	ldr	r2, [r4, #0]
 8006cc6:	1b52      	subs	r2, r2, r5
 8006cc8:	d41f      	bmi.n	8006d0a <_malloc_r+0xd6>
 8006cca:	2a0b      	cmp	r2, #11
 8006ccc:	d917      	bls.n	8006cfe <_malloc_r+0xca>
 8006cce:	1961      	adds	r1, r4, r5
 8006cd0:	42a3      	cmp	r3, r4
 8006cd2:	6025      	str	r5, [r4, #0]
 8006cd4:	bf18      	it	ne
 8006cd6:	6059      	strne	r1, [r3, #4]
 8006cd8:	6863      	ldr	r3, [r4, #4]
 8006cda:	bf08      	it	eq
 8006cdc:	f8c8 1000 	streq.w	r1, [r8]
 8006ce0:	5162      	str	r2, [r4, r5]
 8006ce2:	604b      	str	r3, [r1, #4]
 8006ce4:	4638      	mov	r0, r7
 8006ce6:	f104 060b 	add.w	r6, r4, #11
 8006cea:	f000 f829 	bl	8006d40 <__malloc_unlock>
 8006cee:	f026 0607 	bic.w	r6, r6, #7
 8006cf2:	1d23      	adds	r3, r4, #4
 8006cf4:	1af2      	subs	r2, r6, r3
 8006cf6:	d0ae      	beq.n	8006c56 <_malloc_r+0x22>
 8006cf8:	1b9b      	subs	r3, r3, r6
 8006cfa:	50a3      	str	r3, [r4, r2]
 8006cfc:	e7ab      	b.n	8006c56 <_malloc_r+0x22>
 8006cfe:	42a3      	cmp	r3, r4
 8006d00:	6862      	ldr	r2, [r4, #4]
 8006d02:	d1dd      	bne.n	8006cc0 <_malloc_r+0x8c>
 8006d04:	f8c8 2000 	str.w	r2, [r8]
 8006d08:	e7ec      	b.n	8006ce4 <_malloc_r+0xb0>
 8006d0a:	4623      	mov	r3, r4
 8006d0c:	6864      	ldr	r4, [r4, #4]
 8006d0e:	e7ac      	b.n	8006c6a <_malloc_r+0x36>
 8006d10:	4634      	mov	r4, r6
 8006d12:	6876      	ldr	r6, [r6, #4]
 8006d14:	e7b4      	b.n	8006c80 <_malloc_r+0x4c>
 8006d16:	4613      	mov	r3, r2
 8006d18:	e7cc      	b.n	8006cb4 <_malloc_r+0x80>
 8006d1a:	230c      	movs	r3, #12
 8006d1c:	603b      	str	r3, [r7, #0]
 8006d1e:	4638      	mov	r0, r7
 8006d20:	f000 f80e 	bl	8006d40 <__malloc_unlock>
 8006d24:	e797      	b.n	8006c56 <_malloc_r+0x22>
 8006d26:	6025      	str	r5, [r4, #0]
 8006d28:	e7dc      	b.n	8006ce4 <_malloc_r+0xb0>
 8006d2a:	605b      	str	r3, [r3, #4]
 8006d2c:	deff      	udf	#255	; 0xff
 8006d2e:	bf00      	nop
 8006d30:	20000470 	.word	0x20000470

08006d34 <__malloc_lock>:
 8006d34:	4801      	ldr	r0, [pc, #4]	; (8006d3c <__malloc_lock+0x8>)
 8006d36:	f7ff b88b 	b.w	8005e50 <__retarget_lock_acquire_recursive>
 8006d3a:	bf00      	nop
 8006d3c:	2000046c 	.word	0x2000046c

08006d40 <__malloc_unlock>:
 8006d40:	4801      	ldr	r0, [pc, #4]	; (8006d48 <__malloc_unlock+0x8>)
 8006d42:	f7ff b886 	b.w	8005e52 <__retarget_lock_release_recursive>
 8006d46:	bf00      	nop
 8006d48:	2000046c 	.word	0x2000046c

08006d4c <_Balloc>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	69c6      	ldr	r6, [r0, #28]
 8006d50:	4604      	mov	r4, r0
 8006d52:	460d      	mov	r5, r1
 8006d54:	b976      	cbnz	r6, 8006d74 <_Balloc+0x28>
 8006d56:	2010      	movs	r0, #16
 8006d58:	f7ff ff44 	bl	8006be4 <malloc>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	61e0      	str	r0, [r4, #28]
 8006d60:	b920      	cbnz	r0, 8006d6c <_Balloc+0x20>
 8006d62:	4b18      	ldr	r3, [pc, #96]	; (8006dc4 <_Balloc+0x78>)
 8006d64:	4818      	ldr	r0, [pc, #96]	; (8006dc8 <_Balloc+0x7c>)
 8006d66:	216b      	movs	r1, #107	; 0x6b
 8006d68:	f000 fe00 	bl	800796c <__assert_func>
 8006d6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d70:	6006      	str	r6, [r0, #0]
 8006d72:	60c6      	str	r6, [r0, #12]
 8006d74:	69e6      	ldr	r6, [r4, #28]
 8006d76:	68f3      	ldr	r3, [r6, #12]
 8006d78:	b183      	cbz	r3, 8006d9c <_Balloc+0x50>
 8006d7a:	69e3      	ldr	r3, [r4, #28]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d82:	b9b8      	cbnz	r0, 8006db4 <_Balloc+0x68>
 8006d84:	2101      	movs	r1, #1
 8006d86:	fa01 f605 	lsl.w	r6, r1, r5
 8006d8a:	1d72      	adds	r2, r6, #5
 8006d8c:	0092      	lsls	r2, r2, #2
 8006d8e:	4620      	mov	r0, r4
 8006d90:	f000 fe0a 	bl	80079a8 <_calloc_r>
 8006d94:	b160      	cbz	r0, 8006db0 <_Balloc+0x64>
 8006d96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d9a:	e00e      	b.n	8006dba <_Balloc+0x6e>
 8006d9c:	2221      	movs	r2, #33	; 0x21
 8006d9e:	2104      	movs	r1, #4
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fe01 	bl	80079a8 <_calloc_r>
 8006da6:	69e3      	ldr	r3, [r4, #28]
 8006da8:	60f0      	str	r0, [r6, #12]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e4      	bne.n	8006d7a <_Balloc+0x2e>
 8006db0:	2000      	movs	r0, #0
 8006db2:	bd70      	pop	{r4, r5, r6, pc}
 8006db4:	6802      	ldr	r2, [r0, #0]
 8006db6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006dba:	2300      	movs	r3, #0
 8006dbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006dc0:	e7f7      	b.n	8006db2 <_Balloc+0x66>
 8006dc2:	bf00      	nop
 8006dc4:	08007bbd 	.word	0x08007bbd
 8006dc8:	08007c3d 	.word	0x08007c3d

08006dcc <_Bfree>:
 8006dcc:	b570      	push	{r4, r5, r6, lr}
 8006dce:	69c6      	ldr	r6, [r0, #28]
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	b976      	cbnz	r6, 8006df4 <_Bfree+0x28>
 8006dd6:	2010      	movs	r0, #16
 8006dd8:	f7ff ff04 	bl	8006be4 <malloc>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	61e8      	str	r0, [r5, #28]
 8006de0:	b920      	cbnz	r0, 8006dec <_Bfree+0x20>
 8006de2:	4b09      	ldr	r3, [pc, #36]	; (8006e08 <_Bfree+0x3c>)
 8006de4:	4809      	ldr	r0, [pc, #36]	; (8006e0c <_Bfree+0x40>)
 8006de6:	218f      	movs	r1, #143	; 0x8f
 8006de8:	f000 fdc0 	bl	800796c <__assert_func>
 8006dec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006df0:	6006      	str	r6, [r0, #0]
 8006df2:	60c6      	str	r6, [r0, #12]
 8006df4:	b13c      	cbz	r4, 8006e06 <_Bfree+0x3a>
 8006df6:	69eb      	ldr	r3, [r5, #28]
 8006df8:	6862      	ldr	r2, [r4, #4]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e00:	6021      	str	r1, [r4, #0]
 8006e02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
 8006e08:	08007bbd 	.word	0x08007bbd
 8006e0c:	08007c3d 	.word	0x08007c3d

08006e10 <__multadd>:
 8006e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e14:	690d      	ldr	r5, [r1, #16]
 8006e16:	4607      	mov	r7, r0
 8006e18:	460c      	mov	r4, r1
 8006e1a:	461e      	mov	r6, r3
 8006e1c:	f101 0c14 	add.w	ip, r1, #20
 8006e20:	2000      	movs	r0, #0
 8006e22:	f8dc 3000 	ldr.w	r3, [ip]
 8006e26:	b299      	uxth	r1, r3
 8006e28:	fb02 6101 	mla	r1, r2, r1, r6
 8006e2c:	0c1e      	lsrs	r6, r3, #16
 8006e2e:	0c0b      	lsrs	r3, r1, #16
 8006e30:	fb02 3306 	mla	r3, r2, r6, r3
 8006e34:	b289      	uxth	r1, r1
 8006e36:	3001      	adds	r0, #1
 8006e38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e3c:	4285      	cmp	r5, r0
 8006e3e:	f84c 1b04 	str.w	r1, [ip], #4
 8006e42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e46:	dcec      	bgt.n	8006e22 <__multadd+0x12>
 8006e48:	b30e      	cbz	r6, 8006e8e <__multadd+0x7e>
 8006e4a:	68a3      	ldr	r3, [r4, #8]
 8006e4c:	42ab      	cmp	r3, r5
 8006e4e:	dc19      	bgt.n	8006e84 <__multadd+0x74>
 8006e50:	6861      	ldr	r1, [r4, #4]
 8006e52:	4638      	mov	r0, r7
 8006e54:	3101      	adds	r1, #1
 8006e56:	f7ff ff79 	bl	8006d4c <_Balloc>
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	b928      	cbnz	r0, 8006e6a <__multadd+0x5a>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	4b0c      	ldr	r3, [pc, #48]	; (8006e94 <__multadd+0x84>)
 8006e62:	480d      	ldr	r0, [pc, #52]	; (8006e98 <__multadd+0x88>)
 8006e64:	21ba      	movs	r1, #186	; 0xba
 8006e66:	f000 fd81 	bl	800796c <__assert_func>
 8006e6a:	6922      	ldr	r2, [r4, #16]
 8006e6c:	3202      	adds	r2, #2
 8006e6e:	f104 010c 	add.w	r1, r4, #12
 8006e72:	0092      	lsls	r2, r2, #2
 8006e74:	300c      	adds	r0, #12
 8006e76:	f000 fd6b 	bl	8007950 <memcpy>
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	f7ff ffa5 	bl	8006dcc <_Bfree>
 8006e82:	4644      	mov	r4, r8
 8006e84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e88:	3501      	adds	r5, #1
 8006e8a:	615e      	str	r6, [r3, #20]
 8006e8c:	6125      	str	r5, [r4, #16]
 8006e8e:	4620      	mov	r0, r4
 8006e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e94:	08007c2c 	.word	0x08007c2c
 8006e98:	08007c3d 	.word	0x08007c3d

08006e9c <__hi0bits>:
 8006e9c:	0c03      	lsrs	r3, r0, #16
 8006e9e:	041b      	lsls	r3, r3, #16
 8006ea0:	b9d3      	cbnz	r3, 8006ed8 <__hi0bits+0x3c>
 8006ea2:	0400      	lsls	r0, r0, #16
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006eaa:	bf04      	itt	eq
 8006eac:	0200      	lsleq	r0, r0, #8
 8006eae:	3308      	addeq	r3, #8
 8006eb0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006eb4:	bf04      	itt	eq
 8006eb6:	0100      	lsleq	r0, r0, #4
 8006eb8:	3304      	addeq	r3, #4
 8006eba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006ebe:	bf04      	itt	eq
 8006ec0:	0080      	lsleq	r0, r0, #2
 8006ec2:	3302      	addeq	r3, #2
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	db05      	blt.n	8006ed4 <__hi0bits+0x38>
 8006ec8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006ecc:	f103 0301 	add.w	r3, r3, #1
 8006ed0:	bf08      	it	eq
 8006ed2:	2320      	moveq	r3, #32
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	4770      	bx	lr
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e7e4      	b.n	8006ea6 <__hi0bits+0xa>

08006edc <__lo0bits>:
 8006edc:	6803      	ldr	r3, [r0, #0]
 8006ede:	f013 0207 	ands.w	r2, r3, #7
 8006ee2:	d00c      	beq.n	8006efe <__lo0bits+0x22>
 8006ee4:	07d9      	lsls	r1, r3, #31
 8006ee6:	d422      	bmi.n	8006f2e <__lo0bits+0x52>
 8006ee8:	079a      	lsls	r2, r3, #30
 8006eea:	bf49      	itett	mi
 8006eec:	085b      	lsrmi	r3, r3, #1
 8006eee:	089b      	lsrpl	r3, r3, #2
 8006ef0:	6003      	strmi	r3, [r0, #0]
 8006ef2:	2201      	movmi	r2, #1
 8006ef4:	bf5c      	itt	pl
 8006ef6:	6003      	strpl	r3, [r0, #0]
 8006ef8:	2202      	movpl	r2, #2
 8006efa:	4610      	mov	r0, r2
 8006efc:	4770      	bx	lr
 8006efe:	b299      	uxth	r1, r3
 8006f00:	b909      	cbnz	r1, 8006f06 <__lo0bits+0x2a>
 8006f02:	0c1b      	lsrs	r3, r3, #16
 8006f04:	2210      	movs	r2, #16
 8006f06:	b2d9      	uxtb	r1, r3
 8006f08:	b909      	cbnz	r1, 8006f0e <__lo0bits+0x32>
 8006f0a:	3208      	adds	r2, #8
 8006f0c:	0a1b      	lsrs	r3, r3, #8
 8006f0e:	0719      	lsls	r1, r3, #28
 8006f10:	bf04      	itt	eq
 8006f12:	091b      	lsreq	r3, r3, #4
 8006f14:	3204      	addeq	r2, #4
 8006f16:	0799      	lsls	r1, r3, #30
 8006f18:	bf04      	itt	eq
 8006f1a:	089b      	lsreq	r3, r3, #2
 8006f1c:	3202      	addeq	r2, #2
 8006f1e:	07d9      	lsls	r1, r3, #31
 8006f20:	d403      	bmi.n	8006f2a <__lo0bits+0x4e>
 8006f22:	085b      	lsrs	r3, r3, #1
 8006f24:	f102 0201 	add.w	r2, r2, #1
 8006f28:	d003      	beq.n	8006f32 <__lo0bits+0x56>
 8006f2a:	6003      	str	r3, [r0, #0]
 8006f2c:	e7e5      	b.n	8006efa <__lo0bits+0x1e>
 8006f2e:	2200      	movs	r2, #0
 8006f30:	e7e3      	b.n	8006efa <__lo0bits+0x1e>
 8006f32:	2220      	movs	r2, #32
 8006f34:	e7e1      	b.n	8006efa <__lo0bits+0x1e>
	...

08006f38 <__i2b>:
 8006f38:	b510      	push	{r4, lr}
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	f7ff ff05 	bl	8006d4c <_Balloc>
 8006f42:	4602      	mov	r2, r0
 8006f44:	b928      	cbnz	r0, 8006f52 <__i2b+0x1a>
 8006f46:	4b05      	ldr	r3, [pc, #20]	; (8006f5c <__i2b+0x24>)
 8006f48:	4805      	ldr	r0, [pc, #20]	; (8006f60 <__i2b+0x28>)
 8006f4a:	f240 1145 	movw	r1, #325	; 0x145
 8006f4e:	f000 fd0d 	bl	800796c <__assert_func>
 8006f52:	2301      	movs	r3, #1
 8006f54:	6144      	str	r4, [r0, #20]
 8006f56:	6103      	str	r3, [r0, #16]
 8006f58:	bd10      	pop	{r4, pc}
 8006f5a:	bf00      	nop
 8006f5c:	08007c2c 	.word	0x08007c2c
 8006f60:	08007c3d 	.word	0x08007c3d

08006f64 <__multiply>:
 8006f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f68:	4691      	mov	r9, r2
 8006f6a:	690a      	ldr	r2, [r1, #16]
 8006f6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	bfb8      	it	lt
 8006f74:	460b      	movlt	r3, r1
 8006f76:	460c      	mov	r4, r1
 8006f78:	bfbc      	itt	lt
 8006f7a:	464c      	movlt	r4, r9
 8006f7c:	4699      	movlt	r9, r3
 8006f7e:	6927      	ldr	r7, [r4, #16]
 8006f80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f84:	68a3      	ldr	r3, [r4, #8]
 8006f86:	6861      	ldr	r1, [r4, #4]
 8006f88:	eb07 060a 	add.w	r6, r7, sl
 8006f8c:	42b3      	cmp	r3, r6
 8006f8e:	b085      	sub	sp, #20
 8006f90:	bfb8      	it	lt
 8006f92:	3101      	addlt	r1, #1
 8006f94:	f7ff feda 	bl	8006d4c <_Balloc>
 8006f98:	b930      	cbnz	r0, 8006fa8 <__multiply+0x44>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	4b44      	ldr	r3, [pc, #272]	; (80070b0 <__multiply+0x14c>)
 8006f9e:	4845      	ldr	r0, [pc, #276]	; (80070b4 <__multiply+0x150>)
 8006fa0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006fa4:	f000 fce2 	bl	800796c <__assert_func>
 8006fa8:	f100 0514 	add.w	r5, r0, #20
 8006fac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006fb0:	462b      	mov	r3, r5
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	4543      	cmp	r3, r8
 8006fb6:	d321      	bcc.n	8006ffc <__multiply+0x98>
 8006fb8:	f104 0314 	add.w	r3, r4, #20
 8006fbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006fc0:	f109 0314 	add.w	r3, r9, #20
 8006fc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006fc8:	9202      	str	r2, [sp, #8]
 8006fca:	1b3a      	subs	r2, r7, r4
 8006fcc:	3a15      	subs	r2, #21
 8006fce:	f022 0203 	bic.w	r2, r2, #3
 8006fd2:	3204      	adds	r2, #4
 8006fd4:	f104 0115 	add.w	r1, r4, #21
 8006fd8:	428f      	cmp	r7, r1
 8006fda:	bf38      	it	cc
 8006fdc:	2204      	movcc	r2, #4
 8006fde:	9201      	str	r2, [sp, #4]
 8006fe0:	9a02      	ldr	r2, [sp, #8]
 8006fe2:	9303      	str	r3, [sp, #12]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d80c      	bhi.n	8007002 <__multiply+0x9e>
 8006fe8:	2e00      	cmp	r6, #0
 8006fea:	dd03      	ble.n	8006ff4 <__multiply+0x90>
 8006fec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d05b      	beq.n	80070ac <__multiply+0x148>
 8006ff4:	6106      	str	r6, [r0, #16]
 8006ff6:	b005      	add	sp, #20
 8006ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffc:	f843 2b04 	str.w	r2, [r3], #4
 8007000:	e7d8      	b.n	8006fb4 <__multiply+0x50>
 8007002:	f8b3 a000 	ldrh.w	sl, [r3]
 8007006:	f1ba 0f00 	cmp.w	sl, #0
 800700a:	d024      	beq.n	8007056 <__multiply+0xf2>
 800700c:	f104 0e14 	add.w	lr, r4, #20
 8007010:	46a9      	mov	r9, r5
 8007012:	f04f 0c00 	mov.w	ip, #0
 8007016:	f85e 2b04 	ldr.w	r2, [lr], #4
 800701a:	f8d9 1000 	ldr.w	r1, [r9]
 800701e:	fa1f fb82 	uxth.w	fp, r2
 8007022:	b289      	uxth	r1, r1
 8007024:	fb0a 110b 	mla	r1, sl, fp, r1
 8007028:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800702c:	f8d9 2000 	ldr.w	r2, [r9]
 8007030:	4461      	add	r1, ip
 8007032:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007036:	fb0a c20b 	mla	r2, sl, fp, ip
 800703a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800703e:	b289      	uxth	r1, r1
 8007040:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007044:	4577      	cmp	r7, lr
 8007046:	f849 1b04 	str.w	r1, [r9], #4
 800704a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800704e:	d8e2      	bhi.n	8007016 <__multiply+0xb2>
 8007050:	9a01      	ldr	r2, [sp, #4]
 8007052:	f845 c002 	str.w	ip, [r5, r2]
 8007056:	9a03      	ldr	r2, [sp, #12]
 8007058:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800705c:	3304      	adds	r3, #4
 800705e:	f1b9 0f00 	cmp.w	r9, #0
 8007062:	d021      	beq.n	80070a8 <__multiply+0x144>
 8007064:	6829      	ldr	r1, [r5, #0]
 8007066:	f104 0c14 	add.w	ip, r4, #20
 800706a:	46ae      	mov	lr, r5
 800706c:	f04f 0a00 	mov.w	sl, #0
 8007070:	f8bc b000 	ldrh.w	fp, [ip]
 8007074:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007078:	fb09 220b 	mla	r2, r9, fp, r2
 800707c:	4452      	add	r2, sl
 800707e:	b289      	uxth	r1, r1
 8007080:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007084:	f84e 1b04 	str.w	r1, [lr], #4
 8007088:	f85c 1b04 	ldr.w	r1, [ip], #4
 800708c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007090:	f8be 1000 	ldrh.w	r1, [lr]
 8007094:	fb09 110a 	mla	r1, r9, sl, r1
 8007098:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800709c:	4567      	cmp	r7, ip
 800709e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80070a2:	d8e5      	bhi.n	8007070 <__multiply+0x10c>
 80070a4:	9a01      	ldr	r2, [sp, #4]
 80070a6:	50a9      	str	r1, [r5, r2]
 80070a8:	3504      	adds	r5, #4
 80070aa:	e799      	b.n	8006fe0 <__multiply+0x7c>
 80070ac:	3e01      	subs	r6, #1
 80070ae:	e79b      	b.n	8006fe8 <__multiply+0x84>
 80070b0:	08007c2c 	.word	0x08007c2c
 80070b4:	08007c3d 	.word	0x08007c3d

080070b8 <__pow5mult>:
 80070b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070bc:	4615      	mov	r5, r2
 80070be:	f012 0203 	ands.w	r2, r2, #3
 80070c2:	4606      	mov	r6, r0
 80070c4:	460f      	mov	r7, r1
 80070c6:	d007      	beq.n	80070d8 <__pow5mult+0x20>
 80070c8:	4c25      	ldr	r4, [pc, #148]	; (8007160 <__pow5mult+0xa8>)
 80070ca:	3a01      	subs	r2, #1
 80070cc:	2300      	movs	r3, #0
 80070ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070d2:	f7ff fe9d 	bl	8006e10 <__multadd>
 80070d6:	4607      	mov	r7, r0
 80070d8:	10ad      	asrs	r5, r5, #2
 80070da:	d03d      	beq.n	8007158 <__pow5mult+0xa0>
 80070dc:	69f4      	ldr	r4, [r6, #28]
 80070de:	b97c      	cbnz	r4, 8007100 <__pow5mult+0x48>
 80070e0:	2010      	movs	r0, #16
 80070e2:	f7ff fd7f 	bl	8006be4 <malloc>
 80070e6:	4602      	mov	r2, r0
 80070e8:	61f0      	str	r0, [r6, #28]
 80070ea:	b928      	cbnz	r0, 80070f8 <__pow5mult+0x40>
 80070ec:	4b1d      	ldr	r3, [pc, #116]	; (8007164 <__pow5mult+0xac>)
 80070ee:	481e      	ldr	r0, [pc, #120]	; (8007168 <__pow5mult+0xb0>)
 80070f0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80070f4:	f000 fc3a 	bl	800796c <__assert_func>
 80070f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070fc:	6004      	str	r4, [r0, #0]
 80070fe:	60c4      	str	r4, [r0, #12]
 8007100:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007104:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007108:	b94c      	cbnz	r4, 800711e <__pow5mult+0x66>
 800710a:	f240 2171 	movw	r1, #625	; 0x271
 800710e:	4630      	mov	r0, r6
 8007110:	f7ff ff12 	bl	8006f38 <__i2b>
 8007114:	2300      	movs	r3, #0
 8007116:	f8c8 0008 	str.w	r0, [r8, #8]
 800711a:	4604      	mov	r4, r0
 800711c:	6003      	str	r3, [r0, #0]
 800711e:	f04f 0900 	mov.w	r9, #0
 8007122:	07eb      	lsls	r3, r5, #31
 8007124:	d50a      	bpl.n	800713c <__pow5mult+0x84>
 8007126:	4639      	mov	r1, r7
 8007128:	4622      	mov	r2, r4
 800712a:	4630      	mov	r0, r6
 800712c:	f7ff ff1a 	bl	8006f64 <__multiply>
 8007130:	4639      	mov	r1, r7
 8007132:	4680      	mov	r8, r0
 8007134:	4630      	mov	r0, r6
 8007136:	f7ff fe49 	bl	8006dcc <_Bfree>
 800713a:	4647      	mov	r7, r8
 800713c:	106d      	asrs	r5, r5, #1
 800713e:	d00b      	beq.n	8007158 <__pow5mult+0xa0>
 8007140:	6820      	ldr	r0, [r4, #0]
 8007142:	b938      	cbnz	r0, 8007154 <__pow5mult+0x9c>
 8007144:	4622      	mov	r2, r4
 8007146:	4621      	mov	r1, r4
 8007148:	4630      	mov	r0, r6
 800714a:	f7ff ff0b 	bl	8006f64 <__multiply>
 800714e:	6020      	str	r0, [r4, #0]
 8007150:	f8c0 9000 	str.w	r9, [r0]
 8007154:	4604      	mov	r4, r0
 8007156:	e7e4      	b.n	8007122 <__pow5mult+0x6a>
 8007158:	4638      	mov	r0, r7
 800715a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800715e:	bf00      	nop
 8007160:	08007d88 	.word	0x08007d88
 8007164:	08007bbd 	.word	0x08007bbd
 8007168:	08007c3d 	.word	0x08007c3d

0800716c <__lshift>:
 800716c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007170:	460c      	mov	r4, r1
 8007172:	6849      	ldr	r1, [r1, #4]
 8007174:	6923      	ldr	r3, [r4, #16]
 8007176:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800717a:	68a3      	ldr	r3, [r4, #8]
 800717c:	4607      	mov	r7, r0
 800717e:	4691      	mov	r9, r2
 8007180:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007184:	f108 0601 	add.w	r6, r8, #1
 8007188:	42b3      	cmp	r3, r6
 800718a:	db0b      	blt.n	80071a4 <__lshift+0x38>
 800718c:	4638      	mov	r0, r7
 800718e:	f7ff fddd 	bl	8006d4c <_Balloc>
 8007192:	4605      	mov	r5, r0
 8007194:	b948      	cbnz	r0, 80071aa <__lshift+0x3e>
 8007196:	4602      	mov	r2, r0
 8007198:	4b28      	ldr	r3, [pc, #160]	; (800723c <__lshift+0xd0>)
 800719a:	4829      	ldr	r0, [pc, #164]	; (8007240 <__lshift+0xd4>)
 800719c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80071a0:	f000 fbe4 	bl	800796c <__assert_func>
 80071a4:	3101      	adds	r1, #1
 80071a6:	005b      	lsls	r3, r3, #1
 80071a8:	e7ee      	b.n	8007188 <__lshift+0x1c>
 80071aa:	2300      	movs	r3, #0
 80071ac:	f100 0114 	add.w	r1, r0, #20
 80071b0:	f100 0210 	add.w	r2, r0, #16
 80071b4:	4618      	mov	r0, r3
 80071b6:	4553      	cmp	r3, sl
 80071b8:	db33      	blt.n	8007222 <__lshift+0xb6>
 80071ba:	6920      	ldr	r0, [r4, #16]
 80071bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071c0:	f104 0314 	add.w	r3, r4, #20
 80071c4:	f019 091f 	ands.w	r9, r9, #31
 80071c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071d0:	d02b      	beq.n	800722a <__lshift+0xbe>
 80071d2:	f1c9 0e20 	rsb	lr, r9, #32
 80071d6:	468a      	mov	sl, r1
 80071d8:	2200      	movs	r2, #0
 80071da:	6818      	ldr	r0, [r3, #0]
 80071dc:	fa00 f009 	lsl.w	r0, r0, r9
 80071e0:	4310      	orrs	r0, r2
 80071e2:	f84a 0b04 	str.w	r0, [sl], #4
 80071e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ea:	459c      	cmp	ip, r3
 80071ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80071f0:	d8f3      	bhi.n	80071da <__lshift+0x6e>
 80071f2:	ebac 0304 	sub.w	r3, ip, r4
 80071f6:	3b15      	subs	r3, #21
 80071f8:	f023 0303 	bic.w	r3, r3, #3
 80071fc:	3304      	adds	r3, #4
 80071fe:	f104 0015 	add.w	r0, r4, #21
 8007202:	4584      	cmp	ip, r0
 8007204:	bf38      	it	cc
 8007206:	2304      	movcc	r3, #4
 8007208:	50ca      	str	r2, [r1, r3]
 800720a:	b10a      	cbz	r2, 8007210 <__lshift+0xa4>
 800720c:	f108 0602 	add.w	r6, r8, #2
 8007210:	3e01      	subs	r6, #1
 8007212:	4638      	mov	r0, r7
 8007214:	612e      	str	r6, [r5, #16]
 8007216:	4621      	mov	r1, r4
 8007218:	f7ff fdd8 	bl	8006dcc <_Bfree>
 800721c:	4628      	mov	r0, r5
 800721e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007222:	f842 0f04 	str.w	r0, [r2, #4]!
 8007226:	3301      	adds	r3, #1
 8007228:	e7c5      	b.n	80071b6 <__lshift+0x4a>
 800722a:	3904      	subs	r1, #4
 800722c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007230:	f841 2f04 	str.w	r2, [r1, #4]!
 8007234:	459c      	cmp	ip, r3
 8007236:	d8f9      	bhi.n	800722c <__lshift+0xc0>
 8007238:	e7ea      	b.n	8007210 <__lshift+0xa4>
 800723a:	bf00      	nop
 800723c:	08007c2c 	.word	0x08007c2c
 8007240:	08007c3d 	.word	0x08007c3d

08007244 <__mcmp>:
 8007244:	b530      	push	{r4, r5, lr}
 8007246:	6902      	ldr	r2, [r0, #16]
 8007248:	690c      	ldr	r4, [r1, #16]
 800724a:	1b12      	subs	r2, r2, r4
 800724c:	d10e      	bne.n	800726c <__mcmp+0x28>
 800724e:	f100 0314 	add.w	r3, r0, #20
 8007252:	3114      	adds	r1, #20
 8007254:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007258:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800725c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007260:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007264:	42a5      	cmp	r5, r4
 8007266:	d003      	beq.n	8007270 <__mcmp+0x2c>
 8007268:	d305      	bcc.n	8007276 <__mcmp+0x32>
 800726a:	2201      	movs	r2, #1
 800726c:	4610      	mov	r0, r2
 800726e:	bd30      	pop	{r4, r5, pc}
 8007270:	4283      	cmp	r3, r0
 8007272:	d3f3      	bcc.n	800725c <__mcmp+0x18>
 8007274:	e7fa      	b.n	800726c <__mcmp+0x28>
 8007276:	f04f 32ff 	mov.w	r2, #4294967295
 800727a:	e7f7      	b.n	800726c <__mcmp+0x28>

0800727c <__mdiff>:
 800727c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007280:	460c      	mov	r4, r1
 8007282:	4606      	mov	r6, r0
 8007284:	4611      	mov	r1, r2
 8007286:	4620      	mov	r0, r4
 8007288:	4690      	mov	r8, r2
 800728a:	f7ff ffdb 	bl	8007244 <__mcmp>
 800728e:	1e05      	subs	r5, r0, #0
 8007290:	d110      	bne.n	80072b4 <__mdiff+0x38>
 8007292:	4629      	mov	r1, r5
 8007294:	4630      	mov	r0, r6
 8007296:	f7ff fd59 	bl	8006d4c <_Balloc>
 800729a:	b930      	cbnz	r0, 80072aa <__mdiff+0x2e>
 800729c:	4b3a      	ldr	r3, [pc, #232]	; (8007388 <__mdiff+0x10c>)
 800729e:	4602      	mov	r2, r0
 80072a0:	f240 2137 	movw	r1, #567	; 0x237
 80072a4:	4839      	ldr	r0, [pc, #228]	; (800738c <__mdiff+0x110>)
 80072a6:	f000 fb61 	bl	800796c <__assert_func>
 80072aa:	2301      	movs	r3, #1
 80072ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b4:	bfa4      	itt	ge
 80072b6:	4643      	movge	r3, r8
 80072b8:	46a0      	movge	r8, r4
 80072ba:	4630      	mov	r0, r6
 80072bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80072c0:	bfa6      	itte	ge
 80072c2:	461c      	movge	r4, r3
 80072c4:	2500      	movge	r5, #0
 80072c6:	2501      	movlt	r5, #1
 80072c8:	f7ff fd40 	bl	8006d4c <_Balloc>
 80072cc:	b920      	cbnz	r0, 80072d8 <__mdiff+0x5c>
 80072ce:	4b2e      	ldr	r3, [pc, #184]	; (8007388 <__mdiff+0x10c>)
 80072d0:	4602      	mov	r2, r0
 80072d2:	f240 2145 	movw	r1, #581	; 0x245
 80072d6:	e7e5      	b.n	80072a4 <__mdiff+0x28>
 80072d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80072dc:	6926      	ldr	r6, [r4, #16]
 80072de:	60c5      	str	r5, [r0, #12]
 80072e0:	f104 0914 	add.w	r9, r4, #20
 80072e4:	f108 0514 	add.w	r5, r8, #20
 80072e8:	f100 0e14 	add.w	lr, r0, #20
 80072ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80072f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80072f4:	f108 0210 	add.w	r2, r8, #16
 80072f8:	46f2      	mov	sl, lr
 80072fa:	2100      	movs	r1, #0
 80072fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8007300:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007304:	fa11 f88b 	uxtah	r8, r1, fp
 8007308:	b299      	uxth	r1, r3
 800730a:	0c1b      	lsrs	r3, r3, #16
 800730c:	eba8 0801 	sub.w	r8, r8, r1
 8007310:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007314:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007318:	fa1f f888 	uxth.w	r8, r8
 800731c:	1419      	asrs	r1, r3, #16
 800731e:	454e      	cmp	r6, r9
 8007320:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007324:	f84a 3b04 	str.w	r3, [sl], #4
 8007328:	d8e8      	bhi.n	80072fc <__mdiff+0x80>
 800732a:	1b33      	subs	r3, r6, r4
 800732c:	3b15      	subs	r3, #21
 800732e:	f023 0303 	bic.w	r3, r3, #3
 8007332:	3304      	adds	r3, #4
 8007334:	3415      	adds	r4, #21
 8007336:	42a6      	cmp	r6, r4
 8007338:	bf38      	it	cc
 800733a:	2304      	movcc	r3, #4
 800733c:	441d      	add	r5, r3
 800733e:	4473      	add	r3, lr
 8007340:	469e      	mov	lr, r3
 8007342:	462e      	mov	r6, r5
 8007344:	4566      	cmp	r6, ip
 8007346:	d30e      	bcc.n	8007366 <__mdiff+0xea>
 8007348:	f10c 0203 	add.w	r2, ip, #3
 800734c:	1b52      	subs	r2, r2, r5
 800734e:	f022 0203 	bic.w	r2, r2, #3
 8007352:	3d03      	subs	r5, #3
 8007354:	45ac      	cmp	ip, r5
 8007356:	bf38      	it	cc
 8007358:	2200      	movcc	r2, #0
 800735a:	4413      	add	r3, r2
 800735c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007360:	b17a      	cbz	r2, 8007382 <__mdiff+0x106>
 8007362:	6107      	str	r7, [r0, #16]
 8007364:	e7a4      	b.n	80072b0 <__mdiff+0x34>
 8007366:	f856 8b04 	ldr.w	r8, [r6], #4
 800736a:	fa11 f288 	uxtah	r2, r1, r8
 800736e:	1414      	asrs	r4, r2, #16
 8007370:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007374:	b292      	uxth	r2, r2
 8007376:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800737a:	f84e 2b04 	str.w	r2, [lr], #4
 800737e:	1421      	asrs	r1, r4, #16
 8007380:	e7e0      	b.n	8007344 <__mdiff+0xc8>
 8007382:	3f01      	subs	r7, #1
 8007384:	e7ea      	b.n	800735c <__mdiff+0xe0>
 8007386:	bf00      	nop
 8007388:	08007c2c 	.word	0x08007c2c
 800738c:	08007c3d 	.word	0x08007c3d

08007390 <__d2b>:
 8007390:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007394:	460f      	mov	r7, r1
 8007396:	2101      	movs	r1, #1
 8007398:	ec59 8b10 	vmov	r8, r9, d0
 800739c:	4616      	mov	r6, r2
 800739e:	f7ff fcd5 	bl	8006d4c <_Balloc>
 80073a2:	4604      	mov	r4, r0
 80073a4:	b930      	cbnz	r0, 80073b4 <__d2b+0x24>
 80073a6:	4602      	mov	r2, r0
 80073a8:	4b24      	ldr	r3, [pc, #144]	; (800743c <__d2b+0xac>)
 80073aa:	4825      	ldr	r0, [pc, #148]	; (8007440 <__d2b+0xb0>)
 80073ac:	f240 310f 	movw	r1, #783	; 0x30f
 80073b0:	f000 fadc 	bl	800796c <__assert_func>
 80073b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80073b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073bc:	bb2d      	cbnz	r5, 800740a <__d2b+0x7a>
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	f1b8 0300 	subs.w	r3, r8, #0
 80073c4:	d026      	beq.n	8007414 <__d2b+0x84>
 80073c6:	4668      	mov	r0, sp
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	f7ff fd87 	bl	8006edc <__lo0bits>
 80073ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073d2:	b1e8      	cbz	r0, 8007410 <__d2b+0x80>
 80073d4:	f1c0 0320 	rsb	r3, r0, #32
 80073d8:	fa02 f303 	lsl.w	r3, r2, r3
 80073dc:	430b      	orrs	r3, r1
 80073de:	40c2      	lsrs	r2, r0
 80073e0:	6163      	str	r3, [r4, #20]
 80073e2:	9201      	str	r2, [sp, #4]
 80073e4:	9b01      	ldr	r3, [sp, #4]
 80073e6:	61a3      	str	r3, [r4, #24]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	bf14      	ite	ne
 80073ec:	2202      	movne	r2, #2
 80073ee:	2201      	moveq	r2, #1
 80073f0:	6122      	str	r2, [r4, #16]
 80073f2:	b1bd      	cbz	r5, 8007424 <__d2b+0x94>
 80073f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80073f8:	4405      	add	r5, r0
 80073fa:	603d      	str	r5, [r7, #0]
 80073fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007400:	6030      	str	r0, [r6, #0]
 8007402:	4620      	mov	r0, r4
 8007404:	b003      	add	sp, #12
 8007406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800740a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800740e:	e7d6      	b.n	80073be <__d2b+0x2e>
 8007410:	6161      	str	r1, [r4, #20]
 8007412:	e7e7      	b.n	80073e4 <__d2b+0x54>
 8007414:	a801      	add	r0, sp, #4
 8007416:	f7ff fd61 	bl	8006edc <__lo0bits>
 800741a:	9b01      	ldr	r3, [sp, #4]
 800741c:	6163      	str	r3, [r4, #20]
 800741e:	3020      	adds	r0, #32
 8007420:	2201      	movs	r2, #1
 8007422:	e7e5      	b.n	80073f0 <__d2b+0x60>
 8007424:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007428:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800742c:	6038      	str	r0, [r7, #0]
 800742e:	6918      	ldr	r0, [r3, #16]
 8007430:	f7ff fd34 	bl	8006e9c <__hi0bits>
 8007434:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007438:	e7e2      	b.n	8007400 <__d2b+0x70>
 800743a:	bf00      	nop
 800743c:	08007c2c 	.word	0x08007c2c
 8007440:	08007c3d 	.word	0x08007c3d

08007444 <__sfputc_r>:
 8007444:	6893      	ldr	r3, [r2, #8]
 8007446:	3b01      	subs	r3, #1
 8007448:	2b00      	cmp	r3, #0
 800744a:	b410      	push	{r4}
 800744c:	6093      	str	r3, [r2, #8]
 800744e:	da08      	bge.n	8007462 <__sfputc_r+0x1e>
 8007450:	6994      	ldr	r4, [r2, #24]
 8007452:	42a3      	cmp	r3, r4
 8007454:	db01      	blt.n	800745a <__sfputc_r+0x16>
 8007456:	290a      	cmp	r1, #10
 8007458:	d103      	bne.n	8007462 <__sfputc_r+0x1e>
 800745a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800745e:	f7fe bbe6 	b.w	8005c2e <__swbuf_r>
 8007462:	6813      	ldr	r3, [r2, #0]
 8007464:	1c58      	adds	r0, r3, #1
 8007466:	6010      	str	r0, [r2, #0]
 8007468:	7019      	strb	r1, [r3, #0]
 800746a:	4608      	mov	r0, r1
 800746c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007470:	4770      	bx	lr

08007472 <__sfputs_r>:
 8007472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007474:	4606      	mov	r6, r0
 8007476:	460f      	mov	r7, r1
 8007478:	4614      	mov	r4, r2
 800747a:	18d5      	adds	r5, r2, r3
 800747c:	42ac      	cmp	r4, r5
 800747e:	d101      	bne.n	8007484 <__sfputs_r+0x12>
 8007480:	2000      	movs	r0, #0
 8007482:	e007      	b.n	8007494 <__sfputs_r+0x22>
 8007484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007488:	463a      	mov	r2, r7
 800748a:	4630      	mov	r0, r6
 800748c:	f7ff ffda 	bl	8007444 <__sfputc_r>
 8007490:	1c43      	adds	r3, r0, #1
 8007492:	d1f3      	bne.n	800747c <__sfputs_r+0xa>
 8007494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007498 <_vfiprintf_r>:
 8007498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800749c:	460d      	mov	r5, r1
 800749e:	b09d      	sub	sp, #116	; 0x74
 80074a0:	4614      	mov	r4, r2
 80074a2:	4698      	mov	r8, r3
 80074a4:	4606      	mov	r6, r0
 80074a6:	b118      	cbz	r0, 80074b0 <_vfiprintf_r+0x18>
 80074a8:	6a03      	ldr	r3, [r0, #32]
 80074aa:	b90b      	cbnz	r3, 80074b0 <_vfiprintf_r+0x18>
 80074ac:	f7fe fad8 	bl	8005a60 <__sinit>
 80074b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074b2:	07d9      	lsls	r1, r3, #31
 80074b4:	d405      	bmi.n	80074c2 <_vfiprintf_r+0x2a>
 80074b6:	89ab      	ldrh	r3, [r5, #12]
 80074b8:	059a      	lsls	r2, r3, #22
 80074ba:	d402      	bmi.n	80074c2 <_vfiprintf_r+0x2a>
 80074bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074be:	f7fe fcc7 	bl	8005e50 <__retarget_lock_acquire_recursive>
 80074c2:	89ab      	ldrh	r3, [r5, #12]
 80074c4:	071b      	lsls	r3, r3, #28
 80074c6:	d501      	bpl.n	80074cc <_vfiprintf_r+0x34>
 80074c8:	692b      	ldr	r3, [r5, #16]
 80074ca:	b99b      	cbnz	r3, 80074f4 <_vfiprintf_r+0x5c>
 80074cc:	4629      	mov	r1, r5
 80074ce:	4630      	mov	r0, r6
 80074d0:	f7fe fbea 	bl	8005ca8 <__swsetup_r>
 80074d4:	b170      	cbz	r0, 80074f4 <_vfiprintf_r+0x5c>
 80074d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074d8:	07dc      	lsls	r4, r3, #31
 80074da:	d504      	bpl.n	80074e6 <_vfiprintf_r+0x4e>
 80074dc:	f04f 30ff 	mov.w	r0, #4294967295
 80074e0:	b01d      	add	sp, #116	; 0x74
 80074e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e6:	89ab      	ldrh	r3, [r5, #12]
 80074e8:	0598      	lsls	r0, r3, #22
 80074ea:	d4f7      	bmi.n	80074dc <_vfiprintf_r+0x44>
 80074ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074ee:	f7fe fcb0 	bl	8005e52 <__retarget_lock_release_recursive>
 80074f2:	e7f3      	b.n	80074dc <_vfiprintf_r+0x44>
 80074f4:	2300      	movs	r3, #0
 80074f6:	9309      	str	r3, [sp, #36]	; 0x24
 80074f8:	2320      	movs	r3, #32
 80074fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007502:	2330      	movs	r3, #48	; 0x30
 8007504:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80076b8 <_vfiprintf_r+0x220>
 8007508:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800750c:	f04f 0901 	mov.w	r9, #1
 8007510:	4623      	mov	r3, r4
 8007512:	469a      	mov	sl, r3
 8007514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007518:	b10a      	cbz	r2, 800751e <_vfiprintf_r+0x86>
 800751a:	2a25      	cmp	r2, #37	; 0x25
 800751c:	d1f9      	bne.n	8007512 <_vfiprintf_r+0x7a>
 800751e:	ebba 0b04 	subs.w	fp, sl, r4
 8007522:	d00b      	beq.n	800753c <_vfiprintf_r+0xa4>
 8007524:	465b      	mov	r3, fp
 8007526:	4622      	mov	r2, r4
 8007528:	4629      	mov	r1, r5
 800752a:	4630      	mov	r0, r6
 800752c:	f7ff ffa1 	bl	8007472 <__sfputs_r>
 8007530:	3001      	adds	r0, #1
 8007532:	f000 80a9 	beq.w	8007688 <_vfiprintf_r+0x1f0>
 8007536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007538:	445a      	add	r2, fp
 800753a:	9209      	str	r2, [sp, #36]	; 0x24
 800753c:	f89a 3000 	ldrb.w	r3, [sl]
 8007540:	2b00      	cmp	r3, #0
 8007542:	f000 80a1 	beq.w	8007688 <_vfiprintf_r+0x1f0>
 8007546:	2300      	movs	r3, #0
 8007548:	f04f 32ff 	mov.w	r2, #4294967295
 800754c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007550:	f10a 0a01 	add.w	sl, sl, #1
 8007554:	9304      	str	r3, [sp, #16]
 8007556:	9307      	str	r3, [sp, #28]
 8007558:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800755c:	931a      	str	r3, [sp, #104]	; 0x68
 800755e:	4654      	mov	r4, sl
 8007560:	2205      	movs	r2, #5
 8007562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007566:	4854      	ldr	r0, [pc, #336]	; (80076b8 <_vfiprintf_r+0x220>)
 8007568:	f7f8 fe5a 	bl	8000220 <memchr>
 800756c:	9a04      	ldr	r2, [sp, #16]
 800756e:	b9d8      	cbnz	r0, 80075a8 <_vfiprintf_r+0x110>
 8007570:	06d1      	lsls	r1, r2, #27
 8007572:	bf44      	itt	mi
 8007574:	2320      	movmi	r3, #32
 8007576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800757a:	0713      	lsls	r3, r2, #28
 800757c:	bf44      	itt	mi
 800757e:	232b      	movmi	r3, #43	; 0x2b
 8007580:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007584:	f89a 3000 	ldrb.w	r3, [sl]
 8007588:	2b2a      	cmp	r3, #42	; 0x2a
 800758a:	d015      	beq.n	80075b8 <_vfiprintf_r+0x120>
 800758c:	9a07      	ldr	r2, [sp, #28]
 800758e:	4654      	mov	r4, sl
 8007590:	2000      	movs	r0, #0
 8007592:	f04f 0c0a 	mov.w	ip, #10
 8007596:	4621      	mov	r1, r4
 8007598:	f811 3b01 	ldrb.w	r3, [r1], #1
 800759c:	3b30      	subs	r3, #48	; 0x30
 800759e:	2b09      	cmp	r3, #9
 80075a0:	d94d      	bls.n	800763e <_vfiprintf_r+0x1a6>
 80075a2:	b1b0      	cbz	r0, 80075d2 <_vfiprintf_r+0x13a>
 80075a4:	9207      	str	r2, [sp, #28]
 80075a6:	e014      	b.n	80075d2 <_vfiprintf_r+0x13a>
 80075a8:	eba0 0308 	sub.w	r3, r0, r8
 80075ac:	fa09 f303 	lsl.w	r3, r9, r3
 80075b0:	4313      	orrs	r3, r2
 80075b2:	9304      	str	r3, [sp, #16]
 80075b4:	46a2      	mov	sl, r4
 80075b6:	e7d2      	b.n	800755e <_vfiprintf_r+0xc6>
 80075b8:	9b03      	ldr	r3, [sp, #12]
 80075ba:	1d19      	adds	r1, r3, #4
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	9103      	str	r1, [sp, #12]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	bfbb      	ittet	lt
 80075c4:	425b      	neglt	r3, r3
 80075c6:	f042 0202 	orrlt.w	r2, r2, #2
 80075ca:	9307      	strge	r3, [sp, #28]
 80075cc:	9307      	strlt	r3, [sp, #28]
 80075ce:	bfb8      	it	lt
 80075d0:	9204      	strlt	r2, [sp, #16]
 80075d2:	7823      	ldrb	r3, [r4, #0]
 80075d4:	2b2e      	cmp	r3, #46	; 0x2e
 80075d6:	d10c      	bne.n	80075f2 <_vfiprintf_r+0x15a>
 80075d8:	7863      	ldrb	r3, [r4, #1]
 80075da:	2b2a      	cmp	r3, #42	; 0x2a
 80075dc:	d134      	bne.n	8007648 <_vfiprintf_r+0x1b0>
 80075de:	9b03      	ldr	r3, [sp, #12]
 80075e0:	1d1a      	adds	r2, r3, #4
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	9203      	str	r2, [sp, #12]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bfb8      	it	lt
 80075ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80075ee:	3402      	adds	r4, #2
 80075f0:	9305      	str	r3, [sp, #20]
 80075f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80076c8 <_vfiprintf_r+0x230>
 80075f6:	7821      	ldrb	r1, [r4, #0]
 80075f8:	2203      	movs	r2, #3
 80075fa:	4650      	mov	r0, sl
 80075fc:	f7f8 fe10 	bl	8000220 <memchr>
 8007600:	b138      	cbz	r0, 8007612 <_vfiprintf_r+0x17a>
 8007602:	9b04      	ldr	r3, [sp, #16]
 8007604:	eba0 000a 	sub.w	r0, r0, sl
 8007608:	2240      	movs	r2, #64	; 0x40
 800760a:	4082      	lsls	r2, r0
 800760c:	4313      	orrs	r3, r2
 800760e:	3401      	adds	r4, #1
 8007610:	9304      	str	r3, [sp, #16]
 8007612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007616:	4829      	ldr	r0, [pc, #164]	; (80076bc <_vfiprintf_r+0x224>)
 8007618:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800761c:	2206      	movs	r2, #6
 800761e:	f7f8 fdff 	bl	8000220 <memchr>
 8007622:	2800      	cmp	r0, #0
 8007624:	d03f      	beq.n	80076a6 <_vfiprintf_r+0x20e>
 8007626:	4b26      	ldr	r3, [pc, #152]	; (80076c0 <_vfiprintf_r+0x228>)
 8007628:	bb1b      	cbnz	r3, 8007672 <_vfiprintf_r+0x1da>
 800762a:	9b03      	ldr	r3, [sp, #12]
 800762c:	3307      	adds	r3, #7
 800762e:	f023 0307 	bic.w	r3, r3, #7
 8007632:	3308      	adds	r3, #8
 8007634:	9303      	str	r3, [sp, #12]
 8007636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007638:	443b      	add	r3, r7
 800763a:	9309      	str	r3, [sp, #36]	; 0x24
 800763c:	e768      	b.n	8007510 <_vfiprintf_r+0x78>
 800763e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007642:	460c      	mov	r4, r1
 8007644:	2001      	movs	r0, #1
 8007646:	e7a6      	b.n	8007596 <_vfiprintf_r+0xfe>
 8007648:	2300      	movs	r3, #0
 800764a:	3401      	adds	r4, #1
 800764c:	9305      	str	r3, [sp, #20]
 800764e:	4619      	mov	r1, r3
 8007650:	f04f 0c0a 	mov.w	ip, #10
 8007654:	4620      	mov	r0, r4
 8007656:	f810 2b01 	ldrb.w	r2, [r0], #1
 800765a:	3a30      	subs	r2, #48	; 0x30
 800765c:	2a09      	cmp	r2, #9
 800765e:	d903      	bls.n	8007668 <_vfiprintf_r+0x1d0>
 8007660:	2b00      	cmp	r3, #0
 8007662:	d0c6      	beq.n	80075f2 <_vfiprintf_r+0x15a>
 8007664:	9105      	str	r1, [sp, #20]
 8007666:	e7c4      	b.n	80075f2 <_vfiprintf_r+0x15a>
 8007668:	fb0c 2101 	mla	r1, ip, r1, r2
 800766c:	4604      	mov	r4, r0
 800766e:	2301      	movs	r3, #1
 8007670:	e7f0      	b.n	8007654 <_vfiprintf_r+0x1bc>
 8007672:	ab03      	add	r3, sp, #12
 8007674:	9300      	str	r3, [sp, #0]
 8007676:	462a      	mov	r2, r5
 8007678:	4b12      	ldr	r3, [pc, #72]	; (80076c4 <_vfiprintf_r+0x22c>)
 800767a:	a904      	add	r1, sp, #16
 800767c:	4630      	mov	r0, r6
 800767e:	f7fd fdaf 	bl	80051e0 <_printf_float>
 8007682:	4607      	mov	r7, r0
 8007684:	1c78      	adds	r0, r7, #1
 8007686:	d1d6      	bne.n	8007636 <_vfiprintf_r+0x19e>
 8007688:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800768a:	07d9      	lsls	r1, r3, #31
 800768c:	d405      	bmi.n	800769a <_vfiprintf_r+0x202>
 800768e:	89ab      	ldrh	r3, [r5, #12]
 8007690:	059a      	lsls	r2, r3, #22
 8007692:	d402      	bmi.n	800769a <_vfiprintf_r+0x202>
 8007694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007696:	f7fe fbdc 	bl	8005e52 <__retarget_lock_release_recursive>
 800769a:	89ab      	ldrh	r3, [r5, #12]
 800769c:	065b      	lsls	r3, r3, #25
 800769e:	f53f af1d 	bmi.w	80074dc <_vfiprintf_r+0x44>
 80076a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076a4:	e71c      	b.n	80074e0 <_vfiprintf_r+0x48>
 80076a6:	ab03      	add	r3, sp, #12
 80076a8:	9300      	str	r3, [sp, #0]
 80076aa:	462a      	mov	r2, r5
 80076ac:	4b05      	ldr	r3, [pc, #20]	; (80076c4 <_vfiprintf_r+0x22c>)
 80076ae:	a904      	add	r1, sp, #16
 80076b0:	4630      	mov	r0, r6
 80076b2:	f7fe f839 	bl	8005728 <_printf_i>
 80076b6:	e7e4      	b.n	8007682 <_vfiprintf_r+0x1ea>
 80076b8:	08007d94 	.word	0x08007d94
 80076bc:	08007d9e 	.word	0x08007d9e
 80076c0:	080051e1 	.word	0x080051e1
 80076c4:	08007473 	.word	0x08007473
 80076c8:	08007d9a 	.word	0x08007d9a

080076cc <__sflush_r>:
 80076cc:	898a      	ldrh	r2, [r1, #12]
 80076ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d2:	4605      	mov	r5, r0
 80076d4:	0710      	lsls	r0, r2, #28
 80076d6:	460c      	mov	r4, r1
 80076d8:	d458      	bmi.n	800778c <__sflush_r+0xc0>
 80076da:	684b      	ldr	r3, [r1, #4]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	dc05      	bgt.n	80076ec <__sflush_r+0x20>
 80076e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	dc02      	bgt.n	80076ec <__sflush_r+0x20>
 80076e6:	2000      	movs	r0, #0
 80076e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076ee:	2e00      	cmp	r6, #0
 80076f0:	d0f9      	beq.n	80076e6 <__sflush_r+0x1a>
 80076f2:	2300      	movs	r3, #0
 80076f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076f8:	682f      	ldr	r7, [r5, #0]
 80076fa:	6a21      	ldr	r1, [r4, #32]
 80076fc:	602b      	str	r3, [r5, #0]
 80076fe:	d032      	beq.n	8007766 <__sflush_r+0x9a>
 8007700:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	075a      	lsls	r2, r3, #29
 8007706:	d505      	bpl.n	8007714 <__sflush_r+0x48>
 8007708:	6863      	ldr	r3, [r4, #4]
 800770a:	1ac0      	subs	r0, r0, r3
 800770c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800770e:	b10b      	cbz	r3, 8007714 <__sflush_r+0x48>
 8007710:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007712:	1ac0      	subs	r0, r0, r3
 8007714:	2300      	movs	r3, #0
 8007716:	4602      	mov	r2, r0
 8007718:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800771a:	6a21      	ldr	r1, [r4, #32]
 800771c:	4628      	mov	r0, r5
 800771e:	47b0      	blx	r6
 8007720:	1c43      	adds	r3, r0, #1
 8007722:	89a3      	ldrh	r3, [r4, #12]
 8007724:	d106      	bne.n	8007734 <__sflush_r+0x68>
 8007726:	6829      	ldr	r1, [r5, #0]
 8007728:	291d      	cmp	r1, #29
 800772a:	d82b      	bhi.n	8007784 <__sflush_r+0xb8>
 800772c:	4a29      	ldr	r2, [pc, #164]	; (80077d4 <__sflush_r+0x108>)
 800772e:	410a      	asrs	r2, r1
 8007730:	07d6      	lsls	r6, r2, #31
 8007732:	d427      	bmi.n	8007784 <__sflush_r+0xb8>
 8007734:	2200      	movs	r2, #0
 8007736:	6062      	str	r2, [r4, #4]
 8007738:	04d9      	lsls	r1, r3, #19
 800773a:	6922      	ldr	r2, [r4, #16]
 800773c:	6022      	str	r2, [r4, #0]
 800773e:	d504      	bpl.n	800774a <__sflush_r+0x7e>
 8007740:	1c42      	adds	r2, r0, #1
 8007742:	d101      	bne.n	8007748 <__sflush_r+0x7c>
 8007744:	682b      	ldr	r3, [r5, #0]
 8007746:	b903      	cbnz	r3, 800774a <__sflush_r+0x7e>
 8007748:	6560      	str	r0, [r4, #84]	; 0x54
 800774a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800774c:	602f      	str	r7, [r5, #0]
 800774e:	2900      	cmp	r1, #0
 8007750:	d0c9      	beq.n	80076e6 <__sflush_r+0x1a>
 8007752:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007756:	4299      	cmp	r1, r3
 8007758:	d002      	beq.n	8007760 <__sflush_r+0x94>
 800775a:	4628      	mov	r0, r5
 800775c:	f7ff f9f6 	bl	8006b4c <_free_r>
 8007760:	2000      	movs	r0, #0
 8007762:	6360      	str	r0, [r4, #52]	; 0x34
 8007764:	e7c0      	b.n	80076e8 <__sflush_r+0x1c>
 8007766:	2301      	movs	r3, #1
 8007768:	4628      	mov	r0, r5
 800776a:	47b0      	blx	r6
 800776c:	1c41      	adds	r1, r0, #1
 800776e:	d1c8      	bne.n	8007702 <__sflush_r+0x36>
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d0c5      	beq.n	8007702 <__sflush_r+0x36>
 8007776:	2b1d      	cmp	r3, #29
 8007778:	d001      	beq.n	800777e <__sflush_r+0xb2>
 800777a:	2b16      	cmp	r3, #22
 800777c:	d101      	bne.n	8007782 <__sflush_r+0xb6>
 800777e:	602f      	str	r7, [r5, #0]
 8007780:	e7b1      	b.n	80076e6 <__sflush_r+0x1a>
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007788:	81a3      	strh	r3, [r4, #12]
 800778a:	e7ad      	b.n	80076e8 <__sflush_r+0x1c>
 800778c:	690f      	ldr	r7, [r1, #16]
 800778e:	2f00      	cmp	r7, #0
 8007790:	d0a9      	beq.n	80076e6 <__sflush_r+0x1a>
 8007792:	0793      	lsls	r3, r2, #30
 8007794:	680e      	ldr	r6, [r1, #0]
 8007796:	bf08      	it	eq
 8007798:	694b      	ldreq	r3, [r1, #20]
 800779a:	600f      	str	r7, [r1, #0]
 800779c:	bf18      	it	ne
 800779e:	2300      	movne	r3, #0
 80077a0:	eba6 0807 	sub.w	r8, r6, r7
 80077a4:	608b      	str	r3, [r1, #8]
 80077a6:	f1b8 0f00 	cmp.w	r8, #0
 80077aa:	dd9c      	ble.n	80076e6 <__sflush_r+0x1a>
 80077ac:	6a21      	ldr	r1, [r4, #32]
 80077ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077b0:	4643      	mov	r3, r8
 80077b2:	463a      	mov	r2, r7
 80077b4:	4628      	mov	r0, r5
 80077b6:	47b0      	blx	r6
 80077b8:	2800      	cmp	r0, #0
 80077ba:	dc06      	bgt.n	80077ca <__sflush_r+0xfe>
 80077bc:	89a3      	ldrh	r3, [r4, #12]
 80077be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077c2:	81a3      	strh	r3, [r4, #12]
 80077c4:	f04f 30ff 	mov.w	r0, #4294967295
 80077c8:	e78e      	b.n	80076e8 <__sflush_r+0x1c>
 80077ca:	4407      	add	r7, r0
 80077cc:	eba8 0800 	sub.w	r8, r8, r0
 80077d0:	e7e9      	b.n	80077a6 <__sflush_r+0xda>
 80077d2:	bf00      	nop
 80077d4:	dfbffffe 	.word	0xdfbffffe

080077d8 <_fflush_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	690b      	ldr	r3, [r1, #16]
 80077dc:	4605      	mov	r5, r0
 80077de:	460c      	mov	r4, r1
 80077e0:	b913      	cbnz	r3, 80077e8 <_fflush_r+0x10>
 80077e2:	2500      	movs	r5, #0
 80077e4:	4628      	mov	r0, r5
 80077e6:	bd38      	pop	{r3, r4, r5, pc}
 80077e8:	b118      	cbz	r0, 80077f2 <_fflush_r+0x1a>
 80077ea:	6a03      	ldr	r3, [r0, #32]
 80077ec:	b90b      	cbnz	r3, 80077f2 <_fflush_r+0x1a>
 80077ee:	f7fe f937 	bl	8005a60 <__sinit>
 80077f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d0f3      	beq.n	80077e2 <_fflush_r+0xa>
 80077fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077fc:	07d0      	lsls	r0, r2, #31
 80077fe:	d404      	bmi.n	800780a <_fflush_r+0x32>
 8007800:	0599      	lsls	r1, r3, #22
 8007802:	d402      	bmi.n	800780a <_fflush_r+0x32>
 8007804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007806:	f7fe fb23 	bl	8005e50 <__retarget_lock_acquire_recursive>
 800780a:	4628      	mov	r0, r5
 800780c:	4621      	mov	r1, r4
 800780e:	f7ff ff5d 	bl	80076cc <__sflush_r>
 8007812:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007814:	07da      	lsls	r2, r3, #31
 8007816:	4605      	mov	r5, r0
 8007818:	d4e4      	bmi.n	80077e4 <_fflush_r+0xc>
 800781a:	89a3      	ldrh	r3, [r4, #12]
 800781c:	059b      	lsls	r3, r3, #22
 800781e:	d4e1      	bmi.n	80077e4 <_fflush_r+0xc>
 8007820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007822:	f7fe fb16 	bl	8005e52 <__retarget_lock_release_recursive>
 8007826:	e7dd      	b.n	80077e4 <_fflush_r+0xc>

08007828 <__swhatbuf_r>:
 8007828:	b570      	push	{r4, r5, r6, lr}
 800782a:	460c      	mov	r4, r1
 800782c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007830:	2900      	cmp	r1, #0
 8007832:	b096      	sub	sp, #88	; 0x58
 8007834:	4615      	mov	r5, r2
 8007836:	461e      	mov	r6, r3
 8007838:	da0d      	bge.n	8007856 <__swhatbuf_r+0x2e>
 800783a:	89a3      	ldrh	r3, [r4, #12]
 800783c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007840:	f04f 0100 	mov.w	r1, #0
 8007844:	bf0c      	ite	eq
 8007846:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800784a:	2340      	movne	r3, #64	; 0x40
 800784c:	2000      	movs	r0, #0
 800784e:	6031      	str	r1, [r6, #0]
 8007850:	602b      	str	r3, [r5, #0]
 8007852:	b016      	add	sp, #88	; 0x58
 8007854:	bd70      	pop	{r4, r5, r6, pc}
 8007856:	466a      	mov	r2, sp
 8007858:	f000 f848 	bl	80078ec <_fstat_r>
 800785c:	2800      	cmp	r0, #0
 800785e:	dbec      	blt.n	800783a <__swhatbuf_r+0x12>
 8007860:	9901      	ldr	r1, [sp, #4]
 8007862:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007866:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800786a:	4259      	negs	r1, r3
 800786c:	4159      	adcs	r1, r3
 800786e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007872:	e7eb      	b.n	800784c <__swhatbuf_r+0x24>

08007874 <__smakebuf_r>:
 8007874:	898b      	ldrh	r3, [r1, #12]
 8007876:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007878:	079d      	lsls	r5, r3, #30
 800787a:	4606      	mov	r6, r0
 800787c:	460c      	mov	r4, r1
 800787e:	d507      	bpl.n	8007890 <__smakebuf_r+0x1c>
 8007880:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007884:	6023      	str	r3, [r4, #0]
 8007886:	6123      	str	r3, [r4, #16]
 8007888:	2301      	movs	r3, #1
 800788a:	6163      	str	r3, [r4, #20]
 800788c:	b002      	add	sp, #8
 800788e:	bd70      	pop	{r4, r5, r6, pc}
 8007890:	ab01      	add	r3, sp, #4
 8007892:	466a      	mov	r2, sp
 8007894:	f7ff ffc8 	bl	8007828 <__swhatbuf_r>
 8007898:	9900      	ldr	r1, [sp, #0]
 800789a:	4605      	mov	r5, r0
 800789c:	4630      	mov	r0, r6
 800789e:	f7ff f9c9 	bl	8006c34 <_malloc_r>
 80078a2:	b948      	cbnz	r0, 80078b8 <__smakebuf_r+0x44>
 80078a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078a8:	059a      	lsls	r2, r3, #22
 80078aa:	d4ef      	bmi.n	800788c <__smakebuf_r+0x18>
 80078ac:	f023 0303 	bic.w	r3, r3, #3
 80078b0:	f043 0302 	orr.w	r3, r3, #2
 80078b4:	81a3      	strh	r3, [r4, #12]
 80078b6:	e7e3      	b.n	8007880 <__smakebuf_r+0xc>
 80078b8:	89a3      	ldrh	r3, [r4, #12]
 80078ba:	6020      	str	r0, [r4, #0]
 80078bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c0:	81a3      	strh	r3, [r4, #12]
 80078c2:	9b00      	ldr	r3, [sp, #0]
 80078c4:	6163      	str	r3, [r4, #20]
 80078c6:	9b01      	ldr	r3, [sp, #4]
 80078c8:	6120      	str	r0, [r4, #16]
 80078ca:	b15b      	cbz	r3, 80078e4 <__smakebuf_r+0x70>
 80078cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078d0:	4630      	mov	r0, r6
 80078d2:	f000 f81d 	bl	8007910 <_isatty_r>
 80078d6:	b128      	cbz	r0, 80078e4 <__smakebuf_r+0x70>
 80078d8:	89a3      	ldrh	r3, [r4, #12]
 80078da:	f023 0303 	bic.w	r3, r3, #3
 80078de:	f043 0301 	orr.w	r3, r3, #1
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	89a3      	ldrh	r3, [r4, #12]
 80078e6:	431d      	orrs	r5, r3
 80078e8:	81a5      	strh	r5, [r4, #12]
 80078ea:	e7cf      	b.n	800788c <__smakebuf_r+0x18>

080078ec <_fstat_r>:
 80078ec:	b538      	push	{r3, r4, r5, lr}
 80078ee:	4d07      	ldr	r5, [pc, #28]	; (800790c <_fstat_r+0x20>)
 80078f0:	2300      	movs	r3, #0
 80078f2:	4604      	mov	r4, r0
 80078f4:	4608      	mov	r0, r1
 80078f6:	4611      	mov	r1, r2
 80078f8:	602b      	str	r3, [r5, #0]
 80078fa:	f7f9 fe50 	bl	800159e <_fstat>
 80078fe:	1c43      	adds	r3, r0, #1
 8007900:	d102      	bne.n	8007908 <_fstat_r+0x1c>
 8007902:	682b      	ldr	r3, [r5, #0]
 8007904:	b103      	cbz	r3, 8007908 <_fstat_r+0x1c>
 8007906:	6023      	str	r3, [r4, #0]
 8007908:	bd38      	pop	{r3, r4, r5, pc}
 800790a:	bf00      	nop
 800790c:	20000468 	.word	0x20000468

08007910 <_isatty_r>:
 8007910:	b538      	push	{r3, r4, r5, lr}
 8007912:	4d06      	ldr	r5, [pc, #24]	; (800792c <_isatty_r+0x1c>)
 8007914:	2300      	movs	r3, #0
 8007916:	4604      	mov	r4, r0
 8007918:	4608      	mov	r0, r1
 800791a:	602b      	str	r3, [r5, #0]
 800791c:	f7f9 fe4f 	bl	80015be <_isatty>
 8007920:	1c43      	adds	r3, r0, #1
 8007922:	d102      	bne.n	800792a <_isatty_r+0x1a>
 8007924:	682b      	ldr	r3, [r5, #0]
 8007926:	b103      	cbz	r3, 800792a <_isatty_r+0x1a>
 8007928:	6023      	str	r3, [r4, #0]
 800792a:	bd38      	pop	{r3, r4, r5, pc}
 800792c:	20000468 	.word	0x20000468

08007930 <_sbrk_r>:
 8007930:	b538      	push	{r3, r4, r5, lr}
 8007932:	4d06      	ldr	r5, [pc, #24]	; (800794c <_sbrk_r+0x1c>)
 8007934:	2300      	movs	r3, #0
 8007936:	4604      	mov	r4, r0
 8007938:	4608      	mov	r0, r1
 800793a:	602b      	str	r3, [r5, #0]
 800793c:	f7f9 fe58 	bl	80015f0 <_sbrk>
 8007940:	1c43      	adds	r3, r0, #1
 8007942:	d102      	bne.n	800794a <_sbrk_r+0x1a>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	b103      	cbz	r3, 800794a <_sbrk_r+0x1a>
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	bd38      	pop	{r3, r4, r5, pc}
 800794c:	20000468 	.word	0x20000468

08007950 <memcpy>:
 8007950:	440a      	add	r2, r1
 8007952:	4291      	cmp	r1, r2
 8007954:	f100 33ff 	add.w	r3, r0, #4294967295
 8007958:	d100      	bne.n	800795c <memcpy+0xc>
 800795a:	4770      	bx	lr
 800795c:	b510      	push	{r4, lr}
 800795e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007962:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007966:	4291      	cmp	r1, r2
 8007968:	d1f9      	bne.n	800795e <memcpy+0xe>
 800796a:	bd10      	pop	{r4, pc}

0800796c <__assert_func>:
 800796c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800796e:	4614      	mov	r4, r2
 8007970:	461a      	mov	r2, r3
 8007972:	4b09      	ldr	r3, [pc, #36]	; (8007998 <__assert_func+0x2c>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4605      	mov	r5, r0
 8007978:	68d8      	ldr	r0, [r3, #12]
 800797a:	b14c      	cbz	r4, 8007990 <__assert_func+0x24>
 800797c:	4b07      	ldr	r3, [pc, #28]	; (800799c <__assert_func+0x30>)
 800797e:	9100      	str	r1, [sp, #0]
 8007980:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007984:	4906      	ldr	r1, [pc, #24]	; (80079a0 <__assert_func+0x34>)
 8007986:	462b      	mov	r3, r5
 8007988:	f000 f844 	bl	8007a14 <fiprintf>
 800798c:	f000 f854 	bl	8007a38 <abort>
 8007990:	4b04      	ldr	r3, [pc, #16]	; (80079a4 <__assert_func+0x38>)
 8007992:	461c      	mov	r4, r3
 8007994:	e7f3      	b.n	800797e <__assert_func+0x12>
 8007996:	bf00      	nop
 8007998:	20000064 	.word	0x20000064
 800799c:	08007daf 	.word	0x08007daf
 80079a0:	08007dbc 	.word	0x08007dbc
 80079a4:	08007dea 	.word	0x08007dea

080079a8 <_calloc_r>:
 80079a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079aa:	fba1 2402 	umull	r2, r4, r1, r2
 80079ae:	b94c      	cbnz	r4, 80079c4 <_calloc_r+0x1c>
 80079b0:	4611      	mov	r1, r2
 80079b2:	9201      	str	r2, [sp, #4]
 80079b4:	f7ff f93e 	bl	8006c34 <_malloc_r>
 80079b8:	9a01      	ldr	r2, [sp, #4]
 80079ba:	4605      	mov	r5, r0
 80079bc:	b930      	cbnz	r0, 80079cc <_calloc_r+0x24>
 80079be:	4628      	mov	r0, r5
 80079c0:	b003      	add	sp, #12
 80079c2:	bd30      	pop	{r4, r5, pc}
 80079c4:	220c      	movs	r2, #12
 80079c6:	6002      	str	r2, [r0, #0]
 80079c8:	2500      	movs	r5, #0
 80079ca:	e7f8      	b.n	80079be <_calloc_r+0x16>
 80079cc:	4621      	mov	r1, r4
 80079ce:	f7fe f9c3 	bl	8005d58 <memset>
 80079d2:	e7f4      	b.n	80079be <_calloc_r+0x16>

080079d4 <__ascii_mbtowc>:
 80079d4:	b082      	sub	sp, #8
 80079d6:	b901      	cbnz	r1, 80079da <__ascii_mbtowc+0x6>
 80079d8:	a901      	add	r1, sp, #4
 80079da:	b142      	cbz	r2, 80079ee <__ascii_mbtowc+0x1a>
 80079dc:	b14b      	cbz	r3, 80079f2 <__ascii_mbtowc+0x1e>
 80079de:	7813      	ldrb	r3, [r2, #0]
 80079e0:	600b      	str	r3, [r1, #0]
 80079e2:	7812      	ldrb	r2, [r2, #0]
 80079e4:	1e10      	subs	r0, r2, #0
 80079e6:	bf18      	it	ne
 80079e8:	2001      	movne	r0, #1
 80079ea:	b002      	add	sp, #8
 80079ec:	4770      	bx	lr
 80079ee:	4610      	mov	r0, r2
 80079f0:	e7fb      	b.n	80079ea <__ascii_mbtowc+0x16>
 80079f2:	f06f 0001 	mvn.w	r0, #1
 80079f6:	e7f8      	b.n	80079ea <__ascii_mbtowc+0x16>

080079f8 <__ascii_wctomb>:
 80079f8:	b149      	cbz	r1, 8007a0e <__ascii_wctomb+0x16>
 80079fa:	2aff      	cmp	r2, #255	; 0xff
 80079fc:	bf85      	ittet	hi
 80079fe:	238a      	movhi	r3, #138	; 0x8a
 8007a00:	6003      	strhi	r3, [r0, #0]
 8007a02:	700a      	strbls	r2, [r1, #0]
 8007a04:	f04f 30ff 	movhi.w	r0, #4294967295
 8007a08:	bf98      	it	ls
 8007a0a:	2001      	movls	r0, #1
 8007a0c:	4770      	bx	lr
 8007a0e:	4608      	mov	r0, r1
 8007a10:	4770      	bx	lr
	...

08007a14 <fiprintf>:
 8007a14:	b40e      	push	{r1, r2, r3}
 8007a16:	b503      	push	{r0, r1, lr}
 8007a18:	4601      	mov	r1, r0
 8007a1a:	ab03      	add	r3, sp, #12
 8007a1c:	4805      	ldr	r0, [pc, #20]	; (8007a34 <fiprintf+0x20>)
 8007a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a22:	6800      	ldr	r0, [r0, #0]
 8007a24:	9301      	str	r3, [sp, #4]
 8007a26:	f7ff fd37 	bl	8007498 <_vfiprintf_r>
 8007a2a:	b002      	add	sp, #8
 8007a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a30:	b003      	add	sp, #12
 8007a32:	4770      	bx	lr
 8007a34:	20000064 	.word	0x20000064

08007a38 <abort>:
 8007a38:	b508      	push	{r3, lr}
 8007a3a:	2006      	movs	r0, #6
 8007a3c:	f000 f82c 	bl	8007a98 <raise>
 8007a40:	2001      	movs	r0, #1
 8007a42:	f7f9 fd5d 	bl	8001500 <_exit>

08007a46 <_raise_r>:
 8007a46:	291f      	cmp	r1, #31
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	460d      	mov	r5, r1
 8007a4e:	d904      	bls.n	8007a5a <_raise_r+0x14>
 8007a50:	2316      	movs	r3, #22
 8007a52:	6003      	str	r3, [r0, #0]
 8007a54:	f04f 30ff 	mov.w	r0, #4294967295
 8007a58:	bd38      	pop	{r3, r4, r5, pc}
 8007a5a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007a5c:	b112      	cbz	r2, 8007a64 <_raise_r+0x1e>
 8007a5e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a62:	b94b      	cbnz	r3, 8007a78 <_raise_r+0x32>
 8007a64:	4620      	mov	r0, r4
 8007a66:	f000 f831 	bl	8007acc <_getpid_r>
 8007a6a:	462a      	mov	r2, r5
 8007a6c:	4601      	mov	r1, r0
 8007a6e:	4620      	mov	r0, r4
 8007a70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a74:	f000 b818 	b.w	8007aa8 <_kill_r>
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d00a      	beq.n	8007a92 <_raise_r+0x4c>
 8007a7c:	1c59      	adds	r1, r3, #1
 8007a7e:	d103      	bne.n	8007a88 <_raise_r+0x42>
 8007a80:	2316      	movs	r3, #22
 8007a82:	6003      	str	r3, [r0, #0]
 8007a84:	2001      	movs	r0, #1
 8007a86:	e7e7      	b.n	8007a58 <_raise_r+0x12>
 8007a88:	2400      	movs	r4, #0
 8007a8a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007a8e:	4628      	mov	r0, r5
 8007a90:	4798      	blx	r3
 8007a92:	2000      	movs	r0, #0
 8007a94:	e7e0      	b.n	8007a58 <_raise_r+0x12>
	...

08007a98 <raise>:
 8007a98:	4b02      	ldr	r3, [pc, #8]	; (8007aa4 <raise+0xc>)
 8007a9a:	4601      	mov	r1, r0
 8007a9c:	6818      	ldr	r0, [r3, #0]
 8007a9e:	f7ff bfd2 	b.w	8007a46 <_raise_r>
 8007aa2:	bf00      	nop
 8007aa4:	20000064 	.word	0x20000064

08007aa8 <_kill_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	4d07      	ldr	r5, [pc, #28]	; (8007ac8 <_kill_r+0x20>)
 8007aac:	2300      	movs	r3, #0
 8007aae:	4604      	mov	r4, r0
 8007ab0:	4608      	mov	r0, r1
 8007ab2:	4611      	mov	r1, r2
 8007ab4:	602b      	str	r3, [r5, #0]
 8007ab6:	f7f9 fd13 	bl	80014e0 <_kill>
 8007aba:	1c43      	adds	r3, r0, #1
 8007abc:	d102      	bne.n	8007ac4 <_kill_r+0x1c>
 8007abe:	682b      	ldr	r3, [r5, #0]
 8007ac0:	b103      	cbz	r3, 8007ac4 <_kill_r+0x1c>
 8007ac2:	6023      	str	r3, [r4, #0]
 8007ac4:	bd38      	pop	{r3, r4, r5, pc}
 8007ac6:	bf00      	nop
 8007ac8:	20000468 	.word	0x20000468

08007acc <_getpid_r>:
 8007acc:	f7f9 bd00 	b.w	80014d0 <_getpid>

08007ad0 <_init>:
 8007ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad2:	bf00      	nop
 8007ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ad6:	bc08      	pop	{r3}
 8007ad8:	469e      	mov	lr, r3
 8007ada:	4770      	bx	lr

08007adc <_fini>:
 8007adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ade:	bf00      	nop
 8007ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ae2:	bc08      	pop	{r3}
 8007ae4:	469e      	mov	lr, r3
 8007ae6:	4770      	bx	lr
