$date
	Fri Apr 25 10:08:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module ff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
x!
$end
#5
1!
1"
#10
0"
#15
1"
#20
0"
0#
#25
0!
1"
#30
0"
#33
1#
#35
1!
1"
#40
0"
#45
1"
#50
0"
#53
