Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/ISE/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/ISE/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc2v1000-4-fg456

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 0
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : false
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : TOP.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/ISE/outputfifo.vhd" in Library work.
Architecture outputfifo_a of Entity outputfifo is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/ISE/times360.vhd" in Library work.
Architecture times360_a of Entity times360 is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/mod_m_cter.vhd" in Library work.
Architecture behavioral of Entity mod_m_cter is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/UART_TX.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" in Library work.
Architecture rtl of Entity he_rclk is up to date.
Architecture rtl of Entity he_wclk is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" in Library work.
Architecture rtl of Entity he_rd_6f is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" in Library work.
Architecture rtl of Entity he_wr_6f is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_USER.vhd" in Library work.
Architecture rtl of Entity he_user is up to date.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" in Library work.
Package <config> compiled.
Entity <user_ap> compiled.
Entity <user_ap> (Architecture <example1>) compiled.
Compiling vhdl file "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" in Library work.
Architecture rtl of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_RCLK> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_RD_6F> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_WR_6F> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_USER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <USER_AP> in library <work> (architecture <example1>).

Analyzing hierarchy for entity <mod_m_cter> in library <work> (architecture <behavioral>) with generics.
	M = 54
	N = 10

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 453: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 454: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 456: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 459: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 460: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 461: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 462: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 467: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 468: Instantiating black box module <OBUF_F_24>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 470: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 471: Instantiating black box module <OBUF_F_24>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 556: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 576: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 612: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 613: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 614: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 616: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 617: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 620: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 621: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 622: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 624: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 625: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 628: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 629: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 630: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 632: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 633: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 636: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 637: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 638: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 640: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 641: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 644: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 645: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 646: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 648: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 649: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 652: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 653: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 654: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 656: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 657: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 660: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 661: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 662: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 664: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 665: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 668: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 669: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 670: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 672: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 673: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 676: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 677: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 678: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 680: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 681: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 685: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 686: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 688: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 689: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 693: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 694: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 696: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 697: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 701: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 702: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 704: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 705: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd" line 706: Instantiating black box module <IOBUF>.
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <HE_RCLK> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 159: Instantiating black box module <FDP>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 165: Instantiating black box module <FDP>.
WARNING:Xst:753 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Unconnected output port 'CLK180' of component 'CLKDLLHF'.
WARNING:Xst:753 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Unconnected output port 'CLKDV' of component 'CLKDLLHF'.
WARNING:Xst:753 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Unconnected output port 'LOCKED' of component 'CLKDLLHF'.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 171: Instantiating black box module <CLKDLLHF>.
    Set user-defined property "LOC =  DCM_X1Y0" for instance <iDLL> in unit <HE_RCLK>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd" line 177: Instantiating black box module <BUFG>.
Entity <HE_RCLK> analyzed. Unit <HE_RCLK> generated.

Analyzing Entity <HE_RD_6F> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 641: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V9" for instance <iEF0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 642: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AB9" for instance <iEF1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 643: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V10" for instance <iEF2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 644: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA9" for instance <iEF3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 645: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W10" for instance <iEF4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 646: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y10" for instance <iEF5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 649: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V11" for instance <iAE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 650: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W11" for instance <iAE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 651: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U11" for instance <iAE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 652: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y12" for instance <iAE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 653: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA12" for instance <iAE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 654: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W13" for instance <iAE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 657: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 658: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 659: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 660: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 661: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 662: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 673: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V8" for instance <iDI0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 674: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA5" for instance <iDI1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 675: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AB5" for instance <iDI2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 676: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y7" for instance <iDI3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 677: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W6" for instance <iDI4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 678: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y6" for instance <iDI5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 679: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI6> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V7" for instance <iDI6> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 680: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI7> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y2" for instance <iDI7> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 682: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI8> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W2" for instance <iDI8> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 683: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI9> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U4" for instance <iDI9> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 684: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI10> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y1" for instance <iDI10> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 685: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI11> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V2" for instance <iDI11> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 686: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI12> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W1" for instance <iDI12> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 687: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI13> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T4" for instance <iDI13> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 688: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI14> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T3" for instance <iDI14> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 689: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI15> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U2" for instance <iDI15> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 691: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI16> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V1" for instance <iDI16> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 692: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI17> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U1" for instance <iDI17> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 693: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI18> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T2" for instance <iDI18> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 694: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI19> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  R4" for instance <iDI19> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 695: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI20> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T1" for instance <iDI20> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 696: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI21> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P3" for instance <iDI21> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 697: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI22> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P5" for instance <iDI22> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 698: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI23> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P4" for instance <iDI23> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 700: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI24> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N5" for instance <iDI24> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 701: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI25> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N4" for instance <iDI25> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 702: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI26> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N3" for instance <iDI26> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 703: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI27> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N2" for instance <iDI27> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 704: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI28> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M5" for instance <iDI28> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 705: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI29> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N1" for instance <iDI29> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 706: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI30> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M6" for instance <iDI30> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 707: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI31> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M1" for instance <iDI31> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 715: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 716: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 717: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 718: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 719: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 720: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 722: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 723: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 724: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 725: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 726: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 727: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 736: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 747: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 758: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 769: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 780: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 791: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 804: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 815: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 826: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 837: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 848: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 859: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 874: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 885: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 896: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 907: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 918: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 929: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 940: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 941: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 942: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 943: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 944: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 945: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 947: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 948: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 949: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 950: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 951: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 952: Instantiating black box module <FD>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 956: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 966: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 976: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 986: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 996: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1006: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1018: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1027: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1036: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1045: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1054: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1063: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1077: Instantiating black box module <lut4>.
    Set user-defined property "init =  77F7" for instance <iDIVC> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1092: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1101: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1110: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1119: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1128: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1137: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1162: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1172: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1182: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1192: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1202: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1212: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iT5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1229: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1240: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1251: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1262: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1273: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1284: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1302: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1313: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1324: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1335: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1346: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1357: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1370: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1379: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1388: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1397: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1406: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1415: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1494: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1505: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1516: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1527: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1538: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1549: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1560: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1562: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1563: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1564: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1565: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1566: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1567: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1569: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1570: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1571: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1572: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1573: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1574: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1576: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1577: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1578: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1579: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1580: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1581: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1583: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1584: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1585: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1586: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1587: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1588: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1597: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1608: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1619: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1630: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1641: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1652: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1665: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1674: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1683: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1692: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1701: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1710: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1721: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1730: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1739: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1748: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1757: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1766: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1777: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1788: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1799: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1810: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1821: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1832: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1843: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1844: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1845: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1846: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1847: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 1848: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2017: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2027: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2037: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2047: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2057: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2067: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2152: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iRDY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2162: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iRDY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2174: Instantiating black box module <lut4>.
    Set user-defined property "init =  E000" for instance <iCHNG> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2191: Instantiating black box module <lut3>.
    Set user-defined property "init =  01" for instance <iIDLE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2201: Instantiating black box module <lut3>.
    Set user-defined property "init =  01" for instance <iIDLE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2211: Instantiating black box module <lut4>.
    Set user-defined property "init =  0002" for instance <iIDLE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2231: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2242: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2253: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2264: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2275: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2286: Instantiating black box module <lut4>.
    Set user-defined property "init =  00A8" for instance <iREADY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2301: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2312: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2323: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2350: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2360: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2370: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2380: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F6> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2390: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F7> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2400: Instantiating black box module <lut3>.
    Set user-defined property "init =  FB" for instance <iRDY_F8> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2436: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2437: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2438: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2439: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2440: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2441: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2443: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2444: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2445: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2446: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2447: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2448: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2450: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2451: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2452: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2453: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2454: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2455: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2517: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2528: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2539: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2550: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2561: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2572: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2583: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2594: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2605: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2616: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2627: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2642: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2643: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2644: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2645: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2646: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2648: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2649: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2650: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2651: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2652: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2653: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2657: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2666: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2675: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2684: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2693: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2702: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2711: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2712: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2713: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2714: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2715: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd" line 2716: Instantiating black box module <FDPE>.
Entity <HE_RD_6F> analyzed. Unit <HE_RD_6F> generated.

Analyzing Entity <HE_WR_6F> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 218: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB17" for instance <iFF0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 219: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  V15" for instance <iFF1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 220: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AA13" for instance <iFF2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 221: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  Y16" for instance <iFF3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 222: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AA17" for instance <iFF4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 223: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W16" for instance <iFF5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 226: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB16" for instance <iAF0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 227: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB18" for instance <iAF1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 228: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  Y17" for instance <iAF2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 229: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  V16" for instance <iAF3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 230: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W21" for instance <iAF4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 231: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U20" for instance <iAF5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 251: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 252: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 253: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 254: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 255: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 256: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 261: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U19" for instance <iDO0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 262: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T18" for instance <iDO1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 263: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W22" for instance <iDO2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 264: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U21" for instance <iDO3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 265: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T20" for instance <iDO4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 266: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T21" for instance <iDO5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 267: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO6> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R18" for instance <iDO6> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 268: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO7> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U22" for instance <iDO7> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 270: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO8> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R19" for instance <iDO8> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 271: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO9> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P18" for instance <iDO9> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 272: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO10> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R22" for instance <iDO10> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 273: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO11> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P21" for instance <iDO11> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 274: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO12> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P22" for instance <iDO12> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 275: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO13> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  N18" for instance <iDO13> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 276: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO14> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  N21" for instance <iDO14> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 277: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO15> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M17" for instance <iDO15> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 279: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO16> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M19" for instance <iDO16> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 280: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO17> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M18" for instance <iDO17> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 281: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO18> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L20" for instance <iDO18> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 282: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO19> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L17" for instance <iDO19> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 283: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO20> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L21" for instance <iDO20> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 284: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO21> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L22" for instance <iDO21> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 285: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO22> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  K21" for instance <iDO22> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 286: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO23> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  K22" for instance <iDO23> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 288: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO24> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J21" for instance <iDO24> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 289: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO25> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J18" for instance <iDO25> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 290: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO26> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J22" for instance <iDO26> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 291: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO27> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  H19" for instance <iDO27> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 292: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO28> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  H18" for instance <iDO28> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 293: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO29> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G21" for instance <iDO29> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 294: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO30> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G18" for instance <iDO30> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd" line 295: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO31> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G20" for instance <iDO31> in unit <HE_WR_6F>.
Entity <HE_WR_6F> analyzed. Unit <HE_WR_6F> generated.

Analyzing Entity <HE_USER> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_USER.vhd" line 168: Instantiating black box module <FD>.
Entity <HE_USER> analyzed. Unit <HE_USER> generated.

Analyzing Entity <USER_AP> in library <work> (Architecture <example1>).
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 612: Instantiating black box module <outputfifo>.
WARNING:Xst:2211 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 630: Instantiating black box module <times360>.
WARNING:Xst:819 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 836: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA_Az>, <DATA_EL>
WARNING:Xst:819 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 1088: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <OUTFIFO_EMPTY>, <OUTFIFO_READY>, <OUTFIFO_DOUT>
WARNING:Xst:819 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 1185: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DataAngTime360>, <Pulse_Mark>
WARNING:Xst:819 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 1268: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RESET>
WARNING:Xst:819 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd" line 1373: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SSI_clk2>
INFO:Xst:2679 - Register <I_ND> in unit <USER_AP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Q_ND> in unit <USER_AP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <count3> in unit <USER_AP> has a constant value of 00000000000000000000 during circuit operation. The register is replaced by logic.
Entity <USER_AP> analyzed. Unit <USER_AP> generated.

Analyzing generic Entity <mod_m_cter> in library <work> (Architecture <behavioral>).
	M = 54
	N = 10
WARNING:Xst:1610 - "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/mod_m_cter.vhd" line 59: Width mismatch. <q> has a width of 4 bits but assigned expression is 10-bit wide.
Entity <mod_m_cter> analyzed. Unit <mod_m_cter> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_tx> analyzed. Unit <uart_tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_m_cter>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/mod_m_cter.vhd".
    Found 10-bit adder for signal <r_next$addsub0000> created at line 56.
    Found 10-bit register for signal <r_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_cter> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/UART_TX.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 114.
    Found 4-bit adder for signal <s_next$add0000> created at line 101.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <HE_RCLK>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_RWCLK.vhd".
    Found 1-bit register for signal <R3>.
    Found 1-bit register for signal <R4>.
    Found 1-bit register for signal <R5>.
    Found 1-bit register for signal <RST_DLL>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <HE_RCLK> synthesized.


Synthesizing Unit <HE_RD_6F>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/V2_RD_6F.vhd".
WARNING:Xst:1780 - Signal <SPECIAL_DL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SELc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IDLEv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DIVv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CMUX_B<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <DRA_FA>.
    Found 32-bit register for signal <DRA_FB>.
    Found 32-bit register for signal <DRA_FC>.
    Found 32-bit register for signal <DRA_FD>.
    Found 32-bit register for signal <DRA_FE>.
    Found 32-bit register for signal <DRA_FF>.
    Found 32-bit register for signal <DRB_FA>.
    Found 32-bit register for signal <DRB_FB>.
    Found 32-bit register for signal <DRB_FC>.
    Found 32-bit register for signal <DRB_FD>.
    Found 32-bit register for signal <DRB_FE>.
    Found 32-bit register for signal <DRB_FF>.
    Found 6-bit register for signal <V_REG>.
    Summary:
	inferred 390 D-type flip-flop(s).
Unit <HE_RD_6F> synthesized.


Synthesizing Unit <HE_WR_6F>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_WR_6F.vhd".
WARNING:Xst:646 - Signal <FF_REG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <READY>.
    Found 6-bit register for signal <WR_OK>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <HE_WR_6F> synthesized.


Synthesizing Unit <HE_USER>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/HE_USER.vhd".
    Found 8-bit register for signal <ADDR>.
    Found 1-bit tristate buffer for signal <VINIT>.
    Found 1-bit tristate buffer for signal <VCS>.
    Found 1-bit tristate buffer for signal <VWRITE>.
    Found 1-bit register for signal <WEN>.
    Found 8-bit tristate buffer for signal <VPD>.
    Found 1-bit register for signal <AEN>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <REN>.
    Found 1-bit tristate buffer for signal <VBUSY>.
    Found 1-bit register for signal <ADDR_EN>.
    Found 1-bit register for signal <BUS_FREE>.
    Found 1-bit register for signal <BY_RG>.
    Found 1-bit register for signal <CLEARi>.
    Found 1-bit register for signal <FF_REG>.
    Found 1-bit register for signal <LA_RG>.
    Found 1-bit register for signal <LB_REG>.
    Found 1-bit register for signal <LD_ADDR>.
    Found 1-bit register for signal <LD_DATA>.
    Found 1-bit register for signal <LD_RG>.
    Found 1-bit xor2 for signal <OE$xor0000> created at line 287.
    Found 8-bit register for signal <Q>.
    Found 2-bit register for signal <S>.
    Found 1-bit register for signal <SD_RG>.
    Found 1-bit register for signal <SEND>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred  12 Tristate(s).
Unit <HE_USER> synthesized.


Synthesizing Unit <USER_AP>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Src/User_Ap1.vhd".
WARNING:Xst:1305 - Output <UMI_OUT<3>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <UMI_OUT<1:0>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <CLKI2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKI3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_READY> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <CONN_C_OUT<14:4>> is never assigned. Tied to value 00000000000.
WARNING:Xst:647 - Input <CONN_D_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKIN0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_A_IN<14:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_A_IN<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKIN1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_DIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CONN_D_OUT> is never assigned. Tied to value 000000000000000.
WARNING:Xst:647 - Input <FCLK_RD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO2_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_F_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_CLEAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONFIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UMI_IN<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R1OUT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_C_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R1OUT_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_SINGLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FCLK_WR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CONN_E_OUT> is never assigned. Tied to value 000000000000000.
WARNING:Xst:647 - Input <INFIFO4_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CONN_A_OUT<14:1>> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <MSG_LAST_BYTE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ADDR_FLAGSEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R2OUT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R2OUT_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_DOUT> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <MSG_AEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <OUTFIFO_WRITE<5:1>> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <INFIFO5_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_BURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_SEND_ID> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OUTFIFO_READY<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_E_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_SEND_MSG> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OSC0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONN_B_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <QTTL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_CE> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <CONN_B_OUT> is never assigned. Tied to value 000000000000000.
WARNING:Xst:1305 - Output <INFIFO_READ_REQ<5:4>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <INFIFO_READ_REQ<2>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <INFIFO_DVALID<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_DVALID<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_ADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LED> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <MSG_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tx_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sTopTx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sTopRx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sTop16> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <q_tick> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pos_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <error_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_ang> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <count3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <baud_x_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <baud_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WRITE_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WRITEAnnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TxBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SimAz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SELECT_PULSE_MODE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SELECT_PRF_MODE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SData_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SData_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SAMPLINGpos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RxRDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RxErr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <READ_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_RFD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_RDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Q_ND> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_DOUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_DIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRFreset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRFout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFlimit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_MODE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRFSetting<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OUTPUTsequence> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MhzCount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LD_Sdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <KK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_RFD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_RDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <I_ND> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_DOUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_DIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FIFO_FULL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FIFO_EMPTY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAngTime360<22:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAngTime360<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAng<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DVALID_FIFO_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DUAL_PRF_MODE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Test_gray> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_IN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_EL_gray<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DATA_EL<14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <DATA_Az_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_update> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_old> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_Az_gray<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Az_actual> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DATA_Az<14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <DATA_AZ_temp1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_AZ_temp0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <COUNT_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_F> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_E> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_C> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Azlow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzimuthIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzimTimes360> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Az_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzEl_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AzEl_IN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AZ_old> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AZ_actual> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <Serial_Tx_sequence>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | SSI_clk2 (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_to_tx                                     |
    | Power Up State     | wait_to_tx                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <SAMPLINGsequence>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | FCLK_G (rising_edge)                           |
    | Reset              | PRFin (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | tagazel                                        |
    | Power Up State     | tagazel                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <OUTFIFO_D>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <AngMarkSelect>.
    Found 1-bit register for signal <clk_10Mhz>.
    Found 1-bit register for signal <clk_20Mhz>.
    Found 1-bit register for signal <control>.
    Found 1-bit register for signal <control_1>.
    Found 1-bit register for signal <control_2>.
    Found 1-bit register for signal <control_3>.
    Found 20-bit register for signal <count1>.
    Found 20-bit adder for signal <count1$addsub0000>.
    Found 20-bit comparator greater for signal <count1$cmp_gt0000> created at line 1394.
    Found 20-bit register for signal <count2>.
    Found 20-bit adder for signal <count2$addsub0000>.
    Found 8-bit comparator greater for signal <Count_pulse$cmp_gt0000> created at line 869.
    Found 14-bit register for signal <Count_RxSample>.
    Found 14-bit adder for signal <Count_RxSample$addsub0000>.
    Found 13-bit register for signal <Count_TxSample>.
    Found 13-bit adder for signal <Count_TxSample$addsub0000>.
    Found 13-bit up counter for signal <counter1>.
    Found 13-bit up counter for signal <counter2>.
    Found 13-bit xor2 for signal <DATA_Az<12:0>>.
    Found 15-bit register for signal <DATA_Az_gray>.
    Found 13-bit xor2 for signal <DATA_EL<12:0>>.
    Found 15-bit register for signal <DATA_EL_gray>.
    Found 8-bit register for signal <DATA_TX>.
    Found 13-bit comparator greater for signal <DT$cmp_gt0000> created at line 1356.
    Found 20-bit up counter for signal <MHzCount1>.
    Found 20-bit comparator greater for signal <MHzCount1$cmp_gt0000> created at line 1556.
    Found 8-bit register for signal <N_Pulse>.
    Found 32-bit register for signal <OUTFIFO_DIN>.
    Found 1-bit register for signal <OUTFIFO_WR_EN>.
    Found 20-bit up counter for signal <PRFcount>.
    Found 24-bit comparator greater for signal <PRFcount$cmp_gt0000> created at line 1585.
    Found 6-bit register for signal <PRFSetting>.
    Found 1-bit register for signal <Pulse_Mark>.
    Found 8-bit subtractor for signal <Pulse_Mark$addsub0000> created at line 885.
    Found 8-bit comparator equal for signal <Pulse_Mark$cmp_eq0000> created at line 885.
    Found 8-bit up counter for signal <pulsecounter>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 13-bit comparator less for signal <SAMPLINGsequence$cmp_lt0000> created at line 995.
    Found 13-bit comparator less for signal <SAMPLINGsequence$cmp_lt0001> created at line 1009.
    Found 14-bit comparator less for signal <SAMPLINGsequence$cmp_lt0002> created at line 1025.
    Found 14-bit comparator less for signal <SAMPLINGsequence$cmp_lt0003> created at line 1042.
    Found 20-bit comparator greater for signal <Serial_Tx_sequence$cmp_gt0000> created at line 1400.
    Found 1-bit register for signal <SetPRF>.
    Found 14-bit register for signal <shift_reg_Az>.
    Found 14-bit register for signal <shift_reg_El>.
    Found 1-bit register for signal <SSI_clk>.
    Found 1-bit register for signal <SSI_clk1>.
    Found 13-bit up counter for signal <SSI_clk_counter>.
    Found 13-bit comparator greater for signal <SSI_clk_counter$cmp_gt0000> created at line 1256.
    Found 1-bit register for signal <SSI_clk_En>.
    Found 1-bit register for signal <SSI_mclk>.
    Found 1-bit register for signal <SSI_sequence<0>>.
    Found 13-bit comparator greater for signal <SSI_sequence_0$cmp_gt0000> created at line 1304.
    Found 13-bit comparator greater for signal <SSI_sequence_0$cmp_gt0001> created at line 1318.
    Found 1-bit register for signal <tx_start>.
    Found 1-bit register for signal <UART_clk>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   6 Counter(s).
	inferred 199 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <USER_AP> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "E:/Robert/Proyecto Radar CSB/NO Doppler/V_2/FPGA3_new/Common/TOP.vhd".
WARNING:Xst:646 - Signal <xDOCLK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRC_FCLK_WR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRC_FCLK_RD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 20-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 6
 13-bit up counter                                     : 3
 20-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 113
 1-bit register                                        : 82
 10-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 3
 15-bit register                                       : 2
 20-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 12
 4-bit register                                        : 1
 6-bit register                                        : 4
 8-bit register                                        : 4
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 14
 13-bit comparator greater                             : 4
 13-bit comparator less                                : 2
 14-bit comparator less                                : 2
 20-bit comparator greater                             : 3
 24-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 4
 8-bit tristate buffer                                 : 1
# Xors                                                 : 27
 1-bit xor2                                            : 27

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <iUSER_AP/SAMPLINGsequence/FSM> on signal <SAMPLINGsequence[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 tagazel      | 000
 dosp_txburst | 001
 dolp_txburst | 010
 dosp         | 011
 dolp         | 100
 donothing    | 101
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <iUSER_AP/Serial_Tx_sequence/FSM> on signal <Serial_Tx_sequence[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 wait_to_tx | 000
 az_low     | 001
 az_high    | 011
 el_low     | 010
 el_high    | 110
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <iUSER_AP/my_uart_tx/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Loading device for application Rf_Device from file '2v1000.nph' in environment C:\Xilinx\10.1\ISE.
Reading module "outputfifo.ngo" ( "outputfifo.ngo" unchanged since last run )...
Reading module "times360.ngo" ( "times360.ngo" unchanged since last run )...
Loading core <outputfifo> for timing and area information for instance <myOUTFIFO>.
Loading core <times360> for timing and area information for instance <AngPosBy360>.
WARNING:Xst:2677 - Node <PRFSetting_4> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:2677 - Node <PRFSetting_5> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:2677 - Node <DATA_Az_gray_14> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:2677 - Node <DATA_EL_gray_14> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:1710 - FF/Latch <CLEARi> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LD_ADDR> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LD_DATA> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LB_REG> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_1> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_0> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SEND> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LA_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LD_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DRA_FC_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FC_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FC_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FA_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FA_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <WEN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <DONE> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <REN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_0> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_1> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_2> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_3> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_4> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_5> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_6> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_7> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <AEN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:1710 - FF/Latch <SD_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WR_OK_1> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_2> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_3> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_4> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_5> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_1> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_2> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_3> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_4> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_5> of sequential type is unconnected in block <iWR>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 20-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 13-bit up counter                                     : 3
 20-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 850
 Flip-Flops                                            : 850
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 13
 13-bit comparator greater                             : 4
 13-bit comparator less                                : 2
 14-bit comparator less                                : 2
 20-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 27
 1-bit xor2                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <mod_m_cter> ...

Optimizing unit <uart_tx> ...

Optimizing unit <HE_RD_6F> ...

Optimizing unit <HE_WR_6F> ...

Optimizing unit <USER_AP> ...
WARNING:Xst:1710 - FF/Latch <iUSR/SEND> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/S_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/CLEARi> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LD_ADDR> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LD_DATA> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LB_REG> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/Q_7> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/S_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_4> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_5> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/LA_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/LD_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <iUSR/AEN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/REN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/DONE> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/WEN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FA_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FA_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FC_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FC_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:1710 - FF/Latch <iUSR/SD_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <iWR/READY_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_1> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <iRD/iRD_DL13> in Unit <TOP> is equivalent to the following 2 FFs/Latches : <iRD/iRD_DL11> <iRD/iRD_DL10> 
INFO:Xst:2260 - The FF/Latch <iRD/iRD_DL15> in Unit <TOP> is equivalent to the following 2 FFs/Latches : <iRD/iRD_DL14> <iRD/iRD_DL12> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 646
 Flip-Flops                                            : 646

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 259

Cell Usage :
# BELS                             : 1663
#      BUF                         : 23
#      GND                         : 3
#      INV                         : 35
#      LUT1                        : 134
#      LUT2                        : 66
#      LUT2_D                      : 3
#      LUT2_L                      : 6
#      LUT3                        : 106
#      LUT3_D                      : 5
#      LUT3_L                      : 1
#      LUT4                        : 656
#      LUT4_D                      : 2
#      LUT4_L                      : 54
#      MUXCY                       : 263
#      MUXCY_D                     : 2
#      MUXCY_L                     : 15
#      MUXF5                       : 73
#      MUXF6                       : 27
#      VCC                         : 3
#      XORCY                       : 186
# FlipFlops/Latches                : 825
#      FD                          : 101
#      FDC                         : 183
#      FDCE                        : 284
#      FDE                         : 69
#      FDP                         : 4
#      FDPE                        : 12
#      FDR                         : 76
#      FDRE                        : 27
#      FDRS                        : 4
#      FDRSE                       : 1
#      FDS                         : 32
#      LDE_1                       : 32
# RAMS                             : 29
#      RAMB16_S1_S1                : 5
#      RAMB16_S9_S9                : 24
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 240
#      IBUF                        : 61
#      IBUFG                       : 2
#      IOBUF                       : 96
#      OBUF                        : 51
#      OBUF_F_24                   : 2
#      OBUF_F_8                    : 18
#      OBUFT                       : 10
# DLLs                             : 1
#      CLKDLLHF                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v1000fg456-4 

 Number of Slices:                      666  out of   5120    13%  
 Number of Slice Flip Flops:            725  out of  10240     7%  
 Number of 4 input LUTs:               1068  out of  10240    10%  
 Number of IOs:                         259
 Number of bonded IOBs:                 240  out of    324    74%  
    IOB Flip Flops:                     100
 Number of BRAMs:                        29  out of     40    72%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+----------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)            | Load  |
---------------------------------------------+----------------------------------+-------+
osc3_pin                                     | IBUF                             | 71    |
diclk                                        | gFCKG.iGCLK/iDLL:CLK0            | 600   |
iUSER_AP/myOUTFIFO/empty                     | NONE(iUSER_AP/OUTFIFO_D_31)      | 32    |
CONN_C_OUT<0>(iUSER_AP/PRFin1:O)             | NONE(*)(iUSER_AP/pulsecounter_7) | 10    |
iUSER_AP/SSI_clk2(iUSER_AP/SSI_clk21:O)      | NONE(*)(iUSER_AP/counter2_12)    | 80    |
iUSER_AP/SSI_mclk                            | NONE(iUSER_AP/SSI_clk)           | 1     |
iUSER_AP/clk_20Mhz                           | NONE(iUSER_AP/clk_10Mhz)         | 1     |
iUSER_AP/SSI_clk1                            | NONE(iUSER_AP/SSI_mclk)          | 1     |
iUSER_AP/SSI_clk_En                          | NONE(iUSER_AP/DATA_EL_gray_13)   | 28    |
iUSER_AP/SSI_clk_int(iUSER_AP/SSI_clk_int1:O)| NONE(*)(iUSER_AP/shift_reg_El_13)| 28    |
iUSER_AP/myOUTFIFO/N0                        | NONE(iUSER_AP/myOUTFIFO/BU1327)  | 2     |
---------------------------------------------+----------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+---------------------------------+-------+
Control Signal                                 | Buffer(FF name)                 | Load  |
-----------------------------------------------+---------------------------------+-------+
RESET(RESET1_INV_0:O)                          | NONE(iUSER_AP/my_uart_tx/tx_reg)| 415   |
iUSR/DATA<0>(XST_GND:G)                        | NONE(gFCKG.iGCLK/iFDP0)         | 66    |
iUSER_AP/myOUTFIFO/N0(iUSER_AP/myOUTFIFO/GND:G)| NONE(iUSER_AP/myOUTFIFO/BU1614) | 2     |
-----------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.893ns (Maximum Frequency: 112.442MHz)
   Minimum input arrival time before clock: 4.602ns
   Maximum output required time after clock: 7.556ns
   Maximum combinational path delay: 7.198ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc3_pin'
  Clock period: 7.397ns (frequency: 135.190MHz)
  Total number of paths / destination ports: 1584 / 102
-------------------------------------------------------------------------
Delay:               7.397ns (Levels of Logic = 6)
  Source:            iUSER_AP/my_baud_generator/r_reg_9 (FF)
  Destination:       iUSER_AP/my_uart_tx/b_reg_0 (FF)
  Source Clock:      osc3_pin rising
  Destination Clock: osc3_pin rising

  Data Path: iUSER_AP/my_baud_generator/r_reg_9 to iUSER_AP/my_uart_tx/b_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.568   0.987  iUSER_AP/my_baud_generator/r_reg_9 (iUSER_AP/my_baud_generator/r_reg_9)
     LUT4:I0->O            1   0.439   0.551  iUSER_AP/my_baud_generator/r_next_cmp_eq000011 (iUSER_AP/my_baud_generator/r_next_cmp_eq000011)
     LUT4:I2->O           12   0.439   1.140  iUSER_AP/my_baud_generator/r_next_cmp_eq000032 (iUSER_AP/max_tick)
     LUT2_D:I1->LO         1   0.439   0.134  iUSER_AP/my_uart_tx/state_reg_FSM_FFd2-In22 (N242)
     LUT4:I2->O            8   0.439   0.879  iUSER_AP/my_uart_tx/b_reg_mux0000<0>11 (iUSER_AP/my_uart_tx/N0)
     LUT4_L:I3->LO         1   0.439   0.134  iUSER_AP/my_uart_tx/b_reg_mux0000<5>_SW0 (N53)
     LUT3:I2->O            1   0.439   0.000  iUSER_AP/my_uart_tx/b_reg_mux0000<5> (iUSER_AP/my_uart_tx/b_reg_mux0000<5>)
     FDC:D                     0.370          iUSER_AP/my_uart_tx/b_reg_5
    ----------------------------------------
    Total                      7.397ns (3.572ns logic, 3.825ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'diclk'
  Clock period: 8.893ns (frequency: 112.442MHz)
  Total number of paths / destination ports: 19293 / 1798
-------------------------------------------------------------------------
Delay:               8.893ns (Levels of Logic = 21)
  Source:            iUSER_AP/AngPosBy360/BU28 (FF)
  Destination:       iUSER_AP/AngPosBy360/BU419 (FF)
  Source Clock:      diclk rising
  Destination Clock: diclk rising

  Data Path: iUSER_AP/AngPosBy360/BU28 to iUSER_AP/AngPosBy360/BU419
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.568   1.148  BU28 (N530)
     LUT4:I0->O            1   0.439   0.802  BU86 (N1245)
     LUT4:I0->O            1   0.439   0.000  BU167 (N4739)
     MUXCY:S->O            1   0.298   0.000  BU168 (N4742)
     MUXCY:CI->O           1   0.053   0.000  BU172 (N4747)
     MUXCY:CI->O           1   0.053   0.000  BU176 (N4752)
     MUXCY:CI->O           1   0.053   0.000  BU180 (N4757)
     MUXCY:CI->O           1   0.053   0.000  BU184 (N4762)
     MUXCY:CI->O           1   0.053   0.000  BU188 (N4767)
     MUXCY:CI->O           1   0.053   0.000  BU192 (N4772)
     MUXCY:CI->O           1   0.053   0.000  BU196 (N4777)
     MUXCY:CI->O           1   0.053   0.000  BU200 (N4782)
     XORCY:CI->O           1   1.274   0.803  BU205 (N719)
     LUT4:I0->O            1   0.439   0.000  BU373 (N5515)
     MUXCY:S->O            1   0.298   0.000  BU374 (N5518)
     MUXCY:CI->O           1   0.053   0.000  BU380 (N5524)
     MUXCY:CI->O           1   0.053   0.000  BU386 (N5530)
     MUXCY:CI->O           1   0.053   0.000  BU392 (N5536)
     MUXCY:CI->O           1   0.053   0.000  BU398 (N5542)
     MUXCY:CI->O           1   0.053   0.000  BU404 (N5548)
     MUXCY:CI->O           1   0.053   0.000  BU410 (N5554)
     XORCY:CI->O           1   1.274   0.000  BU417 (N5483)
     FDE:D                     0.370          BU419
    ----------------------------------------
    Total                      8.893ns (6.141ns logic, 2.752ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONN_C_OUT<0>'
  Clock period: 5.584ns (frequency: 179.099MHz)
  Total number of paths / destination ports: 119 / 19
-------------------------------------------------------------------------
Delay:               5.584ns (Levels of Logic = 4)
  Source:            iUSER_AP/pulsecounter_4 (FF)
  Destination:       iUSER_AP/pulsecounter_7 (FF)
  Source Clock:      CONN_C_OUT<0> rising
  Destination Clock: CONN_C_OUT<0> rising

  Data Path: iUSER_AP/pulsecounter_4 to iUSER_AP/pulsecounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.568   1.010  iUSER_AP/pulsecounter_4 (iUSER_AP/pulsecounter_4)
     LUT4:I0->O            1   0.439   0.000  iUSER_AP/Pulse_Mark_cmp_eq00008491 (iUSER_AP/Pulse_Mark_cmp_eq00008491)
     MUXF5:I0->O           1   0.436   0.803  iUSER_AP/Pulse_Mark_cmp_eq0000849_f5 (iUSER_AP/Pulse_Mark_cmp_eq0000849)
     LUT4_L:I0->LO         1   0.439   0.308  iUSER_AP/Pulse_Mark_cmp_eq0000870 (iUSER_AP/Pulse_Mark_cmp_eq0000870)
     LUT4:I1->O            9   0.439   0.862  iUSER_AP/Pulse_Mark_cmp_eq00008179 (iUSER_AP/Pulse_Mark_cmp_eq0000)
     FDR:R                     0.280          iUSER_AP/pulsecounter_0
    ----------------------------------------
    Total                      5.584ns (2.601ns logic, 2.982ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_clk2'
  Clock period: 6.889ns (frequency: 145.166MHz)
  Total number of paths / destination ports: 3358 / 132
-------------------------------------------------------------------------
Delay:               6.889ns (Levels of Logic = 9)
  Source:            iUSER_AP/count2_0 (FF)
  Destination:       iUSER_AP/count1_19 (FF)
  Source Clock:      iUSER_AP/SSI_clk2 rising
  Destination Clock: iUSER_AP/SSI_clk2 rising

  Data Path: iUSER_AP/count2_0 to iUSER_AP/count1_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.568   1.010  iUSER_AP/count2_0 (iUSER_AP/count2_0)
     LUT3:I0->O            1   0.439   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_lut<0> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<0> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<1> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<2> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<3> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<4> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<4>)
     MUXCY:CI->O          27   0.942   1.109  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<5> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<5>)
     LUT3_D:I2->O         18   0.439   1.063  iUSER_AP/count1_mux0000<0>21 (iUSER_AP/N22)
     LUT4:I3->O            1   0.439   0.000  iUSER_AP/count1_mux0000<8>1 (iUSER_AP/count1_mux0000<8>)
     FDC:D                     0.370          iUSER_AP/count1_11
    ----------------------------------------
    Total                      6.889ns (3.707ns logic, 3.182ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_mclk'
  Clock period: 2.642ns (frequency: 378.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.642ns (Levels of Logic = 1)
  Source:            iUSER_AP/SSI_clk (FF)
  Destination:       iUSER_AP/SSI_clk (FF)
  Source Clock:      iUSER_AP/SSI_mclk rising
  Destination Clock: iUSER_AP/SSI_mclk rising

  Data Path: iUSER_AP/SSI_clk to iUSER_AP/SSI_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.568   0.747  iUSER_AP/SSI_clk (iUSER_AP/SSI_clk)
     INV:I->O              1   0.439   0.517  iUSER_AP/SSI_clk_not00011_INV_0 (iUSER_AP/SSI_clk_not0001)
     FDC:D                     0.370          iUSER_AP/SSI_clk
    ----------------------------------------
    Total                      2.642ns (1.377ns logic, 1.265ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/clk_20Mhz'
  Clock period: 2.596ns (frequency: 385.208MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.596ns (Levels of Logic = 1)
  Source:            iUSER_AP/clk_10Mhz (FF)
  Destination:       iUSER_AP/clk_10Mhz (FF)
  Source Clock:      iUSER_AP/clk_20Mhz rising
  Destination Clock: iUSER_AP/clk_20Mhz rising

  Data Path: iUSER_AP/clk_10Mhz to iUSER_AP/clk_10Mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.568   0.701  iUSER_AP/clk_10Mhz (iUSER_AP/clk_10Mhz)
     INV:I->O              1   0.439   0.517  iUSER_AP/clk_10Mhz_not00011_INV_0 (iUSER_AP/clk_10Mhz_not0001)
     FDC:D                     0.370          iUSER_AP/clk_10Mhz
    ----------------------------------------
    Total                      2.596ns (1.377ns logic, 1.219ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_clk1'
  Clock period: 2.642ns (frequency: 378.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.642ns (Levels of Logic = 1)
  Source:            iUSER_AP/SSI_mclk (FF)
  Destination:       iUSER_AP/SSI_mclk (FF)
  Source Clock:      iUSER_AP/SSI_clk1 rising
  Destination Clock: iUSER_AP/SSI_clk1 rising

  Data Path: iUSER_AP/SSI_mclk to iUSER_AP/SSI_mclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.568   0.747  iUSER_AP/SSI_mclk (iUSER_AP/SSI_mclk)
     INV:I->O              1   0.439   0.517  iUSER_AP/SSI_mclk_not00011_INV_0 (iUSER_AP/SSI_mclk_not0001)
     FDC:D                     0.370          iUSER_AP/SSI_mclk
    ----------------------------------------
    Total                      2.642ns (1.377ns logic, 1.265ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_clk_int'
  Clock period: 1.640ns (frequency: 609.942MHz)
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Delay:               1.640ns (Levels of Logic = 0)
  Source:            iUSER_AP/shift_reg_El_12 (FF)
  Destination:       iUSER_AP/shift_reg_El_13 (FF)
  Source Clock:      iUSER_AP/SSI_clk_int rising
  Destination Clock: iUSER_AP/SSI_clk_int rising

  Data Path: iUSER_AP/shift_reg_El_12 to iUSER_AP/shift_reg_El_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.568   0.702  iUSER_AP/shift_reg_El_12 (iUSER_AP/shift_reg_El_12)
     FD:D                      0.370          iUSER_AP/shift_reg_El_13
    ----------------------------------------
    Total                      1.640ns (0.938ns logic, 0.702ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc3_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.602ns (Levels of Logic = 2)
  Source:            reset_pin (PAD)
  Destination:       gFCKG.iGCLK/iFDP0 (FF)
  Destination Clock: osc3_pin rising

  Data Path: reset_pin to gFCKG.iGCLK/iFDP0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.825   0.885  reset_pin_IBUF (iUSER_AP/RESET_inv)
     INV:I->O            416   0.439   2.082  RESET1_INV_0 (RESET)
     FDP:D                     0.370          gFCKG.iGCLK/iFDP0
    ----------------------------------------
    Total                      4.602ns (1.634ns logic, 2.968ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diclk'
  Total number of paths / destination ports: 57 / 57
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            di<31> (PAD)
  Destination:       iRD/iDI31 (FF)
  Destination Clock: diclk rising

  Data Path: di<31> to iRD/iDI31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  di_31_IBUF (di_31_IBUF)
     FDCE:D                    0.370          iRD/iDI31
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iUSER_AP/SSI_clk2'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.951ns (Levels of Logic = 1)
  Source:            reset_pin (PAD)
  Destination:       iUSER_AP/DATA_TX_7 (FF)
  Destination Clock: iUSER_AP/SSI_clk2 rising

  Data Path: reset_pin to iUSER_AP/DATA_TX_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.825   0.885  reset_pin_IBUF (iUSER_AP/RESET_inv)
     FDE:CE                    0.240          iUSER_AP/DATA_TX_1
    ----------------------------------------
    Total                      1.951ns (1.065ns logic, 0.885ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iUSER_AP/SSI_clk_int'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            dio_a<2> (PAD)
  Destination:       iUSER_AP/shift_reg_El_0 (FF)
  Destination Clock: iUSER_AP/SSI_clk_int rising

  Data Path: dio_a<2> to iUSER_AP/shift_reg_El_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.825   0.517  iDIOA2 (CONN_A_IN<2>)
     FD:D                      0.370          iUSER_AP/shift_reg_El_0
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc3_pin'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.749ns (Levels of Logic = 2)
  Source:            iUSR/iCONF (FF)
  Destination:       vbusy (PAD)
  Source Clock:      osc3_pin rising

  Data Path: iUSR/iCONF to vbusy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.568   0.932  iUSR/iCONF (iUSR/BUSY)
     LUT2:I1->O            1   0.439   0.517  iUSR/BY_OEN1 (iUSR/BY_OEN)
     OBUFT:T->O                4.292          vbusy_OBUFT (vbusy)
    ----------------------------------------
    Total                      6.749ns (5.299ns logic, 1.450ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/clk_20Mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            iUSER_AP/clk_10Mhz (FF)
  Destination:       clkout (PAD)
  Source Clock:      iUSER_AP/clk_20Mhz rising

  Data Path: iUSER_AP/clk_10Mhz to clkout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.568   0.701  iUSER_AP/clk_10Mhz (iUSER_AP/clk_10Mhz)
     OBUF:I->O                 4.361          clkout_OBUF (clkout)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diclk'
  Total number of paths / destination ports: 57 / 55
-------------------------------------------------------------------------
Offset:              7.556ns (Levels of Logic = 2)
  Source:            iUSER_AP/Q3 (FF)
  Destination:       dio_c<0> (PAD)
  Source Clock:      diclk rising

  Data Path: iUSER_AP/Q3 to dio_c<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.568   0.987  iUSER_AP/Q3 (iUSER_AP/Q3)
     LUT3:I0->O           76   0.439   1.202  iUSER_AP/PRFin1 (CONN_C_OUT<0>)
     IOBUF:I->IO               4.361          iDIOC0 (dio_c<0>)
    ----------------------------------------
    Total                      7.556ns (5.368ns logic, 2.188ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/SSI_clk2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.941ns (Levels of Logic = 2)
  Source:            iUSER_AP/SSI_clk_En (FF)
  Destination:       dio_a<0> (PAD)
  Source Clock:      iUSER_AP/SSI_clk2 rising

  Data Path: iUSER_AP/SSI_clk_En to dio_a<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.568   1.056  iUSER_AP/SSI_clk_En (iUSER_AP/SSI_clk_En)
     LUT2:I0->O            1   0.439   0.517  iUSER_AP/SSI_clk_ext1 (CONN_A_OUT<0>)
     IOBUF:I->IO               4.361          iDIOA0 (dio_a<0>)
    ----------------------------------------
    Total                      6.941ns (5.368ns logic, 1.573ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/SSI_mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.841ns (Levels of Logic = 2)
  Source:            iUSER_AP/SSI_clk (FF)
  Destination:       dio_a<0> (PAD)
  Source Clock:      iUSER_AP/SSI_mclk rising

  Data Path: iUSER_AP/SSI_clk to dio_a<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.568   0.956  iUSER_AP/SSI_clk (iUSER_AP/SSI_clk)
     LUT2:I1->O            1   0.439   0.517  iUSER_AP/SSI_clk_ext1 (CONN_A_OUT<0>)
     IOBUF:I->IO               4.361          iDIOA0 (dio_a<0>)
    ----------------------------------------
    Total                      6.841ns (5.368ns logic, 1.473ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Delay:               7.198ns (Levels of Logic = 3)
  Source:            vwrite (PAD)
  Destination:       vpd<7> (PAD)

  Data Path: vwrite to vpd<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.825   0.803  vwrite_IOBUF (N66)
     LUT2:I0->O            8   0.439   0.839  iUSR/OEN_or0000_inv1 (iUSR/OEN_or0000_inv)
     OBUFT:T->O                4.292          vpd_7_OBUFT (vpd<7>)
    ----------------------------------------
    Total                      7.198ns (5.556ns logic, 1.642ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.34 secs
 
--> 

Total memory usage is 191660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1153 (   0 filtered)
Number of infos    :    7 (   0 filtered)

