Analysis & Synthesis report for Test
Mon May 30 23:49:13 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Test|MOUSE:inst4|mouse_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Physical Synthesis Netlist Optimizations
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 17. Source assignments for colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 18. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult18
 24. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult8
 25. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult16
 26. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult17
 27. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult5
 28. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult4
 29. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult12
 31. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult11
 32. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult10
 33. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod3
 34. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod5
 35. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod3
 36. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod5
 37. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult3
 39. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod2
 40. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod2
 41. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod1
 42. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod1
 44. Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod0
 45. altpll Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. lpm_mult Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "colour_signals:inst15|death_screen:DS"
 49. Port Connectivity Checks: "colour_signals:inst15|main_menu:MM"
 50. Port Connectivity Checks: "colour_signals:inst15|powerup:PU"
 51. Port Connectivity Checks: "colour_signals:inst15|pipe:P3"
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 30 23:49:13 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Test                                            ;
; Top-level Entity Name              ; Test                                            ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 6,167                                           ;
;     Total combinational functions  ; 6,094                                           ;
;     Dedicated logic registers      ; 376                                             ;
; Total registers                    ; 376                                             ;
; Total pins                         ; 68                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 6,144                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Test               ; Test               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; ../death_screen.vhd              ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/death_screen.vhd                   ;         ;
; ../char_rom.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/char_rom.vhd                       ;         ;
; ../main_menu.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/main_menu.vhd                      ;         ;
; ../pixel_functions.vhd           ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/pixel_functions.vhd                ;         ;
; ../mouse.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/mouse.vhd                          ;         ;
; ../vga_sync.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/vga_sync.vhd                       ;         ;
; ../structure.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/structure.vhd                      ;         ;
; ../rgb_functions.vhd             ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/rgb_functions.vhd                  ;         ;
; ../drawings.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/drawings.vhd                       ;         ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File         ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/altpll0.vhd                ;         ;
; Test.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/Test.bdf                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/altpll0_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_kt91.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/altsyncram_kt91.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_voo.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/lpm_divide_voo.tdf      ;         ;
; db/abs_divider_0dg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/abs_divider_0dg.tdf     ;         ;
; db/alt_u_div_l8f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/alt_u_div_l8f.tdf       ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/add_sub_vnc.tdf         ;         ;
; db/lpm_abs_7v9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/lpm_abs_7v9.tdf         ;         ;
; db/lpm_divide_1po.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/lpm_divide_1po.tdf      ;         ;
; db/abs_divider_2dg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/abs_divider_2dg.tdf     ;         ;
; db/alt_u_div_p8f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/alt_u_div_p8f.tdf       ;         ;
; db/lpm_abs_8v9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/lpm_abs_8v9.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf                     ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc                      ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc                     ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc                      ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                     ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc                   ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                 ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc               ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                      ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                     ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                  ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                      ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                     ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc          ;         ;
; db/add_sub_vdh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/add_sub_vdh.tdf         ;         ;
; db/add_sub_afh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/add_sub_afh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf                     ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/lpm_divide_3bm.tdf      ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/sign_div_unsign_1nh.tdf ;         ;
; db/alt_u_div_d8f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/alt_u_div_d8f.tdf       ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/lpm_divide_5bm.tdf      ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/sign_div_unsign_3nh.tdf ;         ;
; db/alt_u_div_h8f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/db/alt_u_div_h8f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 6,167                                         ;
;                                             ;                                               ;
; Total combinational functions               ; 6094                                          ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 3328                                          ;
;     -- 3 input functions                    ; 1355                                          ;
;     -- <=2 input functions                  ; 1411                                          ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 4745                                          ;
;     -- arithmetic mode                      ; 1349                                          ;
;                                             ;                                               ;
; Total registers                             ; 376                                           ;
;     -- Dedicated logic registers            ; 376                                           ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 68                                            ;
; Total memory bits                           ; 6144                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
; Total PLLs                                  ; 1                                             ;
;     -- PLLs                                 ; 1                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; colour_signals:inst15|background_d:BD|Add3~18 ;
; Maximum fan-out                             ; 347                                           ;
; Total fan-out                               ; 21110                                         ;
; Average fan-out                             ; 3.19                                          ;
+---------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Test                                           ; 6094 (1)          ; 376 (0)      ; 6144        ; 0            ; 0       ; 0         ; 68   ; 0            ; |Test                                                                                                                                       ; work         ;
;    |MOUSE:inst4|                                ; 52 (52)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|MOUSE:inst4                                                                                                                           ; work         ;
;    |VGA_SYNC:inst1|                             ; 83 (83)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|VGA_SYNC:inst1                                                                                                                        ; work         ;
;    |altpll0:inst|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|altpll0:inst                                                                                                                          ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|altpll0:inst|altpll:altpll_component                                                                                                  ; work         ;
;          |altpll0_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated                                                                    ; work         ;
;    |colour_signals:inst15|                      ; 5958 (65)         ; 254 (0)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15                                                                                                                 ; work         ;
;       |background_d:BD|                         ; 2692 (2103)       ; 48 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD                                                                                                 ; work         ;
;          |lpm_divide:Mod0|                      ; 74 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_3bm:auto_generated|     ; 74 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_1nh:divider|    ; 74 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                       ; work         ;
;                   |alt_u_div_d8f:divider|       ; 74 (74)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider ; work         ;
;          |lpm_divide:Mod1|                      ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod1                                                                                 ; work         ;
;             |lpm_divide_5bm:auto_generated|     ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_3nh:divider|    ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;                   |alt_u_div_h8f:divider|       ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider ; work         ;
;          |lpm_divide:Mod2|                      ; 205 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod2                                                                                 ; work         ;
;             |lpm_divide_1po:auto_generated|     ; 205 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated                                                   ; work         ;
;                |abs_divider_2dg:divider|        ; 205 (20)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider                           ; work         ;
;                   |alt_u_div_p8f:divider|       ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider     ; work         ;
;                   |lpm_abs_8v9:my_abs_num|      ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num    ; work         ;
;          |lpm_divide:Mod3|                      ; 53 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod3                                                                                 ; work         ;
;             |lpm_divide_3bm:auto_generated|     ; 53 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_1nh:divider|    ; 53 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                       ; work         ;
;                   |alt_u_div_d8f:divider|       ; 53 (53)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider ; work         ;
;          |lpm_divide:Mod5|                      ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod5                                                                                 ; work         ;
;             |lpm_divide_voo:auto_generated|     ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated                                                   ; work         ;
;                |abs_divider_0dg:divider|        ; 150 (18)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider                           ; work         ;
;                   |alt_u_div_l8f:divider|       ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider     ; work         ;
;                   |lpm_abs_7v9:my_abs_num|      ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|lpm_abs_7v9:my_abs_num    ; work         ;
;       |death_screen:DS|                         ; 30 (26)           ; 6 (6)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|death_screen:DS                                                                                                 ; work         ;
;          |char_rom:char|                        ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|death_screen:DS|char_rom:char                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                    ; work         ;
;       |flappy_bird:FB|                          ; 892 (478)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB                                                                                                  ; work         ;
;          |lpm_divide:Mod0|                      ; 231 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0                                                                                  ; work         ;
;             |lpm_divide_1po:auto_generated|     ; 231 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated                                                    ; work         ;
;                |abs_divider_2dg:divider|        ; 231 (18)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider                            ; work         ;
;                   |alt_u_div_p8f:divider|       ; 200 (200)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider      ; work         ;
;                   |lpm_abs_8v9:my_abs_num|      ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num     ; work         ;
;          |lpm_divide:Mod1|                      ; 183 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1                                                                                  ; work         ;
;             |lpm_divide_voo:auto_generated|     ; 183 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated                                                    ; work         ;
;                |abs_divider_0dg:divider|        ; 183 (16)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider                            ; work         ;
;                   |alt_u_div_l8f:divider|       ; 155 (155)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider      ; work         ;
;                   |lpm_abs_7v9:my_abs_num|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|lpm_abs_7v9:my_abs_num     ; work         ;
;       |ground:G|                                ; 895 (125)         ; 27 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G                                                                                                        ; work         ;
;          |lpm_divide:Mod0|                      ; 143 (0)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod0                                                                                        ; work         ;
;             |lpm_divide_3bm:auto_generated|     ; 143 (0)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                          ; work         ;
;                |sign_div_unsign_1nh:divider|    ; 143 (0)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                              ; work         ;
;                   |alt_u_div_d8f:divider|       ; 143 (143)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider        ; work         ;
;          |lpm_divide:Mod1|                      ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod1                                                                                        ; work         ;
;             |lpm_divide_5bm:auto_generated|     ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                          ; work         ;
;                |sign_div_unsign_3nh:divider|    ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider                              ; work         ;
;                   |alt_u_div_h8f:divider|       ; 168 (168)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider        ; work         ;
;          |lpm_divide:Mod2|                      ; 266 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod2                                                                                        ; work         ;
;             |lpm_divide_1po:auto_generated|     ; 266 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated                                                          ; work         ;
;                |abs_divider_2dg:divider|        ; 266 (18)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider                                  ; work         ;
;                   |alt_u_div_p8f:divider|       ; 233 (233)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider            ; work         ;
;                   |lpm_abs_8v9:my_abs_num|      ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num           ; work         ;
;          |lpm_divide:Mod3|                      ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod3                                                                                        ; work         ;
;             |lpm_divide_3bm:auto_generated|     ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                          ; work         ;
;                |sign_div_unsign_1nh:divider|    ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                              ; work         ;
;                   |alt_u_div_d8f:divider|       ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider        ; work         ;
;          |lpm_divide:Mod5|                      ; 122 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod5                                                                                        ; work         ;
;             |lpm_divide_voo:auto_generated|     ; 122 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated                                                          ; work         ;
;                |abs_divider_0dg:divider|        ; 122 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider                                  ; work         ;
;                   |alt_u_div_l8f:divider|       ; 122 (122)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider            ; work         ;
;       |main_menu:MM|                            ; 149 (144)         ; 21 (21)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|main_menu:MM                                                                                                    ; work         ;
;          |char_rom:char|                        ; 5 (5)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|main_menu:MM|char_rom:char                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component                                                      ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                       ; work         ;
;       |pipe:P3|                                 ; 1235 (1014)       ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|pipe:P3                                                                                                         ; work         ;
;          |lpm_divide:Mod0|                      ; 221 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|pipe:P3|lpm_divide:Mod0                                                                                         ; work         ;
;             |lpm_divide_1po:auto_generated|     ; 221 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated                                                           ; work         ;
;                |abs_divider_2dg:divider|        ; 221 (20)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider                                   ; work         ;
;                   |alt_u_div_p8f:divider|       ; 189 (189)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider             ; work         ;
;                   |lpm_abs_8v9:my_abs_num|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test|colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num            ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------+---------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Test|altpll0:inst ; C:/Users/Samuel Mason/Documents/GitHub/PILK/Sam/Quartus/altpll0.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test|MOUSE:inst4|mouse_state                                                                                                                                                           ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+-----------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                          ;
+-----------------------------------------------------------------------+-------------------------------------------------------------+
; colour_signals:inst15|flappy_bird:FB|\move_bird:acceleFlag[1..31]     ; Stuck at GND due to stuck port data_in                      ;
; colour_signals:inst15|flappy_bird:FB|\move_bird:start[1..31]          ; Stuck at GND due to stuck port data_in                      ;
; colour_signals:inst15|pipe:P3|r[8..31]                                ; Stuck at GND due to stuck port data_in                      ;
; MOUSE:inst4|CHAROUT[4..7]                                             ; Stuck at VCC due to stuck port data_in                      ;
; MOUSE:inst4|CHAROUT[3]                                                ; Stuck at GND due to stuck port data_in                      ;
; MOUSE:inst4|CHAROUT[2]                                                ; Stuck at VCC due to stuck port data_in                      ;
; MOUSE:inst4|CHAROUT[0,1]                                              ; Stuck at GND due to stuck port data_in                      ;
; MOUSE:inst4|SHIFTOUT[10]                                              ; Stuck at VCC due to stuck port data_in                      ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[10]                          ; Merged with colour_signals:inst15|ground:G|ground_x_pos[10] ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[9]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[9]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[8]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[8]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[7]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[7]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[6]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[6]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[5]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[5]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[4]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[4]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[3]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[3]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[2]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[2]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[1]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[1]  ;
; colour_signals:inst15|pipe:P3|pipe_x_pos[0]                           ; Merged with colour_signals:inst15|ground:G|ground_x_pos[0]  ;
; colour_signals:inst15|death_screen:DS|char_addr[5]                    ; Stuck at GND due to stuck port data_in                      ;
; VGA_SYNC:inst1|pixel_row[9]                                           ; Stuck at GND due to stuck port data_in                      ;
; colour_signals:inst15|flappy_bird:FB|\move_bird:bird_velocity[10..31] ; Lost fanout                                                 ;
; Total Number of Removed Registers = 130                               ;                                                             ;
+-----------------------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 376   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 152   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; colour_signals:inst15|flappy_bird:FB|flappy_y_pos[7]   ; 7       ;
; colour_signals:inst15|flappy_bird:FB|flappy_y_pos[6]   ; 6       ;
; colour_signals:inst15|flappy_bird:FB|flappy_y_pos[5]   ; 6       ;
; colour_signals:inst15|flappy_bird:FB|flappy_y_pos[4]   ; 6       ;
; colour_signals:inst15|pipe:P3|r[7]                     ; 10      ;
; colour_signals:inst15|pipe:P3|r[6]                     ; 10      ;
; colour_signals:inst15|pipe:P3|r[5]                     ; 10      ;
; colour_signals:inst15|pipe:P3|r[4]                     ; 10      ;
; colour_signals:inst15|pipe:P3|rand[0]                  ; 2       ;
; colour_signals:inst15|pipe:P3|\move_pipe:multiplier[0] ; 2       ;
; MOUSE:inst4|send_char                                  ; 3       ;
; MOUSE:inst4|SHIFTOUT[3]                                ; 1       ;
; MOUSE:inst4|SHIFTOUT[5]                                ; 1       ;
; MOUSE:inst4|SHIFTOUT[6]                                ; 1       ;
; MOUSE:inst4|SHIFTOUT[7]                                ; 1       ;
; MOUSE:inst4|SHIFTOUT[8]                                ; 1       ;
; Total number of inverted registers = 16                ;         ;
+--------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                       ; Action           ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; VGA_SYNC:inst1|Add1~1                                                                                                                                                      ; Modified         ; Timing optimization ;
; VGA_SYNC:inst1|v_count~12                                                                                                                                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add1~0                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add3~0                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add4~0                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add5~0                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add6~0                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add6~1                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|Add6~20                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan57~1                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan72~0                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan116~0                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan118~2                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan121~0                                                                                                                        ; Deleted          ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan121~1                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan125~1                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan128~1                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan134~0                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan134~3                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan142~0                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan161~0                                                                                                                        ; Deleted          ; Timing optimization ;
; colour_signals:inst15|background_d:BD|LessThan207~0                                                                                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~14                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~14_OTERM131             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~15                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~15_OTERM161             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~15_RTM054               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~12                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~12_OTERM135             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~13                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~13_OTERM133             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[72]~10                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[72]~10_OTERM139             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[72]~11                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[72]~11_OTERM137             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[73]~8                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[73]~8_OTERM143              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[73]~9                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[73]~9_OTERM141              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[74]~6                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[74]~6_OTERM145              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[74]~7                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[74]~7_OTERM159              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[74]~7_RTM044                ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[75]~4                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[75]~4_OTERM147              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[75]~5                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[75]~5_OTERM157              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[75]~5_RTM040                ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[76]~2                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[76]~2_OTERM151              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[76]~3                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[76]~3_OTERM149              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[77]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[77]~0_OTERM155              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[77]~0_RTM032                ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[77]~1                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[77]~1_OTERM153              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~32                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~32_OTERM235             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~33                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~33_OTERM233             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~30                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~30_OTERM215             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~31                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~31_OTERM231             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~28                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~28_OTERM217             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~29                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~29_OTERM237             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~26                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~26_OTERM219             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~27                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~27_OTERM239             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~24                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~24_OTERM221             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~25                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~25_OTERM249             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~25_RTM0206              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~22                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~22_OTERM223             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~23                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~23_OTERM247             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~23_RTM0202              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~20                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~20_OTERM225             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~21                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~21_OTERM241             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~18                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~18_OTERM227             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~19                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~19_OTERM243             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~16                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~16_OTERM229             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~17                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~17_OTERM245             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~17_RTM0190              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~17_RTM0194              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[90]~34                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[90]~34_OTERM421             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[91]~35                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[91]~35_OTERM411             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[91]~35_RTM0296              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~36                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~36_OTERM413             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[93]~43                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[93]~43_OTERM415             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[94]~42                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[94]~42_OTERM427             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[94]~42_RTM0316              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[95]~41                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[95]~41_OTERM409             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[95]~41_RTM0312              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[96]~40                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[96]~40_OTERM417             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[97]~39                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[97]~39_OTERM419             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[98]~38                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[98]~38_OTERM425             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[98]~38_RTM0304              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[99]~37                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[99]~37_OTERM423             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[99]~37_RTM0300              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~0_OTERM53                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~0_RTM055                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~0_RTM055                        ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~2_OTERM51                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~4_OTERM49                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~6_OTERM47                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~8_OTERM43                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~8_RTM045                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~8_RTM045                        ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~10_OTERM39                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~10_RTM041                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~10_RTM041                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~12_OTERM37                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~14_OTERM35                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~16_OTERM31                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~16_RTM033                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_6~16_RTM033                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~2_OTERM213                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~4_OTERM211                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~6_OTERM209                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~8_OTERM205                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~8_RTM0207                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~8_RTM0207                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~10_OTERM201                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~10_RTM0203                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~10_RTM0203                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~12_OTERM199                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~14_OTERM197                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~16_OTERM193                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~16_RTM0195                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~16_RTM0195                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~18_OTERM189                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~18_RTM0191                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_7~18_RTM0191                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~2_OTERM323                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~4_OTERM321                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~6_OTERM319                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~8_OTERM315                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~8_RTM0317                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~8_RTM0317                       ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~10_OTERM311                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~10_RTM0313                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~10_RTM0313                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~12_OTERM309                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~14_OTERM307                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~16_OTERM303                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~16_RTM0305                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~16_RTM0305                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~18_OTERM299                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~18_RTM0301                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~18_RTM0301                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~20_OTERM295                     ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~20_RTM0297                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~20_RTM0297                      ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[77]~15                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[88]~33                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[89]~30                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[99]~53                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[100]~50                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[110]~54                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|op_1~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|op_7~0                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|op_7~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|op_8~0                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|op_8~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|op_9~1                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[104]~76                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[117]~95                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[118]~92                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[130]~109                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[131]~106                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[143]~123                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[144]~120                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[156]~129                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[156]~130                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[157]~127                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_1~0                                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_1~1                                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_2~0                                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_2~1                                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_3~1                                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_10~0                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_10~1                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_11~0                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|op_11~1                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[1]~99                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|op_2~1                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|remainder[0]~4                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~0_OTERM347              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~0_RTM0268               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~1                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~1_OTERM345              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~15                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~15_OTERM327             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~16                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~16_OTERM325             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~13                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~13_OTERM329             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~14                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~14_OTERM355             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~14_RTM0292              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~11                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~11_OTERM333             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~12                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~12_OTERM331             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~9                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~9_OTERM335              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~10                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~10_OTERM353             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[84]~10_RTM0286              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~7                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~7_OTERM337              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~8                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~8_OTERM351              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[85]~8_RTM0282               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~5                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~5_OTERM339              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~6                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~6_OTERM349              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[86]~6_RTM0278               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~3                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~3_OTERM343              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~4                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[87]~4_OTERM341              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[88]~2                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[90]~26                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[90]~27                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[91]~17                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~18                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~18_RTM0378              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~18_RTM0406              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[93]~25                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[94]~24                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[94]~24_RTM0400              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[95]~23                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[95]~23_RTM0396              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[96]~22                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[96]~22_RTM0392              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[97]~21                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[98]~20                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[98]~20_RTM0386              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[99]~19                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[99]~19_RTM0272              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[99]~19_RTM0382              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[1]~1            ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[2]~2_OTERM291   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[2]~2_RTM0293    ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[2]~2_RTM0293    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[3]~4_OTERM289   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[4]~6_OTERM285   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[4]~6_RTM0287    ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[4]~6_RTM0287    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[5]~8_OTERM281   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[5]~8_RTM0283    ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[5]~8_RTM0283    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[6]~10_OTERM277  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[6]~10_RTM0279   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[6]~10_RTM0279   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[7]~12_OTERM275  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[8]~14_OTERM271  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[8]~14_RTM0273   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[8]~14_RTM0273   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[9]~16_OTERM267  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[9]~16_RTM0269   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[9]~16_RTM0269   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[1]~1            ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[2]~2_OTERM405   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[2]~2_RTM0407    ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[2]~2_RTM0407    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[3]~4_OTERM403   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[4]~6_OTERM399   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[4]~6_RTM0401    ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[4]~6_RTM0401    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[5]~8_OTERM395   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[5]~8_RTM0397    ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[5]~8_RTM0397    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[6]~10_OTERM391  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[6]~10_RTM0393   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[6]~10_RTM0393   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[7]~12_OTERM389  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[8]~14_OTERM385  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[8]~14_RTM0387   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[8]~14_RTM0387   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[9]~16           ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[9]~16_OTERM381  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[9]~16_RTM0383   ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[9]~16_RTM0383   ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[10]~18_OTERM377 ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[10]~18_RTM0379  ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[10]~18_RTM0379  ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[97]~42                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[109]~62                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[110]~59                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[120]~77                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[120]~78                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[121]~76                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[132]~88                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[133]~85                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[133]~86                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[1]~0                ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[1]~1                ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[1]~0                ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[1]~0               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[0]~24              ; Deleted          ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[1]~1               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|lpm_abs_7v9:my_abs_num|cs1a[2]~0                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|lpm_abs_7v9:my_abs_num|cs1a[2]~12                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|op_2~1                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|remainder[0]~6                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|pixel_col_int~0                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|background_d:BD|pixel_row_int~0                                                                                                                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add1~0                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add2~0                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add3~0                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add4~0                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add7~0                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add41~1                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add42~1                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|Add42~2                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan26~0                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan46~2                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan51~0                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan58~1                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan60~0                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan65~0                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|LessThan68~0                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|bird_velocity~0                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[79]~92                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[92]~108                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[93]~105                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[105]~121                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[118]~133                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[131]~147                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[143]~202                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[143]~203                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[144]~161                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[157]~165                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_6_result_int[1]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_6_result_int[1]~1                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_7_result_int[1]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_8_result_int[1]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_9_result_int[1]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_10_result_int[1]~0                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_11_result_int[1]~0                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_12_result_int[1]~1                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[1]~11                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[1]~12                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[2]~0                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|op_2~1                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|remainder[1]~3                                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[60]~91                           ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[60]~92                           ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[63]~71                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[73]~94                           ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[73]~95                           ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[75]~81                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[76]~78                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[84]~115                          ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[84]~116                          ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[85]~106                          ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[86]~93                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[86]~96                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[87]~90                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[97]~118                          ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[97]~119                          ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[99]~102                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[99]~159                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[108]~136                         ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[108]~137                         ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[109]~132                         ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[110]~117                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[110]~120                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[111]~114                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[121]~139                         ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[121]~140                         ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[123]~128                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[123]~175                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[133]~144                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[134]~138                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[134]~141                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[135]~135                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_5_result_int[3]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_5_result_int[3]~1                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_6_result_int[1]~12                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_6_result_int[3]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[2]~12                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[3]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[1]~16                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[2]~14                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[3]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[2]~16                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[3]~0                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[1]~20               ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[2]~18               ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[3]~0                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[1]~22               ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[2]~20               ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[3]~1                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|lpm_abs_7v9:my_abs_num|cs1a[1]~8                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|op_2~0                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|op_2~1                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|remainder[1]~4                                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|pixel_col_int~0                                                                                                                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|pixel_region~13                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|pixel_region~21                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|pixel_region~93                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|flappy_bird:FB|pixel_row_int~0                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|Add0~0                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|Add2~0                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|LessThan3~0                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|LessThan18~0                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|ground_x_pos[0]~11                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[30]~42                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[30]~42_OTERM165                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[30]~43                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[30]~43_OTERM163                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[31]~40                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[31]~40_OTERM167                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[31]~41                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[31]~41_OTERM177                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[31]~41_RTM066                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[32]~38                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[32]~38_OTERM171                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[32]~39                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[32]~39_OTERM169                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[33]~36                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[33]~36_OTERM175                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[33]~36_RTM058                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[33]~37                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[33]~37_OTERM173                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[40]~52                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[40]~52_OTERM359                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[40]~53                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[40]~53_OTERM357                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[41]~50                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[41]~50_OTERM363                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[41]~51                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[41]~51_OTERM361                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[42]~48                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[42]~48_OTERM367                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[42]~49                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[42]~49_OTERM365                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[43]~46                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[43]~46_OTERM371                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[43]~47                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[43]~47_OTERM369                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[44]~44                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[44]~44_OTERM373                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[44]~45                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[44]~45_OTERM375                    ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[44]~45_RTM0252                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[44]~45_RTM0256                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[50]~61                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[50]~62                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[51]~59                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[51]~60                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[52]~57                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[52]~57_RTM0264                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[52]~58                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[53]~56                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[53]~107                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[54]~55                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[54]~55_RTM0438                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[54]~106                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[55]~54                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[55]~54_RTM0430                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[55]~54_RTM0434                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[55]~105                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[61]~70                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[62]~67                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[62]~67_RTM0446                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[63]~111                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[64]~110                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[65]~109                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[66]~108                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~81                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~87                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[91]~98                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[1]~0_OTERM65           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[1]~0_RTM067            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[1]~0_RTM067            ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[2]~2_OTERM63           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[3]~4_OTERM61           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[4]~6_OTERM57           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[4]~6_RTM059            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_3_result_int[4]~6_RTM059            ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[1]~0_OTERM263          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[1]~0_RTM0265           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[1]~0_RTM0265           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[2]~2_OTERM261          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[3]~4_OTERM259          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[4]~6_OTERM255          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[4]~6_RTM0257           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[4]~6_RTM0257           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[5]~8_OTERM251          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[5]~8_RTM0253           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_4_result_int[5]~8_RTM0253           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[1]~0_OTERM445          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[1]~0_RTM0447           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[1]~0_RTM0447           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[2]~2_OTERM443          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[3]~4_OTERM441          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[4]~6_OTERM437          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[4]~6_RTM0439           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[4]~6_RTM0439           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[5]~8_OTERM433          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[5]~8_RTM0435           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[5]~8_RTM0435           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[6]~10_OTERM429         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[6]~10_RTM0431          ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_5_result_int[6]~10_RTM0431          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_6_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_7_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[34]~55                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[45]~65                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[46]~62                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[56]~74                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[67]~84                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[78]~95                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[89]~107                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[100]~113                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|StageOut[111]~125                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_3_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_3_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_4_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_5_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_6_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_7_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_8_result_int[1]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_9_result_int[1]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider|add_sub_10_result_int[1]~1                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[53]~118                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[66]~130                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[67]~127                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[79]~139                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[92]~149                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[105]~158                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[118]~171                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[131]~182                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[144]~197                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[157]~206                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_4_result_int[1]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_4_result_int[1]~1                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_5_result_int[1]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_6_result_int[1]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_7_result_int[1]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_8_result_int[1]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_9_result_int[1]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_10_result_int[1]~0                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_11_result_int[1]~0                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_12_result_int[1]~1                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[1]~14                                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[4]~0                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|op_2~1                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod2|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|remainder[1]~7                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[60]~39                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[60]~40                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[61]~24                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[61]~25                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[63]~10                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~56                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[70]~57                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~42                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[71]~43                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[72]~26                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[73]~22                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[74]~19                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~52                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[80]~53                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~59                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[81]~60                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~41                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[82]~44                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~37                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[83]~38                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[91]~55                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~58                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[92]~61                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[93]~51                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[93]~63                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|StageOut[94]~50                             ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_6_result_int[3]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_6_result_int[3]~1                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_7_result_int[1]~14                  ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_7_result_int[2]~12                  ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_7_result_int[3]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[1]~16                  ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[2]~14                  ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[3]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[1]~16                  ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[2]~18                  ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[3]~0                   ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[84]~79                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[85]~67                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[85]~68                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[86]~53                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[87]~51                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[96]~82                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[97]~80                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[98]~66                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[98]~69                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[99]~64                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[99]~65                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[100]~62                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[108]~97                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[108]~124                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[109]~83                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[111]~78                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[111]~109                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[120]~94                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[120]~95                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[121]~98                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[122]~84                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[123]~92                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[134]~99                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[135]~93                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|StageOut[136]~101                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[0]~16                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[1]~14                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[2]~12                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[3]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[3]~1                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[0]~18                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[1]~16                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[2]~14                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_8_result_int[3]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[0]~20                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[1]~18                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[2]~16                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_9_result_int[3]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[1]~22                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[2]~18                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[3]~0                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_10_result_int[3]~1                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[1]~20                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[2]~22                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_11_result_int[3]~1                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|ground:G|pixel_col_int~0                                                                                                                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add6~0                                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add8~0                                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add8~1                                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add8~8                                                                                                                                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add59~1                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add60~1                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~0_OTERM27                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~0_RTM029                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~0_RTM029                                                                                                                               ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~1                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~2_OTERM23                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~2_RTM025                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~2_RTM025                                                                                                                               ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~4_OTERM21                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~6_OTERM19                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~8_OTERM15                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~8_RTM017                                                                                                                               ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~8_RTM017                                                                                                                               ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~10_OTERM11                                                                                                                             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~10_RTM013                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~10_RTM013                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~12_OTERM9                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~14_OTERM7                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~16_OTERM5                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~18_OTERM3                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add61~20_OTERM1                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Add62~1                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~1                                                                                                                                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~1_RTM085                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~1_RTM085                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~3                                                                                                                                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~3_RTM079                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~3_RTM079                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~4                                                                                                                                     ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~4_OTERM179                                                                                                                            ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~4_RTM078                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~4_RTM084                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~5                                                                                                                                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~5_RTM075                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~5_RTM075                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~6                                                                                                                                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~6_RTM071                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~6_RTM071                                                                                                                              ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~7                                                                                                                                     ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~7_OTERM185                                                                                                                            ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~7_RTM070                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~7_RTM074                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~7_RTM0187                                                                                                                             ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~7_RTM0187                                                                                                                             ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~10                                                                                                                                    ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|Equal4~10_RTM0186                                                                                                                            ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~1                                                                                                                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~1_RTM028                                                                                                                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~3                                                                                                                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~3_RTM024                                                                                                                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~9                                                                                                                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~9_RTM016                                                                                                                           ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~11                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan0~11_RTM012                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan29~1                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan53~1                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan54~0                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~0                                                                                                                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~0_OTERM99                                                                                                                         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~0_RTM0101                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~0_RTM0101                                                                                                                         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~1                                                                                                                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~1_OTERM103                                                                                                                        ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~1_RTM0105                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~1_RTM0105                                                                                                                         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~2                                                                                                                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~2_OTERM107                                                                                                                        ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~2_RTM0109                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~2_RTM0109                                                                                                                         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~4                                                                                                                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~4_OTERM95                                                                                                                         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~4_RTM097                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~4_RTM097                                                                                                                          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~5                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~5_RTM096                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~5_RTM0104                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~5_RTM0108                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~6                                                                                                                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~6_RTM093                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~6_RTM093                                                                                                                          ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~8                                                                                                                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~8_OTERM181                                                                                                                        ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~8_RTM092                                                                                                                          ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~8_RTM0183                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~8_RTM0183                                                                                                                         ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~9                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~9_RTM0100                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan69~9_RTM0182                                                                                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan70~0                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|LessThan70~1                                                                                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|\move_pipe:multiplier[11]_OTERM127                                                                                                           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|\move_pipe:multiplier[12]_OTERM129                                                                                                           ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|count~1                                                                                                                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[78]~104                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[78]~105                                 ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[80]~88                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[92]~106                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[93]~102                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[94]~99                                  ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[104]~129                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[104]~130                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[106]~114                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[106]~115                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[118]~131                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[119]~127                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[130]~157                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[130]~158                                ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[132]~140                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[132]~141                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[144]~159                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[145]~155                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[157]~164                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[158]~162                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|StageOut[158]~163                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_6_result_int[2]~0                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_6_result_int[2]~1                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_7_result_int[1]~14                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_7_result_int[2]~0                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_8_result_int[2]~0                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_9_result_int[1]~18                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_9_result_int[2]~0                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_10_result_int[2]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_11_result_int[1]~22                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_11_result_int[2]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_12_result_int[1]~24                      ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_12_result_int[2]~0                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|alt_u_div_p8f:divider|add_sub_12_result_int[2]~1                       ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|lpm_abs_8v9:my_abs_num|cs1a[1]~11                                      ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|op_2~0                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|op_2~1                                                                 ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|remainder[1]~10                                                        ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|lpm_divide:Mod0|lpm_divide_1po:auto_generated|abs_divider_2dg:divider|remainder[2]~4                                                         ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|multiplier~10                                                                                                                                ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|pixel_col_int~0                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|pixel_region~19                                                                                                                              ; Modified         ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[0]_OTERM111                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[0]~5                                                                                                                                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[1]_OTERM113                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[2]_OTERM115                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[2]~4                                                                                                                                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[3]_OTERM117                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[4]_OTERM119                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[4]~3                                                                                                                                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[5]_OTERM121                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[5]~2                                                                                                                                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[6]_OTERM123                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[6]~1                                                                                                                                       ; Deleted          ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[7]_OTERM125                                                                                                                                ; Retimed Register ; Timing optimization ;
; colour_signals:inst15|pipe:P3|r[7]~0                                                                                                                                       ; Deleted          ; Timing optimization ;
; inst7                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; inst7~_wirecell                                                                                                                                                            ; Modified         ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Test|colour_signals:inst15|flappy_bird:FB|\move_bird:bird_velocity[11] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Test|VGA_SYNC:inst1|v_count[7]                                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Test|colour_signals:inst15|pipe:P3|\move_pipe:multiplier[11]           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Test|colour_signals:inst15|pipe:P3|pipe_x_motion[3]                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Test|colour_signals:inst15|flappy_bird:FB|flappy_y_pos[2]              ;
; 10:1               ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |Test|colour_signals:inst15|death_screen:DS|char_addr[0]                ;
; 45:1               ; 6 bits    ; 180 LEs       ; 174 LEs              ; 6 LEs                  ; Yes        ; |Test|colour_signals:inst15|main_menu:MM|char_addr[0]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Test|colour_signals:inst15|flappy_bird:FB|flappy_y_pos[6]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|flappy_bird:FB|bird_velocity                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |Test|colour_signals:inst15|pipe:P3|multiplier                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |Test|colour_signals:inst15|background_d:BD|bg4_colours                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|blue[0]                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|main_menu:MM|colour_info[2][3]              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|green[3]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|red[3]                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|pipe:P3|p2_colours                          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|ground:G|colour_info[2][2]                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|ground:G|colour_info[2][3]                  ;
; 57:1               ; 2 bits    ; 76 LEs        ; 72 LEs               ; 4 LEs                  ; No         ; |Test|colour_signals:inst15|pipe:P3|colour_info[2][2]                   ;
; 62:1               ; 2 bits    ; 82 LEs        ; 78 LEs               ; 4 LEs                  ; No         ; |Test|colour_signals:inst15|flappy_bird:FB|colour_info[1][2]            ;
; 65:1               ; 2 bits    ; 86 LEs        ; 86 LEs               ; 0 LEs                  ; No         ; |Test|colour_signals:inst15|pipe:P3|colour_info[1][0]                   ;
; 69:1               ; 2 bits    ; 92 LEs        ; 86 LEs               ; 6 LEs                  ; No         ; |Test|colour_signals:inst15|pipe:P3|colour_info[0][1]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                     ;
; LPM_WIDTHD             ; 12             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_1po ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult18 ;
+------------------------------------------------+-------------+---------------------------------+
; Parameter Name                                 ; Value       ; Type                            ;
+------------------------------------------------+-------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 2           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9           ; Untyped                         ;
; LPM_WIDTHP                                     ; 11          ; Untyped                         ;
; LPM_WIDTHR                                     ; 11          ; Untyped                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                         ;
; LATENCY                                        ; 0           ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                         ;
; USE_EAB                                        ; OFF         ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                         ;
+------------------------------------------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult8 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 2           ; Untyped                        ;
; LPM_WIDTHB                                     ; 9           ; Untyped                        ;
; LPM_WIDTHP                                     ; 11          ; Untyped                        ;
; LPM_WIDTHR                                     ; 11          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult16 ;
+------------------------------------------------+-------------+---------------------------------+
; Parameter Name                                 ; Value       ; Type                            ;
+------------------------------------------------+-------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 2           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9           ; Untyped                         ;
; LPM_WIDTHP                                     ; 11          ; Untyped                         ;
; LPM_WIDTHR                                     ; 11          ; Untyped                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                         ;
; LATENCY                                        ; 0           ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                         ;
; USE_EAB                                        ; OFF         ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                         ;
+------------------------------------------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult17 ;
+------------------------------------------------+-------------+---------------------------------+
; Parameter Name                                 ; Value       ; Type                            ;
+------------------------------------------------+-------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 2           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9           ; Untyped                         ;
; LPM_WIDTHP                                     ; 11          ; Untyped                         ;
; LPM_WIDTHR                                     ; 11          ; Untyped                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                         ;
; LATENCY                                        ; 0           ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                         ;
; USE_EAB                                        ; OFF         ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                         ;
+------------------------------------------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult5 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 2           ; Untyped                        ;
; LPM_WIDTHB                                     ; 9           ; Untyped                        ;
; LPM_WIDTHP                                     ; 11          ; Untyped                        ;
; LPM_WIDTHR                                     ; 11          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult4 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 2           ; Untyped                        ;
; LPM_WIDTHB                                     ; 9           ; Untyped                        ;
; LPM_WIDTHP                                     ; 11          ; Untyped                        ;
; LPM_WIDTHR                                     ; 11          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 2           ; Untyped                        ;
; LPM_WIDTHB                                     ; 9           ; Untyped                        ;
; LPM_WIDTHP                                     ; 11          ; Untyped                        ;
; LPM_WIDTHR                                     ; 11          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult12 ;
+------------------------------------------------+-------------+---------------------------------+
; Parameter Name                                 ; Value       ; Type                            ;
+------------------------------------------------+-------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 2           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9           ; Untyped                         ;
; LPM_WIDTHP                                     ; 11          ; Untyped                         ;
; LPM_WIDTHR                                     ; 11          ; Untyped                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                         ;
; LATENCY                                        ; 0           ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                         ;
; USE_EAB                                        ; OFF         ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                         ;
+------------------------------------------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult11 ;
+------------------------------------------------+-------------+---------------------------------+
; Parameter Name                                 ; Value       ; Type                            ;
+------------------------------------------------+-------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 2           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9           ; Untyped                         ;
; LPM_WIDTHP                                     ; 11          ; Untyped                         ;
; LPM_WIDTHR                                     ; 11          ; Untyped                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                         ;
; LATENCY                                        ; 0           ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                         ;
; USE_EAB                                        ; OFF         ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                         ;
+------------------------------------------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult10 ;
+------------------------------------------------+-------------+---------------------------------+
; Parameter Name                                 ; Value       ; Type                            ;
+------------------------------------------------+-------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 2           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9           ; Untyped                         ;
; LPM_WIDTHP                                     ; 11          ; Untyped                         ;
; LPM_WIDTHR                                     ; 11          ; Untyped                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                         ;
; LATENCY                                        ; 0           ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                         ;
; USE_EAB                                        ; OFF         ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                         ;
+------------------------------------------------+-------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                               ;
; LPM_WIDTHD             ; 12             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                      ;
; LPM_WIDTHD             ; 12             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                     ;
; LPM_WIDTHD             ; 13             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_1po ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|pipe:P3|lpm_mult:Mult3 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 2           ; Untyped                        ;
; LPM_WIDTHB                                     ; 9           ; Untyped                        ;
; LPM_WIDTHP                                     ; 11          ; Untyped                        ;
; LPM_WIDTHR                                     ; 11          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 13             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_1po ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_1po ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                               ;
; LPM_WIDTHD             ; 11             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|ground:G|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                      ;
; LPM_WIDTHD             ; 11             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: colour_signals:inst15|background_d:BD|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                   ;
; Entity Instance                           ; colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 11                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; colour_signals:inst15|pipe:P3|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 2                                             ;
;     -- LPM_WIDTHB                     ; 9                                             ;
;     -- LPM_WIDTHP                     ; 11                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "colour_signals:inst15|death_screen:DS"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; state_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "colour_signals:inst15|main_menu:MM" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; state ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "colour_signals:inst15|powerup:PU" ;
+------------------+-------+----------+------------------------+
; Port             ; Type  ; Severity ; Details                ;
+------------------+-------+----------+------------------------+
; powerup_en[1..0] ; Input ; Info     ; Stuck at GND           ;
+------------------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "colour_signals:inst15|pipe:P3"                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pipe_no[31..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pipe_no[0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pipe_height_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scale_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pipe_gap_width_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 30 23:48:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/death_screen.vhd
    Info (12022): Found design unit 1: death_screen-arc
    Info (12023): Found entity 1: death_screen
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/main_menu.vhd
    Info (12022): Found design unit 1: main_menu-arc
    Info (12023): Found entity 1: main_menu
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/sevenseg.vhd
    Info (12022): Found design unit 1: BCD2SevenSeg-arc1
    Info (12023): Found entity 1: BCD2SevenSeg
Info (12021): Found 2 design units, including 0 entities, in source file /users/samuel mason/documents/github/pilk/sam/pixel_functions.vhd
    Info (12022): Found design unit 1: pixel_functions
    Info (12022): Found design unit 2: pixel_functions-body
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file /users/samuel mason/documents/github/pilk/sam/structure.vhd
    Info (12022): Found design unit 1: colour_signals-structure
    Info (12023): Found entity 1: colour_signals
Info (12021): Found 2 design units, including 0 entities, in source file /users/samuel mason/documents/github/pilk/sam/rgb_functions.vhd
    Info (12022): Found design unit 1: rgb_functions
    Info (12022): Found design unit 2: rgb_functions-body
Info (12021): Found 12 design units, including 6 entities, in source file /users/samuel mason/documents/github/pilk/sam/drawings.vhd
    Info (12022): Found design unit 1: background_m-behaviour
    Info (12022): Found design unit 2: background_d-behaviour
    Info (12022): Found design unit 3: ground-behaviour
    Info (12022): Found design unit 4: pipe-behaviour
    Info (12022): Found design unit 5: powerup-behaviour
    Info (12022): Found design unit 6: flappy_bird-behaviour
    Info (12023): Found entity 1: background_m
    Info (12023): Found entity 2: background_d
    Info (12023): Found entity 3: ground
    Info (12023): Found entity 4: pipe
    Info (12023): Found entity 5: powerup
    Info (12023): Found entity 6: flappy_bird
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: Test
Info (12127): Elaborating entity "Test" for the top level hierarchy
Warning (275012): Pin "sw1" overlaps another pin, block, or symbol
Warning (275012): Pin "sw2" overlaps another pin, block, or symbol
Warning (275012): Pin "sw3" overlaps another pin, block, or symbol
Warning (275012): Pin "sw4" overlaps another pin, block, or symbol
Warning (275012): Pin "sw5" overlaps another pin, block, or symbol
Warning (275012): Pin "sw6" overlaps another pin, block, or symbol
Warning (275012): Pin "sw7" overlaps another pin, block, or symbol
Warning (275012): Pin "sw8" overlaps another pin, block, or symbol
Warning (275012): Pin "sw9" overlaps another pin, block, or symbol
Warning (275043): Pin "ledg1" is missing source
Warning (275043): Pin "ledg2" is missing source
Warning (275043): Pin "ledg3" is missing source
Warning (275043): Pin "ledg4" is missing source
Warning (275043): Pin "ledg5" is missing source
Warning (275043): Pin "ledg6" is missing source
Warning (275043): Pin "ledg7" is missing source
Warning (275043): Pin "ledg8" is missing source
Warning (275043): Pin "ledg9" is missing source
Warning (275009): Pin "sw1" not connected
Warning (275009): Pin "sw2" not connected
Warning (275009): Pin "sw3" not connected
Warning (275009): Pin "sw4" not connected
Warning (275009): Pin "sw5" not connected
Warning (275009): Pin "sw6" not connected
Warning (275009): Pin "sw7" not connected
Warning (275009): Pin "sw8" not connected
Warning (275009): Pin "sw9" not connected
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst1"
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "colour_signals" for hierarchy "colour_signals:inst15"
Warning (10036): Verilog HDL or VHDL warning at structure.vhd(98): object "state_death" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at structure.vhd(105): used implicit default value for signal "pipe_height_out_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at structure.vhd(105): used implicit default value for signal "pipe_height_out_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at structure.vhd(106): used implicit default value for signal "pipe_x_out_pos_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at structure.vhd(106): used implicit default value for signal "pipe_x_out_pos_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at structure.vhd(107): used implicit default value for signal "scale_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at structure.vhd(108): used implicit default value for signal "pipe_gap_width_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "powerup_en[1..0]" at structure.vhd(103)
Info (12128): Elaborating entity "background_m" for hierarchy "colour_signals:inst15|background_m:B"
Info (12128): Elaborating entity "background_d" for hierarchy "colour_signals:inst15|background_d:BD"
Warning (10036): Verilog HDL or VHDL warning at drawings.vhd(70): object "background_width" assigned a value but never read
Info (12128): Elaborating entity "ground" for hierarchy "colour_signals:inst15|ground:G"
Warning (10036): Verilog HDL or VHDL warning at drawings.vhd(966): object "ground_width" assigned a value but never read
Info (12128): Elaborating entity "pipe" for hierarchy "colour_signals:inst15|pipe:P3"
Warning (10541): VHDL Signal Declaration warning at drawings.vhd(1062): used implicit default value for signal "powerup_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "powerup" for hierarchy "colour_signals:inst15|powerup:PU"
Warning (10541): VHDL Signal Declaration warning at drawings.vhd(1366): used implicit default value for signal "powerup_width" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at drawings.vhd(1367): used implicit default value for signal "powerup_height" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at drawings.vhd(1369): used implicit default value for signal "powerup_x_pos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at drawings.vhd(1370): used explicit default value for signal "powerup_y_pos" because signal was never assigned a value
Info (12128): Elaborating entity "flappy_bird" for hierarchy "colour_signals:inst15|flappy_bird:FB"
Warning (10036): Verilog HDL or VHDL warning at drawings.vhd(1477): object "right_flag" assigned a value but never read
Warning (10542): VHDL Variable Declaration warning at drawings.vhd(1635): used initial value expression for variable "frame_rate_time" because variable was never assigned a value
Info (12128): Elaborating entity "main_menu" for hierarchy "colour_signals:inst15|main_menu:MM"
Warning (10540): VHDL Signal Declaration warning at main_menu.vhd(36): used explicit default value for signal "yellow" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at main_menu.vhd(37): used explicit default value for signal "white" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at main_menu.vhd(38): used explicit default value for signal "black" because signal was never assigned a value
Info (12128): Elaborating entity "char_rom" for hierarchy "colour_signals:inst15|main_menu:MM|char_rom:char"
Info (12128): Elaborating entity "altsyncram" for hierarchy "colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf
    Info (12023): Found entity 1: altsyncram_kt91
Info (12128): Elaborating entity "altsyncram_kt91" for hierarchy "colour_signals:inst15|main_menu:MM|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated"
Info (12128): Elaborating entity "death_screen" for hierarchy "colour_signals:inst15|death_screen:DS"
Warning (10540): VHDL Signal Declaration warning at death_screen.vhd(36): used explicit default value for signal "white" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at death_screen.vhd(38): used explicit default value for signal "red" because signal was never assigned a value
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst4"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (286030): Timing-Driven Synthesis is running
Info (278001): Inferred 24 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|flappy_bird:FB|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|pipe:P3|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult18"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult16"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult12"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult11"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|ground:G|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|ground:G|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|background_d:BD|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|background_d:BD|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|flappy_bird:FB|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "colour_signals:inst15|pipe:P3|Mult3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|ground:G|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|background_d:BD|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|ground:G|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|ground:G|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|background_d:BD|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "colour_signals:inst15|background_d:BD|Mod0"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_voo.tdf
    Info (12023): Found entity 1: lpm_divide_voo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf
    Info (12023): Found entity 1: abs_divider_0dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf
    Info (12023): Found entity 1: alt_u_div_l8f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_7v9.tdf
    Info (12023): Found entity 1: lpm_abs_7v9
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "colour_signals:inst15|pipe:P3|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1po.tdf
    Info (12023): Found entity 1: lpm_divide_1po
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf
    Info (12023): Found entity 1: abs_divider_2dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf
    Info (12023): Found entity 1: alt_u_div_p8f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8v9.tdf
    Info (12023): Found entity 1: lpm_abs_8v9
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12133): Instantiated megafunction "colour_signals:inst15|pipe:P3|lpm_mult:Mult18" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18|multcore:mult_core", which is child of megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12131): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12131): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vdh.tdf
    Info (12023): Found entity 1: add_sub_vdh
Info (12131): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12131): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh
Info (12131): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18|altshift:external_latency_ffs", which is child of megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult18"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult8"
Info (12133): Instantiated megafunction "colour_signals:inst15|pipe:P3|lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "colour_signals:inst15|pipe:P3|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|ground:G|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "colour_signals:inst15|ground:G|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_d8f.tdf
    Info (12023): Found entity 1: alt_u_div_d8f
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|ground:G|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "colour_signals:inst15|ground:G|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|background_d:BD|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "colour_signals:inst15|background_d:BD|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|background_d:BD|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "colour_signals:inst15|background_d:BD|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "colour_signals:inst15|flappy_bird:FB|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|pipe:P3|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "colour_signals:inst15|pipe:P3|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|ground:G|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "colour_signals:inst15|ground:G|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|background_d:BD|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "colour_signals:inst15|background_d:BD|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|ground:G|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "colour_signals:inst15|ground:G|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf
    Info (12023): Found entity 1: alt_u_div_h8f
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|ground:G|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "colour_signals:inst15|ground:G|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|background_d:BD|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "colour_signals:inst15|background_d:BD|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "colour_signals:inst15|background_d:BD|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "colour_signals:inst15|background_d:BD|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13014): Ignored 64 buffer(s)
    Info (13016): Ignored 64 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledg1" is stuck at GND
    Warning (13410): Pin "ledg2" is stuck at GND
    Warning (13410): Pin "ledg3" is stuck at GND
    Warning (13410): Pin "ledg4" is stuck at GND
    Warning (13410): Pin "ledg5" is stuck at GND
    Warning (13410): Pin "ledg6" is stuck at GND
    Warning (13410): Pin "ledg7" is stuck at GND
    Warning (13410): Pin "ledg8" is stuck at GND
    Warning (13410): Pin "ledg9" is stuck at GND
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "colour_signals:inst15|death_screen:DS|char_rom:char|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[2]~12"
    Info (17048): Logic cell "colour_signals:inst15|ground:G|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_0dg:divider|alt_u_div_l8f:divider|add_sub_7_result_int[1]~14"
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 6477 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw1"
    Warning (15610): No output dependent on input pin "sw2"
    Warning (15610): No output dependent on input pin "sw3"
    Warning (15610): No output dependent on input pin "sw4"
    Warning (15610): No output dependent on input pin "sw5"
    Warning (15610): No output dependent on input pin "sw6"
    Warning (15610): No output dependent on input pin "sw7"
    Warning (15610): No output dependent on input pin "sw8"
    Warning (15610): No output dependent on input pin "sw9"
Info (21057): Implemented 6352 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 6267 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Mon May 30 23:49:13 2022
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:31


