Two 8-bit inputs a and b, and a 1-bit carry input carry_in. Output the 8-bit sum (sum) and a 1-bit carry output (carry_out).Note: Reset signals must be processed in a clock-synchronized manner. The rst signal should not appear in the sensitivity list .
module adder_8bit (
    input  [7:0] a,          // 8-bit input A
    input  [7:0] b,          // 8-bit input B
    input        carry_in,   // Input carry
    output [7:0] sum,        // 8-bit sum output
    output       carry_out   // Carry-out signal
);