{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 08 16:46:38 2021 " "Info: Processing started: Mon Nov 08 16:46:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Choice -c Choice --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Choice -c Choice --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[1\] Y 13.185 ns Longest " "Info: Longest tpd from source pin \"D\[1\]\" to destination pin \"Y\" is 13.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D\[1\] 1 PIN PIN_119 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'D\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "Choice.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.5/Test3.5(3)_Always/Choice.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.750 ns) + CELL(0.206 ns) 7.900 ns Mux0~0 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(6.750 ns) + CELL(0.206 ns) = 7.900 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.956 ns" { D[1] Mux0~0 } "NODE_NAME" } } { "Choice.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.5/Test3.5(3)_Always/Choice.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 8.468 ns Mux0~1 3 COMB LCCOMB_X1_Y11_N26 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 8.468 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "Choice.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.5/Test3.5(3)_Always/Choice.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 9.028 ns Mux0~2 4 COMB LCCOMB_X1_Y11_N4 1 " "Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 9.028 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { Mux0~1 Mux0~2 } "NODE_NAME" } } { "Choice.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.5/Test3.5(3)_Always/Choice.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(3.256 ns) 13.185 ns Y 5 PIN PIN_143 0 " "Info: 5: + IC(0.901 ns) + CELL(3.256 ns) = 13.185 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'Y'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { Mux0~2 Y } "NODE_NAME" } } { "Choice.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.5/Test3.5(3)_Always/Choice.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.818 ns ( 36.54 % ) " "Info: Total cell delay = 4.818 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.367 ns ( 63.46 % ) " "Info: Total interconnect delay = 8.367 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.185 ns" { D[1] Mux0~0 Mux0~1 Mux0~2 Y } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.185 ns" { D[1] {} D[1]~combout {} Mux0~0 {} Mux0~1 {} Mux0~2 {} Y {} } { 0.000ns 0.000ns 6.750ns 0.362ns 0.354ns 0.901ns } { 0.000ns 0.944ns 0.206ns 0.206ns 0.206ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 08 16:46:38 2021 " "Info: Processing ended: Mon Nov 08 16:46:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
