
groundstationfreertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015504  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000744  080156e8  080156e8  000166e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015e2c  08015e2c  000171f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015e2c  08015e2c  00016e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015e34  08015e34  000171f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015e34  08015e34  00016e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015e38  08015e38  00016e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08015e3c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004444  200001f8  08016034  000171f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000463c  08016034  0001763c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000171f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e4bc  00000000  00000000  00017228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006a6b  00000000  00000000  000456e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002638  00000000  00000000  0004c150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d8d  00000000  00000000  0004e788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028cd4  00000000  00000000  00050515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003448c  00000000  00000000  000791e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee424  00000000  00000000  000ad675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019ba99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b544  00000000  00000000  0019badc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001a7020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	080156cc 	.word	0x080156cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001fc 	.word	0x200001fc
 800021c:	080156cc 	.word	0x080156cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08c      	sub	sp, #48	@ 0x30
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2220      	movs	r2, #32
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f010 fee6 	bl	8011e5a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800108e:	4b40      	ldr	r3, [pc, #256]	@ (8001190 <MX_ADC1_Init+0x120>)
 8001090:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001094:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001096:	4b3e      	ldr	r3, [pc, #248]	@ (8001190 <MX_ADC1_Init+0x120>)
 8001098:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800109c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800109e:	4b3c      	ldr	r3, [pc, #240]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80010aa:	4b39      	ldr	r3, [pc, #228]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010b0:	4b37      	ldr	r3, [pc, #220]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010b6:	4b36      	ldr	r3, [pc, #216]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010b8:	2208      	movs	r2, #8
 80010ba:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010bc:	4b34      	ldr	r3, [pc, #208]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010be:	2200      	movs	r2, #0
 80010c0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010c2:	4b33      	ldr	r3, [pc, #204]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 80010c8:	4b31      	ldr	r3, [pc, #196]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010ca:	2203      	movs	r2, #3
 80010cc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ce:	4b30      	ldr	r3, [pc, #192]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010d8:	2200      	movs	r2, #0
 80010da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010de:	2200      	movs	r2, #0
 80010e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ea:	4b29      	ldr	r3, [pc, #164]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010f0:	4b27      	ldr	r3, [pc, #156]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f8:	4825      	ldr	r0, [pc, #148]	@ (8001190 <MX_ADC1_Init+0x120>)
 80010fa:	f003 f97b 	bl	80043f4 <HAL_ADC_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001104:	f001 f8f8 	bl	80022f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001108:	2300      	movs	r3, #0
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800110c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001110:	4619      	mov	r1, r3
 8001112:	481f      	ldr	r0, [pc, #124]	@ (8001190 <MX_ADC1_Init+0x120>)
 8001114:	f004 f8ea 	bl	80052ec <HAL_ADCEx_MultiModeConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800111e:	f001 f8eb 	bl	80022f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001122:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <MX_ADC1_Init+0x124>)
 8001124:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001126:	2306      	movs	r3, #6
 8001128:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800112a:	2307      	movs	r3, #7
 800112c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4619      	mov	r1, r3
 800113e:	4814      	ldr	r0, [pc, #80]	@ (8001190 <MX_ADC1_Init+0x120>)
 8001140:	f003 fba4 	bl	800488c <HAL_ADC_ConfigChannel>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800114a:	f001 f8d5 	bl	80022f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 800114e:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <MX_ADC1_Init+0x128>)
 8001150:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001152:	230c      	movs	r3, #12
 8001154:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	4619      	mov	r1, r3
 800115a:	480d      	ldr	r0, [pc, #52]	@ (8001190 <MX_ADC1_Init+0x120>)
 800115c:	f003 fb96 	bl	800488c <HAL_ADC_ConfigChannel>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001166:	f001 f8c7 	bl	80022f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <MX_ADC1_Init+0x12c>)
 800116c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800116e:	2312      	movs	r3, #18
 8001170:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	@ (8001190 <MX_ADC1_Init+0x120>)
 8001178:	f003 fb88 	bl	800488c <HAL_ADC_ConfigChannel>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001182:	f001 f8b9 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	3730      	adds	r7, #48	@ 0x30
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000214 	.word	0x20000214
 8001194:	cb840000 	.word	0xcb840000
 8001198:	c3210000 	.word	0xc3210000
 800119c:	0c900008 	.word	0x0c900008

080011a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b09a      	sub	sp, #104	@ 0x68
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	2244      	movs	r2, #68	@ 0x44
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f010 fe4a 	bl	8011e5a <memset>
  if(adcHandle->Instance==ADC1)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011ce:	d15f      	bne.n	8001290 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80011d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011d4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80011d6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80011da:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	4618      	mov	r0, r3
 80011e2:	f006 f985 	bl	80074f0 <HAL_RCCEx_PeriphCLKConfig>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80011ec:	f001 f884 	bl	80022f8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011f0:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <HAL_ADC_MspInit+0xf8>)
 80011f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f4:	4a28      	ldr	r2, [pc, #160]	@ (8001298 <HAL_ADC_MspInit+0xf8>)
 80011f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <HAL_ADC_MspInit+0xf8>)
 80011fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001200:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b23      	ldr	r3, [pc, #140]	@ (8001298 <HAL_ADC_MspInit+0xf8>)
 800120a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120c:	4a22      	ldr	r2, [pc, #136]	@ (8001298 <HAL_ADC_MspInit+0xf8>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001214:	4b20      	ldr	r3, [pc, #128]	@ (8001298 <HAL_ADC_MspInit+0xf8>)
 8001216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001220:	2304      	movs	r3, #4
 8001222:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001224:	2303      	movs	r3, #3
 8001226:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001230:	4619      	mov	r1, r3
 8001232:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001236:	f004 fd1b 	bl	8005c70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800123a:	4b18      	ldr	r3, [pc, #96]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 800123c:	4a18      	ldr	r2, [pc, #96]	@ (80012a0 <HAL_ADC_MspInit+0x100>)
 800123e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001242:	2205      	movs	r2, #5
 8001244:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800124c:	4b13      	ldr	r3, [pc, #76]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001252:	4b12      	ldr	r3, [pc, #72]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001254:	2280      	movs	r2, #128	@ 0x80
 8001256:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001258:	4b10      	ldr	r3, [pc, #64]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 800125a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800125e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001260:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001262:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001266:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800126e:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001274:	4809      	ldr	r0, [pc, #36]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001276:	f004 f9bd 	bl	80055f4 <HAL_DMA_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001280:	f001 f83a 	bl	80022f8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a05      	ldr	r2, [pc, #20]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 8001288:	655a      	str	r2, [r3, #84]	@ 0x54
 800128a:	4a04      	ldr	r2, [pc, #16]	@ (800129c <HAL_ADC_MspInit+0xfc>)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001290:	bf00      	nop
 8001292:	3768      	adds	r7, #104	@ 0x68
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40021000 	.word	0x40021000
 800129c:	20000280 	.word	0x20000280
 80012a0:	40020008 	.word	0x40020008
 80012a4:	00000000 	.word	0x00000000

080012a8 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80012a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012ba:	f040 8097 	bne.w	80013ec <HAL_ADC_ConvCpltCallback+0x144>
		vrefint=(float) ((4095.0*1.212)/rawADCdata[0]);
 80012be:	4b52      	ldr	r3, [pc, #328]	@ (8001408 <HAL_ADC_ConvCpltCallback+0x160>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f956 	bl	8000574 <__aeabi_i2d>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	a14a      	add	r1, pc, #296	@ (adr r1, 80013f8 <HAL_ADC_ConvCpltCallback+0x150>)
 80012ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012d2:	f7ff fae3 	bl	800089c <__aeabi_ddiv>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4610      	mov	r0, r2
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff fcab 	bl	8000c38 <__aeabi_d2f>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a49      	ldr	r2, [pc, #292]	@ (800140c <HAL_ADC_ConvCpltCallback+0x164>)
 80012e6:	6013      	str	r3, [r2, #0]
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawADCdata[1]*(vrefint/3.0)-tscal1))+30.0;
 80012e8:	4b49      	ldr	r3, [pc, #292]	@ (8001410 <HAL_ADC_ConvCpltCallback+0x168>)
 80012ea:	ed93 7a00 	vldr	s14, [r3]
 80012ee:	4b49      	ldr	r3, [pc, #292]	@ (8001414 <HAL_ADC_ConvCpltCallback+0x16c>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012f8:	ee17 0a90 	vmov	r0, s15
 80012fc:	f7ff f94c 	bl	8000598 <__aeabi_f2d>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	f04f 0000 	mov.w	r0, #0
 8001308:	4943      	ldr	r1, [pc, #268]	@ (8001418 <HAL_ADC_ConvCpltCallback+0x170>)
 800130a:	f7ff fac7 	bl	800089c <__aeabi_ddiv>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4690      	mov	r8, r2
 8001314:	4699      	mov	r9, r3
 8001316:	4b3c      	ldr	r3, [pc, #240]	@ (8001408 <HAL_ADC_ConvCpltCallback+0x160>)
 8001318:	885b      	ldrh	r3, [r3, #2]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f92a 	bl	8000574 <__aeabi_i2d>
 8001320:	4604      	mov	r4, r0
 8001322:	460d      	mov	r5, r1
 8001324:	4b39      	ldr	r3, [pc, #228]	@ (800140c <HAL_ADC_ConvCpltCallback+0x164>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f935 	bl	8000598 <__aeabi_f2d>
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	4b3a      	ldr	r3, [pc, #232]	@ (800141c <HAL_ADC_ConvCpltCallback+0x174>)
 8001334:	f7ff fab2 	bl	800089c <__aeabi_ddiv>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4620      	mov	r0, r4
 800133e:	4629      	mov	r1, r5
 8001340:	f7ff f982 	bl	8000648 <__aeabi_dmul>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4614      	mov	r4, r2
 800134a:	461d      	mov	r5, r3
 800134c:	4b31      	ldr	r3, [pc, #196]	@ (8001414 <HAL_ADC_ConvCpltCallback+0x16c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f921 	bl	8000598 <__aeabi_f2d>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4620      	mov	r0, r4
 800135c:	4629      	mov	r1, r5
 800135e:	f7fe ffbb 	bl	80002d8 <__aeabi_dsub>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	4640      	mov	r0, r8
 8001368:	4649      	mov	r1, r9
 800136a:	f7ff f96d 	bl	8000648 <__aeabi_dmul>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4610      	mov	r0, r2
 8001374:	4619      	mov	r1, r3
 8001376:	f7ff fc5f 	bl	8000c38 <__aeabi_d2f>
 800137a:	ee07 0a10 	vmov	s14, r0
 800137e:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8001382:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001386:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <HAL_ADC_ConvCpltCallback+0x178>)
 8001388:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 3.0*(rawADCdata[2]/4095.0)*vrefint;
 800138c:	4b1e      	ldr	r3, [pc, #120]	@ (8001408 <HAL_ADC_ConvCpltCallback+0x160>)
 800138e:	889b      	ldrh	r3, [r3, #4]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff f8ef 	bl	8000574 <__aeabi_i2d>
 8001396:	a31a      	add	r3, pc, #104	@ (adr r3, 8001400 <HAL_ADC_ConvCpltCallback+0x158>)
 8001398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139c:	f7ff fa7e 	bl	800089c <__aeabi_ddiv>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4610      	mov	r0, r2
 80013a6:	4619      	mov	r1, r3
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	4b1b      	ldr	r3, [pc, #108]	@ (800141c <HAL_ADC_ConvCpltCallback+0x174>)
 80013ae:	f7ff f94b 	bl	8000648 <__aeabi_dmul>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4614      	mov	r4, r2
 80013b8:	461d      	mov	r5, r3
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <HAL_ADC_ConvCpltCallback+0x164>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f8ea 	bl	8000598 <__aeabi_f2d>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4620      	mov	r0, r4
 80013ca:	4629      	mov	r1, r5
 80013cc:	f7ff f93c 	bl	8000648 <__aeabi_dmul>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fc2e 	bl	8000c38 <__aeabi_d2f>
 80013dc:	4603      	mov	r3, r0
 80013de:	4a11      	ldr	r2, [pc, #68]	@ (8001424 <HAL_ADC_ConvCpltCallback+0x17c>)
 80013e0:	6013      	str	r3, [r2, #0]
		HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 3);
 80013e2:	2203      	movs	r2, #3
 80013e4:	4908      	ldr	r1, [pc, #32]	@ (8001408 <HAL_ADC_ConvCpltCallback+0x160>)
 80013e6:	4810      	ldr	r0, [pc, #64]	@ (8001428 <HAL_ADC_ConvCpltCallback+0x180>)
 80013e8:	f003 f988 	bl	80046fc <HAL_ADC_Start_DMA>

	}

}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013f6:	bf00      	nop
 80013f8:	d70a3d70 	.word	0xd70a3d70
 80013fc:	40b36323 	.word	0x40b36323
 8001400:	00000000 	.word	0x00000000
 8001404:	40affe00 	.word	0x40affe00
 8001408:	20000ac8 	.word	0x20000ac8
 800140c:	20000ad4 	.word	0x20000ad4
 8001410:	20000000 	.word	0x20000000
 8001414:	20000004 	.word	0x20000004
 8001418:	40590000 	.word	0x40590000
 800141c:	40080000 	.word	0x40080000
 8001420:	20000ad0 	.word	0x20000ad0
 8001424:	20000ad8 	.word	0x20000ad8
 8001428:	20000214 	.word	0x20000214

0800142c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800142c:	b5b0      	push	{r4, r5, r7, lr}
 800142e:	b096      	sub	sp, #88	@ 0x58
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of SDCard_mutexe */
  osMutexDef(SDCard_mutexe);
 8001432:	2300      	movs	r3, #0
 8001434:	657b      	str	r3, [r7, #84]	@ 0x54
  SDCard_mutexeHandle = osMutexCreate(osMutex(SDCard_mutexe));
 8001436:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800143a:	4618      	mov	r0, r3
 800143c:	f00d f8c3 	bl	800e5c6 <osMutexCreate>
 8001440:	4603      	mov	r3, r0
 8001442:	4a26      	ldr	r2, [pc, #152]	@ (80014dc <MX_FREERTOS_Init+0xb0>)
 8001444:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of statemachine */
  osThreadDef(statemachine, Startstatemachine, osPriorityAboveNormal, 0, 512);
 8001446:	4b26      	ldr	r3, [pc, #152]	@ (80014e0 <MX_FREERTOS_Init+0xb4>)
 8001448:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 800144c:	461d      	mov	r5, r3
 800144e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001452:	682b      	ldr	r3, [r5, #0]
 8001454:	6023      	str	r3, [r4, #0]
  statemachineHandle = osThreadCreate(osThread(statemachine), NULL);
 8001456:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800145a:	2100      	movs	r1, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f00d f88b 	bl	800e578 <osThreadCreate>
 8001462:	4603      	mov	r3, r0
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <MX_FREERTOS_Init+0xb8>)
 8001466:	6013      	str	r3, [r2, #0]

  /* definition and creation of Sdcardwrite */
  osThreadDef(Sdcardwrite, StartSdcard, osPriorityNormal, 0, 512);
 8001468:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <MX_FREERTOS_Init+0xbc>)
 800146a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800146e:	461d      	mov	r5, r3
 8001470:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001472:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001474:	682b      	ldr	r3, [r5, #0]
 8001476:	6023      	str	r3, [r4, #0]
  SdcardwriteHandle = osThreadCreate(osThread(Sdcardwrite), NULL);
 8001478:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f00d f87a 	bl	800e578 <osThreadCreate>
 8001484:	4603      	mov	r3, r0
 8001486:	4a19      	ldr	r2, [pc, #100]	@ (80014ec <MX_FREERTOS_Init+0xc0>)
 8001488:	6013      	str	r3, [r2, #0]

  /* definition and creation of distancecalc */
  osThreadDef(distancecalc, Startdistancecalc, osPriorityNormal, 0, 512);
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <MX_FREERTOS_Init+0xc4>)
 800148c:	f107 0418 	add.w	r4, r7, #24
 8001490:	461d      	mov	r5, r3
 8001492:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001494:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001496:	682b      	ldr	r3, [r5, #0]
 8001498:	6023      	str	r3, [r4, #0]
  distancecalcHandle = osThreadCreate(osThread(distancecalc), NULL);
 800149a:	f107 0318 	add.w	r3, r7, #24
 800149e:	2100      	movs	r1, #0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00d f869 	bl	800e578 <osThreadCreate>
 80014a6:	4603      	mov	r3, r0
 80014a8:	4a12      	ldr	r2, [pc, #72]	@ (80014f4 <MX_FREERTOS_Init+0xc8>)
 80014aa:	6013      	str	r3, [r2, #0]

  /* definition and creation of tarvosDecode */
  osThreadDef(tarvosDecode, StarttarvosDecode, osPriorityHigh, 0, 512);
 80014ac:	4b12      	ldr	r3, [pc, #72]	@ (80014f8 <MX_FREERTOS_Init+0xcc>)
 80014ae:	1d3c      	adds	r4, r7, #4
 80014b0:	461d      	mov	r5, r3
 80014b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b6:	682b      	ldr	r3, [r5, #0]
 80014b8:	6023      	str	r3, [r4, #0]
  tarvosDecodeHandle = osThreadCreate(osThread(tarvosDecode), NULL);
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f00d f85a 	bl	800e578 <osThreadCreate>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4a0d      	ldr	r2, [pc, #52]	@ (80014fc <MX_FREERTOS_Init+0xd0>)
 80014c8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadSuspend(distancecalcHandle);
 80014ca:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <MX_FREERTOS_Init+0xc8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f00d f9bf 	bl	800e852 <osThreadSuspend>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80014d4:	bf00      	nop
 80014d6:	3758      	adds	r7, #88	@ 0x58
 80014d8:	46bd      	mov	sp, r7
 80014da:	bdb0      	pop	{r4, r5, r7, pc}
 80014dc:	20000404 	.word	0x20000404
 80014e0:	080156f8 	.word	0x080156f8
 80014e4:	200003f4 	.word	0x200003f4
 80014e8:	08015718 	.word	0x08015718
 80014ec:	200003f8 	.word	0x200003f8
 80014f0:	0801573c 	.word	0x0801573c
 80014f4:	200003fc 	.word	0x200003fc
 80014f8:	08015760 	.word	0x08015760
 80014fc:	20000400 	.word	0x20000400

08001500 <Startstatemachine>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Startstatemachine */
void Startstatemachine(void const * argument)
{
 8001500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001504:	b0d1      	sub	sp, #324	@ 0x144
 8001506:	af2c      	add	r7, sp, #176	@ 0xb0
 8001508:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  /* USER CODE BEGIN Startstatemachine */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800150c:	f00e fb86 	bl	800fc1c <xTaskGetTickCount>
 8001510:	4603      	mov	r3, r0
 8001512:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  /* Infinite loop */
  for(;;)
  {

	  if(flag_fin==0){
 8001516:	4b9d      	ldr	r3, [pc, #628]	@ (800178c <Startstatemachine+0x28c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	f040 8117 	bne.w	800174e <Startstatemachine+0x24e>

		  if(led_flag==0){
 8001520:	4b9b      	ldr	r3, [pc, #620]	@ (8001790 <Startstatemachine+0x290>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d10c      	bne.n	8001542 <Startstatemachine+0x42>
			  LED_Setcolour(255, 0, 0,0, 0, 255);
 8001528:	23ff      	movs	r3, #255	@ 0xff
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	2300      	movs	r3, #0
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2300      	movs	r3, #0
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	20ff      	movs	r0, #255	@ 0xff
 8001538:	f000 fcce 	bl	8001ed8 <LED_Setcolour>
			  LED_Update();
 800153c:	f000 fd5c 	bl	8001ff8 <LED_Update>
 8001540:	e00b      	b.n	800155a <Startstatemachine+0x5a>

		  }
		  else{
			  LED_Setcolour(0, 0, 255,255, 0, 0);
 8001542:	2300      	movs	r3, #0
 8001544:	9301      	str	r3, [sp, #4]
 8001546:	2300      	movs	r3, #0
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	23ff      	movs	r3, #255	@ 0xff
 800154c:	22ff      	movs	r2, #255	@ 0xff
 800154e:	2100      	movs	r1, #0
 8001550:	2000      	movs	r0, #0
 8001552:	f000 fcc1 	bl	8001ed8 <LED_Setcolour>
			  LED_Update();
 8001556:	f000 fd4f 	bl	8001ff8 <LED_Update>
		  }
		  led_flag=1-led_flag;
 800155a:	4b8d      	ldr	r3, [pc, #564]	@ (8001790 <Startstatemachine+0x290>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f1c3 0301 	rsb	r3, r3, #1
 8001562:	4a8b      	ldr	r2, [pc, #556]	@ (8001790 <Startstatemachine+0x290>)
 8001564:	6013      	str	r3, [r2, #0]

		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
			  TOPData.flag_calib,TOPData.flag_drop,TOPData.flag_separation,TOPData.flag_fin,
 8001566:	4b8b      	ldr	r3, [pc, #556]	@ (8001794 <Startstatemachine+0x294>)
 8001568:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800156c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
			  TOPData.flag_calib,TOPData.flag_drop,TOPData.flag_separation,TOPData.flag_fin,
 8001570:	4b88      	ldr	r3, [pc, #544]	@ (8001794 <Startstatemachine+0x294>)
 8001572:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001576:	461e      	mov	r6, r3
			  TOPData.flag_calib,TOPData.flag_drop,TOPData.flag_separation,TOPData.flag_fin,
 8001578:	4b86      	ldr	r3, [pc, #536]	@ (8001794 <Startstatemachine+0x294>)
 800157a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800157e:	67fb      	str	r3, [r7, #124]	@ 0x7c
			  TOPData.flag_calib,TOPData.flag_drop,TOPData.flag_separation,TOPData.flag_fin,
 8001580:	4b84      	ldr	r3, [pc, #528]	@ (8001794 <Startstatemachine+0x294>)
 8001582:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001586:	67bb      	str	r3, [r7, #120]	@ 0x78
			  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8001588:	4b82      	ldr	r3, [pc, #520]	@ (8001794 <Startstatemachine+0x294>)
 800158a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff f803 	bl	8000598 <__aeabi_f2d>
 8001592:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
			  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8001596:	4b80      	ldr	r3, [pc, #512]	@ (8001798 <Startstatemachine+0x298>)
 8001598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe fffc 	bl	8000598 <__aeabi_f2d>
 80015a0:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
			  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 80015a4:	4b7b      	ldr	r3, [pc, #492]	@ (8001794 <Startstatemachine+0x294>)
 80015a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe fff5 	bl	8000598 <__aeabi_f2d>
 80015ae:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
			  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 80015b2:	4b79      	ldr	r3, [pc, #484]	@ (8001798 <Startstatemachine+0x298>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffee 	bl	8000598 <__aeabi_f2d>
 80015bc:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
			  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 80015c0:	4b74      	ldr	r3, [pc, #464]	@ (8001794 <Startstatemachine+0x294>)
 80015c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7fe ffe7 	bl	8000598 <__aeabi_f2d>
 80015ca:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 80015ce:	4b72      	ldr	r3, [pc, #456]	@ (8001798 <Startstatemachine+0x298>)
 80015d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7fe ffe0 	bl	8000598 <__aeabi_f2d>
 80015d8:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 80015dc:	4b6d      	ldr	r3, [pc, #436]	@ (8001794 <Startstatemachine+0x294>)
 80015de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7fe ffd9 	bl	8000598 <__aeabi_f2d>
 80015e6:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 80015ea:	4b6b      	ldr	r3, [pc, #428]	@ (8001798 <Startstatemachine+0x298>)
 80015ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ffd2 	bl	8000598 <__aeabi_f2d>
 80015f4:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 80015f8:	4b66      	ldr	r3, [pc, #408]	@ (8001794 <Startstatemachine+0x294>)
 80015fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe ffcb 	bl	8000598 <__aeabi_f2d>
 8001602:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 8001606:	4b64      	ldr	r3, [pc, #400]	@ (8001798 <Startstatemachine+0x298>)
 8001608:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ffc4 	bl	8000598 <__aeabi_f2d>
 8001610:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 8001614:	4b5f      	ldr	r3, [pc, #380]	@ (8001794 <Startstatemachine+0x294>)
 8001616:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ffbd 	bl	8000598 <__aeabi_f2d>
 800161e:	e9c7 0108 	strd	r0, r1, [r7, #32]
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 8001622:	4b5d      	ldr	r3, [pc, #372]	@ (8001798 <Startstatemachine+0x298>)
 8001624:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ffb6 	bl	8000598 <__aeabi_f2d>
 800162c:	e9c7 0106 	strd	r0, r1, [r7, #24]
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 8001630:	4b58      	ldr	r3, [pc, #352]	@ (8001794 <Startstatemachine+0x294>)
 8001632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ffaf 	bl	8000598 <__aeabi_f2d>
 800163a:	e9c7 0104 	strd	r0, r1, [r7, #16]
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 800163e:	4b56      	ldr	r3, [pc, #344]	@ (8001798 <Startstatemachine+0x298>)
 8001640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001642:	4618      	mov	r0, r3
 8001644:	f7fe ffa8 	bl	8000598 <__aeabi_f2d>
 8001648:	e9c7 0102 	strd	r0, r1, [r7, #8]
			  BOTTOMData.hMSL,TOPData.altitude_baro,BOTTOMData.altitude_baro,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.hMSL,
 800164c:	4b53      	ldr	r3, [pc, #332]	@ (800179c <Startstatemachine+0x29c>)
 800164e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ffa1 	bl	8000598 <__aeabi_f2d>
 8001656:	e9c7 0100 	strd	r0, r1, [r7]
			  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,BOTTOMData.pression,timeindex);
 800165a:	4b4e      	ldr	r3, [pc, #312]	@ (8001794 <Startstatemachine+0x294>)
 800165c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff9a 	bl	8000598 <__aeabi_f2d>
 8001664:	4682      	mov	sl, r0
 8001666:	468b      	mov	fp, r1
			  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,BOTTOMData.pression,timeindex);
 8001668:	4b4a      	ldr	r3, [pc, #296]	@ (8001794 <Startstatemachine+0x294>)
 800166a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff93 	bl	8000598 <__aeabi_f2d>
 8001672:	4680      	mov	r8, r0
 8001674:	4689      	mov	r9, r1
			  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,BOTTOMData.pression,timeindex);
 8001676:	4b48      	ldr	r3, [pc, #288]	@ (8001798 <Startstatemachine+0x298>)
 8001678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff8c 	bl	8000598 <__aeabi_f2d>
 8001680:	4604      	mov	r4, r0
 8001682:	460d      	mov	r5, r1
			  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,BOTTOMData.pression,timeindex);
 8001684:	4b44      	ldr	r3, [pc, #272]	@ (8001798 <Startstatemachine+0x298>)
 8001686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
		 sendsize=snprintf((char *)uartsendbuffer,256,"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.2f,%0.2f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe ff85 	bl	8000598 <__aeabi_f2d>
 800168e:	4b44      	ldr	r3, [pc, #272]	@ (80017a0 <Startstatemachine+0x2a0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	932a      	str	r3, [sp, #168]	@ 0xa8
 8001694:	e9cd 0128 	strd	r0, r1, [sp, #160]	@ 0xa0
 8001698:	e9cd 4526 	strd	r4, r5, [sp, #152]	@ 0x98
 800169c:	e9cd 8924 	strd	r8, r9, [sp, #144]	@ 0x90
 80016a0:	e9cd ab22 	strd	sl, fp, [sp, #136]	@ 0x88
 80016a4:	ed97 7b00 	vldr	d7, [r7]
 80016a8:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 80016ac:	ed97 7b02 	vldr	d7, [r7, #8]
 80016b0:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 80016b4:	ed97 7b04 	vldr	d7, [r7, #16]
 80016b8:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 80016bc:	ed97 7b06 	vldr	d7, [r7, #24]
 80016c0:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 80016c4:	ed97 7b08 	vldr	d7, [r7, #32]
 80016c8:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 80016cc:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80016d0:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 80016d4:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80016d8:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 80016dc:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80016e0:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 80016e4:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80016e8:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80016ec:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80016f0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80016f4:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80016f8:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80016fc:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001700:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001704:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001708:	ed8d 7b08 	vstr	d7, [sp, #32]
 800170c:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001710:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001714:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8001718:	ed8d 7b04 	vstr	d7, [sp, #16]
 800171c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800171e:	9202      	str	r2, [sp, #8]
 8001720:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001722:	9201      	str	r2, [sp, #4]
 8001724:	9600      	str	r6, [sp, #0]
 8001726:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800172a:	4a1e      	ldr	r2, [pc, #120]	@ (80017a4 <Startstatemachine+0x2a4>)
 800172c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001730:	481d      	ldr	r0, [pc, #116]	@ (80017a8 <Startstatemachine+0x2a8>)
 8001732:	f010 faf7 	bl	8011d24 <sniprintf>
 8001736:	4603      	mov	r3, r0
 8001738:	4a1c      	ldr	r2, [pc, #112]	@ (80017ac <Startstatemachine+0x2ac>)
 800173a:	6013      	str	r3, [r2, #0]


		HAL_UART_Transmit(&huart1, (uint8_t *)uartsendbuffer, sendsize, 100);
 800173c:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <Startstatemachine+0x2ac>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	b29a      	uxth	r2, r3
 8001742:	2364      	movs	r3, #100	@ 0x64
 8001744:	4918      	ldr	r1, [pc, #96]	@ (80017a8 <Startstatemachine+0x2a8>)
 8001746:	481a      	ldr	r0, [pc, #104]	@ (80017b0 <Startstatemachine+0x2b0>)
 8001748:	f008 faf2 	bl	8009d30 <HAL_UART_Transmit>
 800174c:	e016      	b.n	800177c <Startstatemachine+0x27c>
	  }
	  else{

if(onetimeflag==0){
 800174e:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <Startstatemachine+0x2b4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d108      	bne.n	8001768 <Startstatemachine+0x268>
		  HAL_UART_Transmit(&huart1, (uint8_t *)"fin\n\r", 5, 100);
 8001756:	2364      	movs	r3, #100	@ 0x64
 8001758:	2205      	movs	r2, #5
 800175a:	4917      	ldr	r1, [pc, #92]	@ (80017b8 <Startstatemachine+0x2b8>)
 800175c:	4814      	ldr	r0, [pc, #80]	@ (80017b0 <Startstatemachine+0x2b0>)
 800175e:	f008 fae7 	bl	8009d30 <HAL_UART_Transmit>
		  onetimeflag=1;
 8001762:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <Startstatemachine+0x2b4>)
 8001764:	2201      	movs	r2, #1
 8001766:	601a      	str	r2, [r3, #0]
	  }
		LED_Setcolour(0, 255, 0,0, 255, 0);
 8001768:	2300      	movs	r3, #0
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	23ff      	movs	r3, #255	@ 0xff
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	2300      	movs	r3, #0
 8001772:	2200      	movs	r2, #0
 8001774:	21ff      	movs	r1, #255	@ 0xff
 8001776:	2000      	movs	r0, #0
 8001778:	f000 fbae 	bl	8001ed8 <LED_Setcolour>
	  }
	  	vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 800177c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001780:	21c8      	movs	r1, #200	@ 0xc8
 8001782:	4618      	mov	r0, r3
 8001784:	f00e f802 	bl	800f78c <vTaskDelayUntil>
	  if(flag_fin==0){
 8001788:	e6c5      	b.n	8001516 <Startstatemachine+0x16>
 800178a:	bf00      	nop
 800178c:	20000e5c 	.word	0x20000e5c
 8001790:	200003f0 	.word	0x200003f0
 8001794:	20000adc 	.word	0x20000adc
 8001798:	20000b58 	.word	0x20000b58
 800179c:	20000bd4 	.word	0x20000bd4
 80017a0:	20000e64 	.word	0x20000e64
 80017a4:	08015774 	.word	0x08015774
 80017a8:	200002e4 	.word	0x200002e4
 80017ac:	200003e4 	.word	0x200003e4
 80017b0:	2000133c 	.word	0x2000133c
 80017b4:	200003e8 	.word	0x200003e8
 80017b8:	080157f8 	.word	0x080157f8

080017bc <StartSdcard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdcard */
void StartSdcard(void const * argument)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af02      	add	r7, sp, #8
 80017c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSdcard */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80017c4:	f00e fa2a 	bl	800fc1c <xTaskGetTickCount>
 80017c8:	4603      	mov	r3, r0
 80017ca:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  		  osMutexWait(SDCard_mutexeHandle, portMAX_DELAY);
 80017cc:	4b26      	ldr	r3, [pc, #152]	@ (8001868 <StartSdcard+0xac>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f04f 31ff 	mov.w	r1, #4294967295
 80017d4:	4618      	mov	r0, r3
 80017d6:	f00c ff03 	bl	800e5e0 <osMutexWait>

	  		  blinker_sd_flag=1-blinker_sd_flag;
 80017da:	4b24      	ldr	r3, [pc, #144]	@ (800186c <StartSdcard+0xb0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f1c3 0301 	rsb	r3, r3, #1
 80017e2:	4a22      	ldr	r2, [pc, #136]	@ (800186c <StartSdcard+0xb0>)
 80017e4:	6013      	str	r3, [r2, #0]
	  		  if(blinker_sd_flag==1){
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <StartSdcard+0xb0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d10a      	bne.n	8001804 <StartSdcard+0x48>
	  			  LED_Setcolour(0,0,0,255,255,255);
 80017ee:	23ff      	movs	r3, #255	@ 0xff
 80017f0:	9301      	str	r3, [sp, #4]
 80017f2:	23ff      	movs	r3, #255	@ 0xff
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	23ff      	movs	r3, #255	@ 0xff
 80017f8:	2200      	movs	r2, #0
 80017fa:	2100      	movs	r1, #0
 80017fc:	2000      	movs	r0, #0
 80017fe:	f000 fb6b 	bl	8001ed8 <LED_Setcolour>
 8001802:	e009      	b.n	8001818 <StartSdcard+0x5c>
	  		  }
	  		  else{
	  			  LED_Setcolour(0,0,0,0,0,0);
 8001804:	2300      	movs	r3, #0
 8001806:	9301      	str	r3, [sp, #4]
 8001808:	2300      	movs	r3, #0
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	2300      	movs	r3, #0
 800180e:	2200      	movs	r2, #0
 8001810:	2100      	movs	r1, #0
 8001812:	2000      	movs	r0, #0
 8001814:	f000 fb60 	bl	8001ed8 <LED_Setcolour>
	  		  }



	  		  if(flag_drop==0){
 8001818:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <StartSdcard+0xb4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d10e      	bne.n	800183e <StartSdcard+0x82>

	  			  if(sd_counter==10){
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <StartSdcard+0xb8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b0a      	cmp	r3, #10
 8001826:	d104      	bne.n	8001832 <StartSdcard+0x76>
	  				  store_in_sd();
 8001828:	f000 fd6c 	bl	8002304 <store_in_sd>

	  			  sd_counter=0;
 800182c:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <StartSdcard+0xb8>)
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
	  			  }
	  			  sd_counter++;
 8001832:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <StartSdcard+0xb8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	4a0e      	ldr	r2, [pc, #56]	@ (8001874 <StartSdcard+0xb8>)
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	e001      	b.n	8001842 <StartSdcard+0x86>

	  		  }
	  		  else{
	  			  store_in_sd();
 800183e:	f000 fd61 	bl	8002304 <store_in_sd>

	  		  }

	  		  osMutexRelease(SDCard_mutexeHandle);
 8001842:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <StartSdcard+0xac>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f00c ff18 	bl	800e67c <osMutexRelease>

	  		  if(flag_fin==1){
 800184c:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <StartSdcard+0xbc>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d102      	bne.n	800185a <StartSdcard+0x9e>
	  			osThreadSuspend(NULL);
 8001854:	2000      	movs	r0, #0
 8001856:	f00c fffc 	bl	800e852 <osThreadSuspend>
	  		  }

	  		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 800185a:	f107 030c 	add.w	r3, r7, #12
 800185e:	21c8      	movs	r1, #200	@ 0xc8
 8001860:	4618      	mov	r0, r3
 8001862:	f00d ff93 	bl	800f78c <vTaskDelayUntil>
	  		  osMutexWait(SDCard_mutexeHandle, portMAX_DELAY);
 8001866:	e7b1      	b.n	80017cc <StartSdcard+0x10>
 8001868:	20000404 	.word	0x20000404
 800186c:	200003ec 	.word	0x200003ec
 8001870:	20000e50 	.word	0x20000e50
 8001874:	200002e0 	.word	0x200002e0
 8001878:	20000e5c 	.word	0x20000e5c

0800187c <Startdistancecalc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startdistancecalc */
void Startdistancecalc(void const * argument)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startdistancecalc */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8001884:	f00e f9ca 	bl	800fc1c <xTaskGetTickCount>
 8001888:	4603      	mov	r3, r0
 800188a:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {

		  vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	21c8      	movs	r1, #200	@ 0xc8
 8001892:	4618      	mov	r0, r3
 8001894:	f00d ff7a 	bl	800f78c <vTaskDelayUntil>
 8001898:	e7f8      	b.n	800188c <Startdistancecalc+0x10>
	...

0800189c <StarttarvosDecode>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StarttarvosDecode */
void StarttarvosDecode(void const * argument)
{
 800189c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800189e:	b095      	sub	sp, #84	@ 0x54
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StarttarvosDecode */

	TickType_t xLastWakeTime = xTaskGetTickCount();
 80018a4:	f00e f9ba 	bl	800fc1c <xTaskGetTickCount>
 80018a8:	64b8      	str	r0, [r7, #72]	@ 0x48
	uint8_t temp_buf[TRAME_SIZE];
  /* Infinite loop */
  for(;;)
  {

	          while (read_index != write_index) {
 80018aa:	e0d7      	b.n	8001a5c <StarttarvosDecode+0x1c0>
	              // Vrifie entte de trame
	              if (circular_buffer[read_index] == 0x02 &&
 80018ac:	4b76      	ldr	r3, [pc, #472]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 80018ae:	881b      	ldrh	r3, [r3, #0]
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b75      	ldr	r3, [pc, #468]	@ (8001a8c <StarttarvosDecode+0x1f0>)
 80018b6:	5c9b      	ldrb	r3, [r3, r2]
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	f040 80c1 	bne.w	8001a40 <StarttarvosDecode+0x1a4>
	                  circular_buffer[(read_index + 1) % CIRC_BUF_SIZE] == 0x81)
 80018be:	4b72      	ldr	r3, [pc, #456]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	3301      	adds	r3, #1
 80018c6:	425a      	negs	r2, r3
 80018c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018d0:	bf58      	it	pl
 80018d2:	4253      	negpl	r3, r2
 80018d4:	4a6d      	ldr	r2, [pc, #436]	@ (8001a8c <StarttarvosDecode+0x1f0>)
 80018d6:	5cd3      	ldrb	r3, [r2, r3]
	              if (circular_buffer[read_index] == 0x02 &&
 80018d8:	2b81      	cmp	r3, #129	@ 0x81
 80018da:	f040 80b1 	bne.w	8001a40 <StarttarvosDecode+0x1a4>
	              {
	                  // Vrifie disponibilit d'une trame complte
	                  uint16_t available = (write_index >= read_index)
 80018de:	4b6c      	ldr	r3, [pc, #432]	@ (8001a90 <StarttarvosDecode+0x1f4>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4b68      	ldr	r3, [pc, #416]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d308      	bcc.n	8001900 <StarttarvosDecode+0x64>
	                      ? (write_index - read_index)
 80018ee:	4b68      	ldr	r3, [pc, #416]	@ (8001a90 <StarttarvosDecode+0x1f4>)
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b64      	ldr	r3, [pc, #400]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	b29b      	uxth	r3, r3
	                  uint16_t available = (write_index >= read_index)
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	e00a      	b.n	8001916 <StarttarvosDecode+0x7a>
	                      : (CIRC_BUF_SIZE - read_index + write_index);
 8001900:	4b63      	ldr	r3, [pc, #396]	@ (8001a90 <StarttarvosDecode+0x1f4>)
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	b29a      	uxth	r2, r3
 8001906:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	b29b      	uxth	r3, r3
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	b29b      	uxth	r3, r3
	                  uint16_t available = (write_index >= read_index)
 8001910:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001914:	b29b      	uxth	r3, r3
 8001916:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	                  if (available >= TRAME_SIZE) {
 800191a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800191e:	2b3b      	cmp	r3, #59	@ 0x3b
 8001920:	f240 80a6 	bls.w	8001a70 <StarttarvosDecode+0x1d4>
	                      // Copie la trame dans un tampon local
	                      for (int i = 0; i < TRAME_SIZE; i++) {
 8001924:	2300      	movs	r3, #0
 8001926:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001928:	e017      	b.n	800195a <StarttarvosDecode+0xbe>
	                          temp_buf[i] = circular_buffer[(read_index + i) % CIRC_BUF_SIZE];
 800192a:	4b57      	ldr	r3, [pc, #348]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	b29b      	uxth	r3, r3
 8001930:	461a      	mov	r2, r3
 8001932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001934:	4413      	add	r3, r2
 8001936:	425a      	negs	r2, r3
 8001938:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800193c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001940:	bf58      	it	pl
 8001942:	4253      	negpl	r3, r2
 8001944:	4a51      	ldr	r2, [pc, #324]	@ (8001a8c <StarttarvosDecode+0x1f0>)
 8001946:	5cd1      	ldrb	r1, [r2, r3]
 8001948:	f107 0208 	add.w	r2, r7, #8
 800194c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800194e:	4413      	add	r3, r2
 8001950:	460a      	mov	r2, r1
 8001952:	701a      	strb	r2, [r3, #0]
	                      for (int i = 0; i < TRAME_SIZE; i++) {
 8001954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001956:	3301      	adds	r3, #1
 8001958:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800195a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800195c:	2b3b      	cmp	r3, #59	@ 0x3b
 800195e:	dde4      	ble.n	800192a <StarttarvosDecode+0x8e>
	                      }

	                      // Identifier le destinataire
	                      switch (temp_buf[3]) {
 8001960:	7afb      	ldrb	r3, [r7, #11]
 8001962:	2b16      	cmp	r3, #22
 8001964:	d022      	beq.n	80019ac <StarttarvosDecode+0x110>
 8001966:	2b16      	cmp	r3, #22
 8001968:	dc5a      	bgt.n	8001a20 <StarttarvosDecode+0x184>
 800196a:	2b10      	cmp	r3, #16
 800196c:	d03b      	beq.n	80019e6 <StarttarvosDecode+0x14a>
 800196e:	2b15      	cmp	r3, #21
 8001970:	d156      	bne.n	8001a20 <StarttarvosDecode+0x184>
	                          case TOP_ADDR:
	                              memcpy(tarvos_TOPDATA, temp_buf, TRAME_SIZE);
 8001972:	4b48      	ldr	r3, [pc, #288]	@ (8001a94 <StarttarvosDecode+0x1f8>)
 8001974:	f107 0408 	add.w	r4, r7, #8
 8001978:	469c      	mov	ip, r3
 800197a:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 800197e:	4665      	mov	r5, ip
 8001980:	4626      	mov	r6, r4
 8001982:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001984:	6028      	str	r0, [r5, #0]
 8001986:	6069      	str	r1, [r5, #4]
 8001988:	60aa      	str	r2, [r5, #8]
 800198a:	60eb      	str	r3, [r5, #12]
 800198c:	3410      	adds	r4, #16
 800198e:	f10c 0c10 	add.w	ip, ip, #16
 8001992:	4574      	cmp	r4, lr
 8001994:	d1f3      	bne.n	800197e <StarttarvosDecode+0xe2>
 8001996:	4665      	mov	r5, ip
 8001998:	4623      	mov	r3, r4
 800199a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800199c:	6028      	str	r0, [r5, #0]
 800199e:	6069      	str	r1, [r5, #4]
 80019a0:	60aa      	str	r2, [r5, #8]
	                              decode_payload(&TOPData,(uint8_t *) tarvos_TOPDATA);
 80019a2:	493c      	ldr	r1, [pc, #240]	@ (8001a94 <StarttarvosDecode+0x1f8>)
 80019a4:	483c      	ldr	r0, [pc, #240]	@ (8001a98 <StarttarvosDecode+0x1fc>)
 80019a6:	f001 f95d 	bl	8002c64 <decode_payload>

	                              break;
 80019aa:	e03a      	b.n	8001a22 <StarttarvosDecode+0x186>
	                          case BOTTOM_ADDR:
	                              memcpy(tarvos_BOTTOMDATA, temp_buf, TRAME_SIZE);
 80019ac:	4b3b      	ldr	r3, [pc, #236]	@ (8001a9c <StarttarvosDecode+0x200>)
 80019ae:	f107 0408 	add.w	r4, r7, #8
 80019b2:	469c      	mov	ip, r3
 80019b4:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 80019b8:	4665      	mov	r5, ip
 80019ba:	4626      	mov	r6, r4
 80019bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80019be:	6028      	str	r0, [r5, #0]
 80019c0:	6069      	str	r1, [r5, #4]
 80019c2:	60aa      	str	r2, [r5, #8]
 80019c4:	60eb      	str	r3, [r5, #12]
 80019c6:	3410      	adds	r4, #16
 80019c8:	f10c 0c10 	add.w	ip, ip, #16
 80019cc:	4574      	cmp	r4, lr
 80019ce:	d1f3      	bne.n	80019b8 <StarttarvosDecode+0x11c>
 80019d0:	4665      	mov	r5, ip
 80019d2:	4623      	mov	r3, r4
 80019d4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80019d6:	6028      	str	r0, [r5, #0]
 80019d8:	6069      	str	r1, [r5, #4]
 80019da:	60aa      	str	r2, [r5, #8]
	                              decode_payload(&BOTTOMData,(uint8_t *) tarvos_BOTTOMDATA);
 80019dc:	492f      	ldr	r1, [pc, #188]	@ (8001a9c <StarttarvosDecode+0x200>)
 80019de:	4830      	ldr	r0, [pc, #192]	@ (8001aa0 <StarttarvosDecode+0x204>)
 80019e0:	f001 f940 	bl	8002c64 <decode_payload>

	                              break;
 80019e4:	e01d      	b.n	8001a22 <StarttarvosDecode+0x186>
	                          case SAT_ADDR:
	                              memcpy(tarvos_SATDATA, temp_buf, TRAME_SIZE);
 80019e6:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa4 <StarttarvosDecode+0x208>)
 80019e8:	f107 0408 	add.w	r4, r7, #8
 80019ec:	469c      	mov	ip, r3
 80019ee:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 80019f2:	4665      	mov	r5, ip
 80019f4:	4626      	mov	r6, r4
 80019f6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80019f8:	6028      	str	r0, [r5, #0]
 80019fa:	6069      	str	r1, [r5, #4]
 80019fc:	60aa      	str	r2, [r5, #8]
 80019fe:	60eb      	str	r3, [r5, #12]
 8001a00:	3410      	adds	r4, #16
 8001a02:	f10c 0c10 	add.w	ip, ip, #16
 8001a06:	4574      	cmp	r4, lr
 8001a08:	d1f3      	bne.n	80019f2 <StarttarvosDecode+0x156>
 8001a0a:	4665      	mov	r5, ip
 8001a0c:	4623      	mov	r3, r4
 8001a0e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001a10:	6028      	str	r0, [r5, #0]
 8001a12:	6069      	str	r1, [r5, #4]
 8001a14:	60aa      	str	r2, [r5, #8]
	                              decode_payload(&SATData,(uint8_t *) tarvos_SATDATA);
 8001a16:	4923      	ldr	r1, [pc, #140]	@ (8001aa4 <StarttarvosDecode+0x208>)
 8001a18:	4823      	ldr	r0, [pc, #140]	@ (8001aa8 <StarttarvosDecode+0x20c>)
 8001a1a:	f001 f923 	bl	8002c64 <decode_payload>
	                              break;
 8001a1e:	e000      	b.n	8001a22 <StarttarvosDecode+0x186>
	                          default:
	                              break;  // Adresse inconnue
 8001a20:	bf00      	nop
	                      }

	                      // Avancer read_index
	                      read_index = (read_index + TRAME_SIZE) % CIRC_BUF_SIZE;
 8001a22:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	333c      	adds	r3, #60	@ 0x3c
 8001a2a:	425a      	negs	r2, r3
 8001a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a34:	bf58      	it	pl
 8001a36:	4253      	negpl	r3, r2
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 8001a3c:	801a      	strh	r2, [r3, #0]
	              {
 8001a3e:	e00d      	b.n	8001a5c <StarttarvosDecode+0x1c0>
	                  } else {
	                      break;  // Attendre rception de la suite
	                  }
	              } else {
	                  // Entte invalide, on avance
	                  read_index = (read_index + 1) % CIRC_BUF_SIZE;
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	3301      	adds	r3, #1
 8001a48:	425a      	negs	r2, r3
 8001a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a52:	bf58      	it	pl
 8001a54:	4253      	negpl	r3, r2
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 8001a5a:	801a      	strh	r2, [r3, #0]
	          while (read_index != write_index) {
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <StarttarvosDecode+0x1ec>)
 8001a5e:	881b      	ldrh	r3, [r3, #0]
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <StarttarvosDecode+0x1f4>)
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	f47f af1f 	bne.w	80018ac <StarttarvosDecode+0x10>
 8001a6e:	e000      	b.n	8001a72 <StarttarvosDecode+0x1d6>
	                      break;  // Attendre rception de la suite
 8001a70:	bf00      	nop
	              }
	          }
  vTaskDelay(pdMS_TO_TICKS(5));
 8001a72:	2005      	movs	r0, #5
 8001a74:	f00d ff0a 	bl	800f88c <vTaskDelay>

		  if(flag_fin==1){
 8001a78:	4b0c      	ldr	r3, [pc, #48]	@ (8001aac <StarttarvosDecode+0x210>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d1ed      	bne.n	8001a5c <StarttarvosDecode+0x1c0>
			osThreadSuspend(NULL);
 8001a80:	2000      	movs	r0, #0
 8001a82:	f00c fee6 	bl	800e852 <osThreadSuspend>
	          while (read_index != write_index) {
 8001a86:	e7e9      	b.n	8001a5c <StarttarvosDecode+0x1c0>
 8001a88:	200012a6 	.word	0x200012a6
 8001a8c:	200010a4 	.word	0x200010a4
 8001a90:	200012a4 	.word	0x200012a4
 8001a94:	20000c50 	.word	0x20000c50
 8001a98:	20000adc 	.word	0x20000adc
 8001a9c:	20000c90 	.word	0x20000c90
 8001aa0:	20000b58 	.word	0x20000b58
 8001aa4:	20000cd0 	.word	0x20000cd0
 8001aa8:	20000bd4 	.word	0x20000bd4
 8001aac:	20000e5c 	.word	0x20000e5c

08001ab0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <MX_DMA_Init+0x70>)
 8001ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aba:	4a19      	ldr	r2, [pc, #100]	@ (8001b20 <MX_DMA_Init+0x70>)
 8001abc:	f043 0304 	orr.w	r3, r3, #4
 8001ac0:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ac2:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <MX_DMA_Init+0x70>)
 8001ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <MX_DMA_Init+0x70>)
 8001ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad2:	4a13      	ldr	r2, [pc, #76]	@ (8001b20 <MX_DMA_Init+0x70>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ada:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <MX_DMA_Init+0x70>)
 8001adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2105      	movs	r1, #5
 8001aea:	200b      	movs	r0, #11
 8001aec:	f003 fd5a 	bl	80055a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001af0:	200b      	movs	r0, #11
 8001af2:	f003 fd71 	bl	80055d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2105      	movs	r1, #5
 8001afa:	200c      	movs	r0, #12
 8001afc:	f003 fd52 	bl	80055a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b00:	200c      	movs	r0, #12
 8001b02:	f003 fd69 	bl	80055d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2105      	movs	r1, #5
 8001b0a:	200d      	movs	r0, #13
 8001b0c:	f003 fd4a 	bl	80055a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b10:	200d      	movs	r0, #13
 8001b12:	f003 fd61 	bl	80055d8 <HAL_NVIC_EnableIRQ>

}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40021000 	.word	0x40021000

08001b24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08a      	sub	sp, #40	@ 0x28
 8001b28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
 8001b38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b40:	f043 0320 	orr.w	r3, r3, #32
 8001b44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b46:	4b3c      	ldr	r3, [pc, #240]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4a:	f003 0320 	and.w	r3, r3, #32
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	4b39      	ldr	r3, [pc, #228]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b56:	4a38      	ldr	r2, [pc, #224]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b5e:	4b36      	ldr	r3, [pc, #216]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	4b33      	ldr	r3, [pc, #204]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6e:	4a32      	ldr	r2, [pc, #200]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b76:	4b30      	ldr	r3, [pc, #192]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b82:	4b2d      	ldr	r3, [pc, #180]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	4a2c      	ldr	r2, [pc, #176]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001c38 <MX_GPIO_Init+0x114>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2110      	movs	r1, #16
 8001b9e:	4827      	ldr	r0, [pc, #156]	@ (8001c3c <MX_GPIO_Init+0x118>)
 8001ba0:	f004 fa00 	bl	8005fa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ROUGE_Pin|PWEN_Pin, GPIO_PIN_RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001baa:	4825      	ldr	r0, [pc, #148]	@ (8001c40 <MX_GPIO_Init+0x11c>)
 8001bac:	f004 f9fa 	bl	8005fa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bb0:	2310      	movs	r3, #16
 8001bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001bb4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001bb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc8:	f004 f852 	bl	8005c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bcc:	2310      	movs	r3, #16
 8001bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	4619      	mov	r1, r3
 8001be2:	4816      	ldr	r0, [pc, #88]	@ (8001c3c <MX_GPIO_Init+0x118>)
 8001be4:	f004 f844 	bl	8005c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001be8:	2304      	movs	r3, #4
 8001bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4811      	ldr	r0, [pc, #68]	@ (8001c40 <MX_GPIO_Init+0x11c>)
 8001bfc:	f004 f838 	bl	8005c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ROUGE_Pin PWEN_Pin */
  GPIO_InitStruct.Pin = LED_ROUGE_Pin|PWEN_Pin;
 8001c00:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	4809      	ldr	r0, [pc, #36]	@ (8001c40 <MX_GPIO_Init+0x11c>)
 8001c1a:	f004 f829 	bl	8005c70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2105      	movs	r1, #5
 8001c22:	200a      	movs	r0, #10
 8001c24:	f003 fcbe 	bl	80055a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001c28:	200a      	movs	r0, #10
 8001c2a:	f003 fcd5 	bl	80055d8 <HAL_NVIC_EnableIRQ>

}
 8001c2e:	bf00      	nop
 8001c30:	3728      	adds	r7, #40	@ 0x28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	48000800 	.word	0x48000800
 8001c40:	48000400 	.word	0x48000400

08001c44 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c48:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cbc <MX_I2C1_Init+0x78>)
 8001c4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B182BE;
 8001c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c50:	4a1b      	ldr	r2, [pc, #108]	@ (8001cc0 <MX_I2C1_Init+0x7c>)
 8001c52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c54:	4b18      	ldr	r3, [pc, #96]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c5a:	4b17      	ldr	r3, [pc, #92]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c60:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c66:	4b14      	ldr	r3, [pc, #80]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c6c:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c72:	4b11      	ldr	r3, [pc, #68]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c7e:	480e      	ldr	r0, [pc, #56]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c80:	f004 f9c0 	bl	8006004 <HAL_I2C_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c8a:	f000 fb35 	bl	80022f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4809      	ldr	r0, [pc, #36]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001c92:	f004 fd85 	bl	80067a0 <HAL_I2CEx_ConfigAnalogFilter>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c9c:	f000 fb2c 	bl	80022f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4805      	ldr	r0, [pc, #20]	@ (8001cb8 <MX_I2C1_Init+0x74>)
 8001ca4:	f004 fdc7 	bl	8006836 <HAL_I2CEx_ConfigDigitalFilter>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001cae:	f000 fb23 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000408 	.word	0x20000408
 8001cbc:	40005400 	.word	0x40005400
 8001cc0:	20b182be 	.word	0x20b182be

08001cc4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b09c      	sub	sp, #112	@ 0x70
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cdc:	f107 0318 	add.w	r3, r7, #24
 8001ce0:	2244      	movs	r2, #68	@ 0x44
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f010 f8b8 	bl	8011e5a <memset>
  if(i2cHandle->Instance==I2C1)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a2e      	ldr	r2, [pc, #184]	@ (8001da8 <HAL_I2C_MspInit+0xe4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d154      	bne.n	8001d9e <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cf4:	2340      	movs	r3, #64	@ 0x40
 8001cf6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cfc:	f107 0318 	add.w	r3, r7, #24
 8001d00:	4618      	mov	r0, r3
 8001d02:	f005 fbf5 	bl	80074f0 <HAL_RCCEx_PeriphCLKConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d0c:	f000 faf4 	bl	80022f8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b26      	ldr	r3, [pc, #152]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d14:	4a25      	ldr	r2, [pc, #148]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d1c:	4b23      	ldr	r3, [pc, #140]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d28:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d2e:	f043 0302 	orr.w	r3, r3, #2
 8001d32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d34:	4b1d      	ldr	r3, [pc, #116]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d46:	2312      	movs	r3, #18
 8001d48:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d52:	2304      	movs	r3, #4
 8001d54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d60:	f003 ff86 	bl	8005c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d6a:	2312      	movs	r3, #18
 8001d6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d76:	2304      	movs	r3, #4
 8001d78:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <HAL_I2C_MspInit+0xec>)
 8001d82:	f003 ff75 	bl	8005c70 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d86:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8a:	4a08      	ldr	r2, [pc, #32]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d92:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_I2C_MspInit+0xe8>)
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d9e:	bf00      	nop
 8001da0:	3770      	adds	r7, #112	@ 0x70
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40005400 	.word	0x40005400
 8001dac:	40021000 	.word	0x40021000
 8001db0:	48000400 	.word	0x48000400

08001db4 <lcd_send_cmd>:


}


void lcd_send_cmd( char data){
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af02      	add	r7, sp, #8
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]

	char data_u, data_l;
	uint8_t data_t[4];
	data_u=(data&0xf0);
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	f023 030f 	bic.w	r3, r3, #15
 8001dc4:	73fb      	strb	r3, [r7, #15]
	data_l=((data<<4)&0xf0);
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	73bb      	strb	r3, [r7, #14]
	data_t[0]=data_u|0x0C;
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
 8001dce:	f043 030c 	orr.w	r3, r3, #12
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	723b      	strb	r3, [r7, #8]
	data_t[1]=data_u|0x08;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	f043 0308 	orr.w	r3, r3, #8
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	727b      	strb	r3, [r7, #9]
	data_t[2]=data_l|0x0C;
 8001de0:	7bbb      	ldrb	r3, [r7, #14]
 8001de2:	f043 030c 	orr.w	r3, r3, #12
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	72bb      	strb	r3, [r7, #10]
	data_t[3]=data_l|0x08;
 8001dea:	7bbb      	ldrb	r3, [r7, #14]
 8001dec:	f043 0308 	orr.w	r3, r3, #8
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t,4, 100);
 8001df4:	f107 0208 	add.w	r2, r7, #8
 8001df8:	2364      	movs	r3, #100	@ 0x64
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	2304      	movs	r3, #4
 8001dfe:	214e      	movs	r1, #78	@ 0x4e
 8001e00:	4803      	ldr	r0, [pc, #12]	@ (8001e10 <lcd_send_cmd+0x5c>)
 8001e02:	f004 f99b 	bl	800613c <HAL_I2C_Master_Transmit>





}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000408 	.word	0x20000408

08001e14 <lcd_Init>:
	lcd_send_cmd(0x01);
	osDelay(2);

}

void lcd_Init(void){
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0

	HAL_Delay(50);
 8001e18:	2032      	movs	r0, #50	@ 0x32
 8001e1a:	f002 f8ab 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x30);
 8001e1e:	2030      	movs	r0, #48	@ 0x30
 8001e20:	f7ff ffc8 	bl	8001db4 <lcd_send_cmd>
	HAL_Delay(5);
 8001e24:	2005      	movs	r0, #5
 8001e26:	f002 f8a5 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x30);
 8001e2a:	2030      	movs	r0, #48	@ 0x30
 8001e2c:	f7ff ffc2 	bl	8001db4 <lcd_send_cmd>
	HAL_Delay(1);
 8001e30:	2001      	movs	r0, #1
 8001e32:	f002 f89f 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x30);
 8001e36:	2030      	movs	r0, #48	@ 0x30
 8001e38:	f7ff ffbc 	bl	8001db4 <lcd_send_cmd>
	HAL_Delay(10);
 8001e3c:	200a      	movs	r0, #10
 8001e3e:	f002 f899 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x20);
 8001e42:	2020      	movs	r0, #32
 8001e44:	f7ff ffb6 	bl	8001db4 <lcd_send_cmd>

	HAL_Delay(10);
 8001e48:	200a      	movs	r0, #10
 8001e4a:	f002 f893 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x28);
 8001e4e:	2028      	movs	r0, #40	@ 0x28
 8001e50:	f7ff ffb0 	bl	8001db4 <lcd_send_cmd>

	HAL_Delay(1);
 8001e54:	2001      	movs	r0, #1
 8001e56:	f002 f88d 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x08);
 8001e5a:	2008      	movs	r0, #8
 8001e5c:	f7ff ffaa 	bl	8001db4 <lcd_send_cmd>
	HAL_Delay(1);
 8001e60:	2001      	movs	r0, #1
 8001e62:	f002 f887 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x01);
 8001e66:	2001      	movs	r0, #1
 8001e68:	f7ff ffa4 	bl	8001db4 <lcd_send_cmd>
	HAL_Delay(1);
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f002 f881 	bl	8003f74 <HAL_Delay>
	HAL_Delay(1);
 8001e72:	2001      	movs	r0, #1
 8001e74:	f002 f87e 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x06);
 8001e78:	2006      	movs	r0, #6
 8001e7a:	f7ff ff9b 	bl	8001db4 <lcd_send_cmd>
	HAL_Delay(1);
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f002 f878 	bl	8003f74 <HAL_Delay>
	lcd_send_cmd(0x0C);
 8001e84:	200c      	movs	r0, #12
 8001e86:	f7ff ff95 	bl	8001db4 <lcd_send_cmd>


}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <LED_Init>:
#include "led.h"


extern uint8_t LEDDMABUF[DMABUFLEN];
extern uint8_t DMA_COMPLETE_FLAG;
HAL_StatusTypeDef LED_Init(){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Init(&LED_TIM);
 8001e96:	480d      	ldr	r0, [pc, #52]	@ (8001ecc <LED_Init+0x3c>)
 8001e98:	f006 fa0a 	bl	80082b0 <HAL_TIM_PWM_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	717b      	strb	r3, [r7, #5]
	for(uint16_t i=0; i<DMABUFLEN;i++){
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	80fb      	strh	r3, [r7, #6]
 8001ea4:	e006      	b.n	8001eb4 <LED_Init+0x24>
		LEDDMABUF[i]=0;
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	4a09      	ldr	r2, [pc, #36]	@ (8001ed0 <LED_Init+0x40>)
 8001eaa:	2100      	movs	r1, #0
 8001eac:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0; i<DMABUFLEN;i++){
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	80fb      	strh	r3, [r7, #6]
 8001eb4:	88fb      	ldrh	r3, [r7, #6]
 8001eb6:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8001eba:	d9f4      	bls.n	8001ea6 <LED_Init+0x16>
	}

	DMA_COMPLETE_FLAG=1;
 8001ebc:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <LED_Init+0x44>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	701a      	strb	r2, [r3, #0]


	return halStatus;
 8001ec2:	797b      	ldrb	r3, [r7, #5]




}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000f2c 	.word	0x20000f2c
 8001ed0:	20000d10 	.word	0x20000d10
 8001ed4:	20000e49 	.word	0x20000e49

08001ed8 <LED_Setcolour>:



void LED_Setcolour(uint8_t r, uint8_t g, uint8_t b,uint8_t r1, uint8_t g1, uint8_t b1){
 8001ed8:	b590      	push	{r4, r7, lr}
 8001eda:	b08b      	sub	sp, #44	@ 0x2c
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4604      	mov	r4, r0
 8001ee0:	4608      	mov	r0, r1
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4623      	mov	r3, r4
 8001ee8:	71fb      	strb	r3, [r7, #7]
 8001eea:	4603      	mov	r3, r0
 8001eec:	71bb      	strb	r3, [r7, #6]
 8001eee:	460b      	mov	r3, r1
 8001ef0:	717b      	strb	r3, [r7, #5]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	713b      	strb	r3, [r7, #4]
	uint16_t dmabufindex=0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint8_t ledbuf[LED_NUM*3];
	ledbuf[0]=g;
 8001efa:	79bb      	ldrb	r3, [r7, #6]
 8001efc:	723b      	strb	r3, [r7, #8]
	ledbuf[1]=r;
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	727b      	strb	r3, [r7, #9]
	ledbuf[2]=b;
 8001f02:	797b      	ldrb	r3, [r7, #5]
 8001f04:	72bb      	strb	r3, [r7, #10]
	ledbuf[3]=g1;
 8001f06:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001f0a:	72fb      	strb	r3, [r7, #11]
	ledbuf[4]=r1;
 8001f0c:	793b      	ldrb	r3, [r7, #4]
 8001f0e:	733b      	strb	r3, [r7, #12]
	ledbuf[5]=b1;
 8001f10:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001f14:	737b      	strb	r3, [r7, #13]

	for(int i=0;i<DMABUFLEN;i++){
 8001f16:	2300      	movs	r3, #0
 8001f18:	623b      	str	r3, [r7, #32]
 8001f1a:	e007      	b.n	8001f2c <LED_Setcolour+0x54>
			LEDDMABUF[i]=0;
 8001f1c:	4a35      	ldr	r2, [pc, #212]	@ (8001ff4 <LED_Setcolour+0x11c>)
 8001f1e:	6a3b      	ldr	r3, [r7, #32]
 8001f20:	4413      	add	r3, r2
 8001f22:	2200      	movs	r2, #0
 8001f24:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<DMABUFLEN;i++){
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	623b      	str	r3, [r7, #32]
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8001f32:	ddf3      	ble.n	8001f1c <LED_Setcolour+0x44>
		}



	for(uint8_t i=0; i<LED_NUM;i++){
 8001f34:	2300      	movs	r3, #0
 8001f36:	77fb      	strb	r3, [r7, #31]
 8001f38:	e032      	b.n	8001fa0 <LED_Setcolour+0xc8>
		for(uint8_t j=0; j<3;j++){
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	77bb      	strb	r3, [r7, #30]
 8001f3e:	e029      	b.n	8001f94 <LED_Setcolour+0xbc>
			for(int k=0;k<8;k++){
 8001f40:	2300      	movs	r3, #0
 8001f42:	61bb      	str	r3, [r7, #24]
 8001f44:	e020      	b.n	8001f88 <LED_Setcolour+0xb0>
			if((ledbuf[(3*i)+j]>>k)&0x01){
 8001f46:	7ffa      	ldrb	r2, [r7, #31]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	441a      	add	r2, r3
 8001f4e:	7fbb      	ldrb	r3, [r7, #30]
 8001f50:	4413      	add	r3, r2
 8001f52:	3328      	adds	r3, #40	@ 0x28
 8001f54:	443b      	add	r3, r7
 8001f56:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	fa42 f303 	asr.w	r3, r2, r3
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d004      	beq.n	8001f74 <LED_Setcolour+0x9c>
				LEDDMABUF[dmabufindex]=HI_VAL;
 8001f6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f6c:	4a21      	ldr	r2, [pc, #132]	@ (8001ff4 <LED_Setcolour+0x11c>)
 8001f6e:	215a      	movs	r1, #90	@ 0x5a
 8001f70:	54d1      	strb	r1, [r2, r3]
 8001f72:	e003      	b.n	8001f7c <LED_Setcolour+0xa4>
			}
			else{
				LEDDMABUF[dmabufindex]=LOW_VAL;
 8001f74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f76:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff4 <LED_Setcolour+0x11c>)
 8001f78:	211e      	movs	r1, #30
 8001f7a:	54d1      	strb	r1, [r2, r3]
			}
			dmabufindex++;
 8001f7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f7e:	3301      	adds	r3, #1
 8001f80:	84fb      	strh	r3, [r7, #38]	@ 0x26
			for(int k=0;k<8;k++){
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	3301      	adds	r3, #1
 8001f86:	61bb      	str	r3, [r7, #24]
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2b07      	cmp	r3, #7
 8001f8c:	dddb      	ble.n	8001f46 <LED_Setcolour+0x6e>
		for(uint8_t j=0; j<3;j++){
 8001f8e:	7fbb      	ldrb	r3, [r7, #30]
 8001f90:	3301      	adds	r3, #1
 8001f92:	77bb      	strb	r3, [r7, #30]
 8001f94:	7fbb      	ldrb	r3, [r7, #30]
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d9d2      	bls.n	8001f40 <LED_Setcolour+0x68>
	for(uint8_t i=0; i<LED_NUM;i++){
 8001f9a:	7ffb      	ldrb	r3, [r7, #31]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	77fb      	strb	r3, [r7, #31]
 8001fa0:	7ffb      	ldrb	r3, [r7, #31]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d9c9      	bls.n	8001f3a <LED_Setcolour+0x62>


		}
	}

	for(int i=0;i<RSTPERIOD;i++){
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e009      	b.n	8001fc0 <LED_Setcolour+0xe8>
		LEDDMABUF[dmabufindex]=0;
 8001fac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001fae:	4a11      	ldr	r2, [pc, #68]	@ (8001ff4 <LED_Setcolour+0x11c>)
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	54d1      	strb	r1, [r2, r3]
		dmabufindex++;
 8001fb4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(int i=0;i<RSTPERIOD;i++){
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001fc6:	dbf1      	blt.n	8001fac <LED_Setcolour+0xd4>
	}

	for(int i=0;i<5;i++){
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	e009      	b.n	8001fe2 <LED_Setcolour+0x10a>
			LEDDMABUF[dmabufindex]=0;
 8001fce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001fd0:	4a08      	ldr	r2, [pc, #32]	@ (8001ff4 <LED_Setcolour+0x11c>)
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	54d1      	strb	r1, [r2, r3]
			dmabufindex++;
 8001fd6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001fd8:	3301      	adds	r3, #1
 8001fda:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(int i=0;i<5;i++){
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	ddf2      	ble.n	8001fce <LED_Setcolour+0xf6>
		}
	LED_Update();
 8001fe8:	f000 f806 	bl	8001ff8 <LED_Update>

}
 8001fec:	bf00      	nop
 8001fee:	372c      	adds	r7, #44	@ 0x2c
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd90      	pop	{r4, r7, pc}
 8001ff4:	20000d10 	.word	0x20000d10

08001ff8 <LED_Update>:


HAL_StatusTypeDef LED_Update(){
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Start_DMA(&LED_TIM, LED_TIM_CHANNEL, (uint32_t *)LEDDMABUF,DMABUFLEN);
 8001ffe:	f240 1339 	movw	r3, #313	@ 0x139
 8002002:	4a09      	ldr	r2, [pc, #36]	@ (8002028 <LED_Update+0x30>)
 8002004:	2104      	movs	r1, #4
 8002006:	4809      	ldr	r0, [pc, #36]	@ (800202c <LED_Update+0x34>)
 8002008:	f006 f9b4 	bl	8008374 <HAL_TIM_PWM_Start_DMA>
 800200c:	4603      	mov	r3, r0
 800200e:	71fb      	strb	r3, [r7, #7]

	if(halStatus==HAL_OK){
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d102      	bne.n	800201c <LED_Update+0x24>
		DMA_COMPLETE_FLAG=0;
 8002016:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <LED_Update+0x38>)
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
	}


	return halStatus;
 800201c:	79fb      	ldrb	r3, [r7, #7]

}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000d10 	.word	0x20000d10
 800202c:	20000f2c 	.word	0x20000f2c
 8002030:	20000e49 	.word	0x20000e49

08002034 <LED_Callback>:



void LED_Callback(){
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop_DMA(&LED_TIM, LED_TIM_CHANNEL);
 8002038:	2104      	movs	r1, #4
 800203a:	4804      	ldr	r0, [pc, #16]	@ (800204c <LED_Callback+0x18>)
 800203c:	f006 fbb2 	bl	80087a4 <HAL_TIM_PWM_Stop_DMA>
	DMA_COMPLETE_FLAG=1;
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <LED_Callback+0x1c>)
 8002042:	2201      	movs	r2, #1
 8002044:	701a      	strb	r2, [r3, #0]


}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000f2c 	.word	0x20000f2c
 8002050:	20000e49 	.word	0x20000e49

08002054 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiy
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_4){
 800205e:	88fb      	ldrh	r3, [r7, #6]
 8002060:	2b10      	cmp	r3, #16
 8002062:	d126      	bne.n	80020b2 <HAL_GPIO_EXTI_Callback+0x5e>
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)== GPIO_PIN_SET){
 8002064:	2110      	movs	r1, #16
 8002066:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800206a:	f003 ff83 	bl	8005f74 <HAL_GPIO_ReadPin>
 800206e:	4603      	mov	r3, r0
 8002070:	2b01      	cmp	r3, #1
 8002072:	d109      	bne.n	8002088 <HAL_GPIO_EXTI_Callback+0x34>

						gros_btn_time=0;
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_GPIO_EXTI_Callback+0x68>)
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
						tbtn1=HAL_GetTick();
 800207a:	f001 ff6f 	bl	8003f5c <HAL_GetTick>
 800207e:	4603      	mov	r3, r0
 8002080:	461a      	mov	r2, r3
 8002082:	4b0f      	ldr	r3, [pc, #60]	@ (80020c0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002084:	601a      	str	r2, [r3, #0]
					}


	}

	}
 8002086:	e014      	b.n	80020b2 <HAL_GPIO_EXTI_Callback+0x5e>
						gros_btn_time=(HAL_GetTick()-tbtn1);
 8002088:	f001 ff68 	bl	8003f5c <HAL_GetTick>
 800208c:	4603      	mov	r3, r0
 800208e:	4a0c      	ldr	r2, [pc, #48]	@ (80020c0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	1a9b      	subs	r3, r3, r2
 8002094:	461a      	mov	r2, r3
 8002096:	4b09      	ldr	r3, [pc, #36]	@ (80020bc <HAL_GPIO_EXTI_Callback+0x68>)
 8002098:	601a      	str	r2, [r3, #0]
					if(gros_btn_time>=400 && gros_btn_time<=2000){
 800209a:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <HAL_GPIO_EXTI_Callback+0x68>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
					if(gros_btn_time>=2500 && gros_btn_time<=3500){
 80020a2:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <HAL_GPIO_EXTI_Callback+0x68>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80020aa:	4293      	cmp	r3, r2
					gros_btn_time=0;
 80020ac:	4b03      	ldr	r3, [pc, #12]	@ (80020bc <HAL_GPIO_EXTI_Callback+0x68>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
	}
 80020b2:	bf00      	nop
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000e4c 	.word	0x20000e4c
 80020c0:	20000ac4 	.word	0x20000ac4

080020c4 <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

	LED_Callback();
 80020cc:	f7ff ffb2 	bl	8002034 <LED_Callback>
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	@ 0x28
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020de:	f001 ff12 	bl	8003f06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020e2:	f000 f8ad 	bl	8002240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020e6:	f7ff fd1d 	bl	8001b24 <MX_GPIO_Init>
  MX_DMA_Init();
 80020ea:	f7ff fce1 	bl	8001ab0 <MX_DMA_Init>
  MX_ADC1_Init();
 80020ee:	f7fe ffbf 	bl	8001070 <MX_ADC1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80020f2:	f009 fb8d 	bl	800b810 <MX_FATFS_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <main+0x28>
    Error_Handler();
 80020fc:	f000 f8fc 	bl	80022f8 <Error_Handler>
  }
  MX_TIM2_Init();
 8002100:	f000 fe96 	bl	8002e30 <MX_TIM2_Init>
  MX_LPUART1_UART_Init();
 8002104:	f000 fffc 	bl	8003100 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002108:	f000 fa2c 	bl	8002564 <MX_SPI1_Init>
  MX_I2C1_Init();
 800210c:	f7ff fd9a 	bl	8001c44 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002110:	f001 f840 	bl	8003194 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8002114:	f000 ff02 	bl	8002f1c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(PWEN_GPIO_Port,PWEN_Pin,GPIO_PIN_SET);
 8002118:	2201      	movs	r2, #1
 800211a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800211e:	483a      	ldr	r0, [pc, #232]	@ (8002208 <main+0x130>)
 8002120:	f003 ff40 	bl	8005fa4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ROUGE_GPIO_Port,LED_ROUGE_Pin,GPIO_PIN_SET);
 8002124:	2201      	movs	r2, #1
 8002126:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800212a:	4837      	ldr	r0, [pc, #220]	@ (8002208 <main+0x130>)
 800212c:	f003 ff3a 	bl	8005fa4 <HAL_GPIO_WritePin>





  if(HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 3)!=HAL_OK){
 8002130:	2203      	movs	r2, #3
 8002132:	4936      	ldr	r1, [pc, #216]	@ (800220c <main+0x134>)
 8002134:	4836      	ldr	r0, [pc, #216]	@ (8002210 <main+0x138>)
 8002136:	f002 fae1 	bl	80046fc <HAL_ADC_Start_DMA>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d002      	beq.n	8002146 <main+0x6e>

 	 pbmseeker=1;
 8002140:	4b34      	ldr	r3, [pc, #208]	@ (8002214 <main+0x13c>)
 8002142:	2201      	movs	r2, #1
 8002144:	601a      	str	r2, [r3, #0]

   }



  if(  LED_Init()!=HAL_OK){
 8002146:	f7ff fea3 	bl	8001e90 <LED_Init>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <main+0x7e>

 	 pbmseeker=1;
 8002150:	4b30      	ldr	r3, [pc, #192]	@ (8002214 <main+0x13c>)
 8002152:	2201      	movs	r2, #1
 8002154:	601a      	str	r2, [r3, #0]


   }

  HAL_TIM_Base_Start_IT(&htim4);
 8002156:	4830      	ldr	r0, [pc, #192]	@ (8002218 <main+0x140>)
 8002158:	f006 f840 	bl	80081dc <HAL_TIM_Base_Start_IT>



  if( INIT_PERM_TARVOS(GROUND_ADDR, 0x99)!=HAL_OK){
 800215c:	2199      	movs	r1, #153	@ 0x99
 800215e:	2001      	movs	r0, #1
 8002160:	f000 fc66 	bl	8002a30 <INIT_PERM_TARVOS>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d002      	beq.n	8002170 <main+0x98>
 	 pbmseeker=1;
 800216a:	4b2a      	ldr	r3, [pc, #168]	@ (8002214 <main+0x13c>)
 800216c:	2201      	movs	r2, #1
 800216e:	601a      	str	r2, [r3, #0]
   }



  HAL_Delay(100);
 8002170:	2064      	movs	r0, #100	@ 0x64
 8002172:	f001 feff 	bl	8003f74 <HAL_Delay>
  HAL_UART_Abort(&hlpuart1);
 8002176:	4829      	ldr	r0, [pc, #164]	@ (800221c <main+0x144>)
 8002178:	f007 feb4 	bl	8009ee4 <HAL_UART_Abort>
  if(HAL_UART_Receive_DMA(&hlpuart1, dma_rx_buffer, DMA_CHUNK_SIZE)!=HAL_OK){
 800217c:	2280      	movs	r2, #128	@ 0x80
 800217e:	4928      	ldr	r1, [pc, #160]	@ (8002220 <main+0x148>)
 8002180:	4826      	ldr	r0, [pc, #152]	@ (800221c <main+0x144>)
 8002182:	f007 fe63 	bl	8009e4c <HAL_UART_Receive_DMA>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <main+0xba>

 	pbmseeker=1;
 800218c:	4b21      	ldr	r3, [pc, #132]	@ (8002214 <main+0x13c>)
 800218e:	2201      	movs	r2, #1
 8002190:	601a      	str	r2, [r3, #0]


   }
  lcd_Init();
 8002192:	f7ff fe3f 	bl	8001e14 <lcd_Init>

  fres = f_mount(&FatFs, "", 1);
 8002196:	2201      	movs	r2, #1
 8002198:	4922      	ldr	r1, [pc, #136]	@ (8002224 <main+0x14c>)
 800219a:	4823      	ldr	r0, [pc, #140]	@ (8002228 <main+0x150>)
 800219c:	f00b f934 	bl	800d408 <f_mount>
 80021a0:	4603      	mov	r3, r0
 80021a2:	461a      	mov	r2, r3
 80021a4:	4b21      	ldr	r3, [pc, #132]	@ (800222c <main+0x154>)
 80021a6:	701a      	strb	r2, [r3, #0]
  		  if (fres == FR_OK) {
 80021a8:	4b20      	ldr	r3, [pc, #128]	@ (800222c <main+0x154>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d125      	bne.n	80021fc <main+0x124>
  			  fres = f_mkdir("DEMO1");
 80021b0:	481f      	ldr	r0, [pc, #124]	@ (8002230 <main+0x158>)
 80021b2:	f00b fffd 	bl	800e1b0 <f_mkdir>
 80021b6:	4603      	mov	r3, r0
 80021b8:	461a      	mov	r2, r3
 80021ba:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <main+0x154>)
 80021bc:	701a      	strb	r2, [r3, #0]
  			  BYTE readBuf[30];
  			  fres = f_open(&fil, "/DEMO/write1.txt",FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 80021be:	221a      	movs	r2, #26
 80021c0:	491c      	ldr	r1, [pc, #112]	@ (8002234 <main+0x15c>)
 80021c2:	481d      	ldr	r0, [pc, #116]	@ (8002238 <main+0x160>)
 80021c4:	f00b f984 	bl	800d4d0 <f_open>
 80021c8:	4603      	mov	r3, r0
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b17      	ldr	r3, [pc, #92]	@ (800222c <main+0x154>)
 80021ce:	701a      	strb	r2, [r3, #0]
  			  if (fres == FR_OK) {
 80021d0:	4b16      	ldr	r3, [pc, #88]	@ (800222c <main+0x154>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10c      	bne.n	80021f2 <main+0x11a>
  				  //snprintf((char*) readBuf,30, "I hate Java!");
  				  UINT bytesWrote;
  				  fres = f_write(&fil,(uint8_t *)"test123test", 11, &bytesWrote);
 80021d8:	1d3b      	adds	r3, r7, #4
 80021da:	220b      	movs	r2, #11
 80021dc:	4917      	ldr	r1, [pc, #92]	@ (800223c <main+0x164>)
 80021de:	4816      	ldr	r0, [pc, #88]	@ (8002238 <main+0x160>)
 80021e0:	f00b fb37 	bl	800d852 <f_write>
 80021e4:	4603      	mov	r3, r0
 80021e6:	461a      	mov	r2, r3
 80021e8:	4b10      	ldr	r3, [pc, #64]	@ (800222c <main+0x154>)
 80021ea:	701a      	strb	r2, [r3, #0]
  				  f_close(&fil);
 80021ec:	4812      	ldr	r0, [pc, #72]	@ (8002238 <main+0x160>)
 80021ee:	f00b fd5d 	bl	800dcac <f_close>

  			  }
  			  f_mount(NULL, "", 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	490b      	ldr	r1, [pc, #44]	@ (8002224 <main+0x14c>)
 80021f6:	2000      	movs	r0, #0
 80021f8:	f00b f906 	bl	800d408 <f_mount>

  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80021fc:	f7ff f916 	bl	800142c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002200:	f00c f9b3 	bl	800e56a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <main+0x12c>
 8002208:	48000400 	.word	0x48000400
 800220c:	20000ac8 	.word	0x20000ac8
 8002210:	20000214 	.word	0x20000214
 8002214:	20000e60 	.word	0x20000e60
 8002218:	20000f78 	.word	0x20000f78
 800221c:	200012a8 	.word	0x200012a8
 8002220:	20001024 	.word	0x20001024
 8002224:	08015800 	.word	0x08015800
 8002228:	2000065c 	.word	0x2000065c
 800222c:	20000890 	.word	0x20000890
 8002230:	08015804 	.word	0x08015804
 8002234:	0801580c 	.word	0x0801580c
 8002238:	20000894 	.word	0x20000894
 800223c:	08015820 	.word	0x08015820

08002240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b094      	sub	sp, #80	@ 0x50
 8002244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002246:	f107 0318 	add.w	r3, r7, #24
 800224a:	2238      	movs	r2, #56	@ 0x38
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f00f fe03 	bl	8011e5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	609a      	str	r2, [r3, #8]
 800225e:	60da      	str	r2, [r3, #12]
 8002260:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002262:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002266:	f004 fb33 	bl	80068d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800226a:	2301      	movs	r3, #1
 800226c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800226e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002272:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002274:	2302      	movs	r3, #2
 8002276:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002278:	2303      	movs	r3, #3
 800227a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800227c:	2302      	movs	r3, #2
 800227e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 8002280:	2319      	movs	r3, #25
 8002282:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002284:	2302      	movs	r3, #2
 8002286:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002288:	2302      	movs	r3, #2
 800228a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800228c:	2302      	movs	r3, #2
 800228e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002290:	f107 0318 	add.w	r3, r7, #24
 8002294:	4618      	mov	r0, r3
 8002296:	f004 fbcf 	bl	8006a38 <HAL_RCC_OscConfig>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80022a0:	f000 f82a 	bl	80022f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022a4:	230f      	movs	r3, #15
 80022a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022a8:	2303      	movs	r3, #3
 80022aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022b0:	2300      	movs	r3, #0
 80022b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80022b8:	1d3b      	adds	r3, r7, #4
 80022ba:	2103      	movs	r1, #3
 80022bc:	4618      	mov	r0, r3
 80022be:	f004 fecd 	bl	800705c <HAL_RCC_ClockConfig>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80022c8:	f000 f816 	bl	80022f8 <Error_Handler>
  }
}
 80022cc:	bf00      	nop
 80022ce:	3750      	adds	r7, #80	@ 0x50
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a04      	ldr	r2, [pc, #16]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d101      	bne.n	80022ea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80022e6:	f001 fe27 	bl	8003f38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40012c00 	.word	0x40012c00

080022f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022fc:	b672      	cpsid	i
}
 80022fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002300:	bf00      	nop
 8002302:	e7fd      	b.n	8002300 <Error_Handler+0x8>

08002304 <store_in_sd>:
extern DWORD free_sectors;	  // Free Sectors
extern DWORD total_sectors;



FRESULT store_in_sd(void){
 8002304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002308:	b0c5      	sub	sp, #276	@ 0x114
 800230a:	af26      	add	r7, sp, #152	@ 0x98

	uint16_t sizeligne=0;
 800230c:	2300      	movs	r3, #0
 800230e:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
	FRESULT fres=FR_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

	sizeligne=snprintf((char *)sdcardbuffer,512,
			"%d,%d,%d,%d,%0.7f,%0.7f,%0.7f,%0.7f,%0.1f,%0.1f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.0f,%0.1f,%0.1f,%0.1f,%0.1f,%lu\n\r",
		  BOTTOMData.flag_calib,BOTTOMData.flag_drop,BOTTOMData.flag_separation,BOTTOMData.flag_fin,
 8002318:	4b87      	ldr	r3, [pc, #540]	@ (8002538 <store_in_sd+0x234>)
 800231a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800231e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		  BOTTOMData.flag_calib,BOTTOMData.flag_drop,BOTTOMData.flag_separation,BOTTOMData.flag_fin,
 8002320:	4b85      	ldr	r3, [pc, #532]	@ (8002538 <store_in_sd+0x234>)
 8002322:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002326:	461e      	mov	r6, r3
		  BOTTOMData.flag_calib,BOTTOMData.flag_drop,BOTTOMData.flag_separation,BOTTOMData.flag_fin,
 8002328:	4b83      	ldr	r3, [pc, #524]	@ (8002538 <store_in_sd+0x234>)
 800232a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800232e:	66bb      	str	r3, [r7, #104]	@ 0x68
		  BOTTOMData.flag_calib,BOTTOMData.flag_drop,BOTTOMData.flag_separation,BOTTOMData.flag_fin,
 8002330:	4b81      	ldr	r3, [pc, #516]	@ (8002538 <store_in_sd+0x234>)
 8002332:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002336:	667b      	str	r3, [r7, #100]	@ 0x64
		  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8002338:	4b80      	ldr	r3, [pc, #512]	@ (800253c <store_in_sd+0x238>)
 800233a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe f92b 	bl	8000598 <__aeabi_f2d>
 8002342:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
		  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8002346:	4b7c      	ldr	r3, [pc, #496]	@ (8002538 <store_in_sd+0x234>)
 8002348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe f924 	bl	8000598 <__aeabi_f2d>
 8002350:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8002354:	4b79      	ldr	r3, [pc, #484]	@ (800253c <store_in_sd+0x238>)
 8002356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe f91d 	bl	8000598 <__aeabi_f2d>
 800235e:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8002362:	4b75      	ldr	r3, [pc, #468]	@ (8002538 <store_in_sd+0x234>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002366:	4618      	mov	r0, r3
 8002368:	f7fe f916 	bl	8000598 <__aeabi_f2d>
 800236c:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		  TOPData.latitude,BOTTOMData.latitude,TOPData.longitude,BOTTOMData.longitude,TOPData.hMSL,
 8002370:	4b72      	ldr	r3, [pc, #456]	@ (800253c <store_in_sd+0x238>)
 8002372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe f90f 	bl	8000598 <__aeabi_f2d>
 800237a:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 800237e:	4b6e      	ldr	r3, [pc, #440]	@ (8002538 <store_in_sd+0x234>)
 8002380:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe f908 	bl	8000598 <__aeabi_f2d>
 8002388:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 800238c:	4b6b      	ldr	r3, [pc, #428]	@ (800253c <store_in_sd+0x238>)
 800238e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe f901 	bl	8000598 <__aeabi_f2d>
 8002396:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 800239a:	4b67      	ldr	r3, [pc, #412]	@ (8002538 <store_in_sd+0x234>)
 800239c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe f8fa 	bl	8000598 <__aeabi_f2d>
 80023a4:	e9c7 0108 	strd	r0, r1, [r7, #32]
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 80023a8:	4b64      	ldr	r3, [pc, #400]	@ (800253c <store_in_sd+0x238>)
 80023aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f8f3 	bl	8000598 <__aeabi_f2d>
 80023b2:	e9c7 0106 	strd	r0, r1, [r7, #24]
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 80023b6:	4b60      	ldr	r3, [pc, #384]	@ (8002538 <store_in_sd+0x234>)
 80023b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe f8ec 	bl	8000598 <__aeabi_f2d>
 80023c0:	e9c7 0104 	strd	r0, r1, [r7, #16]
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 80023c4:	4b5d      	ldr	r3, [pc, #372]	@ (800253c <store_in_sd+0x238>)
 80023c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe f8e5 	bl	8000598 <__aeabi_f2d>
 80023ce:	e9c7 0102 	strd	r0, r1, [r7, #8]
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 80023d2:	4b59      	ldr	r3, [pc, #356]	@ (8002538 <store_in_sd+0x234>)
 80023d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fe f8de 	bl	8000598 <__aeabi_f2d>
 80023dc:	e9c7 0100 	strd	r0, r1, [r7]
		  BOTTOMData.hMSL,TOPData.Accx,BOTTOMData.Accx,TOPData.Accy,BOTTOMData.Accy,TOPData.Accz,BOTTOMData.Accz,SATData.temperature,//satdata.temp donnne la hauteur rssi
 80023e0:	4b57      	ldr	r3, [pc, #348]	@ (8002540 <store_in_sd+0x23c>)
 80023e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe f8d7 	bl	8000598 <__aeabi_f2d>
 80023ea:	4682      	mov	sl, r0
 80023ec:	468b      	mov	fp, r1
		  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,TOPData.timeindex);
 80023ee:	4b53      	ldr	r3, [pc, #332]	@ (800253c <store_in_sd+0x238>)
 80023f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe f8d0 	bl	8000598 <__aeabi_f2d>
 80023f8:	4680      	mov	r8, r0
 80023fa:	4689      	mov	r9, r1
		  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,TOPData.timeindex);
 80023fc:	4b4f      	ldr	r3, [pc, #316]	@ (800253c <store_in_sd+0x238>)
 80023fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe f8c9 	bl	8000598 <__aeabi_f2d>
 8002406:	4604      	mov	r4, r0
 8002408:	460d      	mov	r5, r1
		  TOPData.pression,TOPData.temperature,BOTTOMData.temperature,TOPData.timeindex);
 800240a:	4b4b      	ldr	r3, [pc, #300]	@ (8002538 <store_in_sd+0x234>)
 800240c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe f8c2 	bl	8000598 <__aeabi_f2d>
 8002414:	4b49      	ldr	r3, [pc, #292]	@ (800253c <store_in_sd+0x238>)
 8002416:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002418:	9324      	str	r3, [sp, #144]	@ 0x90
 800241a:	e9cd 0122 	strd	r0, r1, [sp, #136]	@ 0x88
 800241e:	e9cd 4520 	strd	r4, r5, [sp, #128]	@ 0x80
 8002422:	e9cd 891e 	strd	r8, r9, [sp, #120]	@ 0x78
 8002426:	e9cd ab1c 	strd	sl, fp, [sp, #112]	@ 0x70
 800242a:	ed97 7b00 	vldr	d7, [r7]
 800242e:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8002432:	ed97 7b02 	vldr	d7, [r7, #8]
 8002436:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 800243a:	ed97 7b04 	vldr	d7, [r7, #16]
 800243e:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8002442:	ed97 7b06 	vldr	d7, [r7, #24]
 8002446:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800244a:	ed97 7b08 	vldr	d7, [r7, #32]
 800244e:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8002452:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002456:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 800245a:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800245e:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8002462:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8002466:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800246a:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800246e:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002472:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8002476:	ed8d 7b08 	vstr	d7, [sp, #32]
 800247a:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800247e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002482:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8002486:	ed8d 7b04 	vstr	d7, [sp, #16]
 800248a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800248c:	9202      	str	r2, [sp, #8]
 800248e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002490:	9201      	str	r2, [sp, #4]
 8002492:	9600      	str	r6, [sp, #0]
 8002494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002496:	4a2b      	ldr	r2, [pc, #172]	@ (8002544 <store_in_sd+0x240>)
 8002498:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800249c:	482a      	ldr	r0, [pc, #168]	@ (8002548 <store_in_sd+0x244>)
 800249e:	f00f fc41 	bl	8011d24 <sniprintf>
 80024a2:	4603      	mov	r3, r0
 80024a4:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74



	 fres = f_mount(&FatFs, "", 1);
 80024a8:	2201      	movs	r2, #1
 80024aa:	4928      	ldr	r1, [pc, #160]	@ (800254c <store_in_sd+0x248>)
 80024ac:	4828      	ldr	r0, [pc, #160]	@ (8002550 <store_in_sd+0x24c>)
 80024ae:	f00a ffab 	bl	800d408 <f_mount>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			  if (fres == FR_OK) {
 80024b8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d134      	bne.n	800252a <store_in_sd+0x226>
				  if(flag_drop==0){
 80024c0:	4b24      	ldr	r3, [pc, #144]	@ (8002554 <store_in_sd+0x250>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d108      	bne.n	80024da <store_in_sd+0x1d6>
					  fres = f_open(&fil, (uint8_t *) "GR_01.csv",FA_WRITE | FA_OPEN_ALWAYS);
 80024c8:	2212      	movs	r2, #18
 80024ca:	4923      	ldr	r1, [pc, #140]	@ (8002558 <store_in_sd+0x254>)
 80024cc:	4823      	ldr	r0, [pc, #140]	@ (800255c <store_in_sd+0x258>)
 80024ce:	f00a ffff 	bl	800d4d0 <f_open>
 80024d2:	4603      	mov	r3, r0
 80024d4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80024d8:	e007      	b.n	80024ea <store_in_sd+0x1e6>

				  }
				  else{

					  fres = f_open(&fil, (uint8_t *) "GR_02.csv",FA_WRITE | FA_OPEN_ALWAYS);
 80024da:	2212      	movs	r2, #18
 80024dc:	4920      	ldr	r1, [pc, #128]	@ (8002560 <store_in_sd+0x25c>)
 80024de:	481f      	ldr	r0, [pc, #124]	@ (800255c <store_in_sd+0x258>)
 80024e0:	f00a fff6 	bl	800d4d0 <f_open>
 80024e4:	4603      	mov	r3, r0
 80024e6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

				  }
				  if (fres == FR_OK) {
 80024ea:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d116      	bne.n	8002520 <store_in_sd+0x21c>
					  fres=f_lseek(&fil, f_size(&fil));
 80024f2:	4b1a      	ldr	r3, [pc, #104]	@ (800255c <store_in_sd+0x258>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	4619      	mov	r1, r3
 80024f8:	4818      	ldr	r0, [pc, #96]	@ (800255c <store_in_sd+0x258>)
 80024fa:	f00b fc06 	bl	800dd0a <f_lseek>
 80024fe:	4603      	mov	r3, r0
 8002500:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
					  UINT bytesWrote;
					  fres = f_write(&fil,(char*)sdcardbuffer, sizeligne, &bytesWrote);
 8002504:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002508:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800250c:	490e      	ldr	r1, [pc, #56]	@ (8002548 <store_in_sd+0x244>)
 800250e:	4813      	ldr	r0, [pc, #76]	@ (800255c <store_in_sd+0x258>)
 8002510:	f00b f99f 	bl	800d852 <f_write>
 8002514:	4603      	mov	r3, r0
 8002516:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
					  f_close(&fil);
 800251a:	4810      	ldr	r0, [pc, #64]	@ (800255c <store_in_sd+0x258>)
 800251c:	f00b fbc6 	bl	800dcac <f_close>
				  }
				  f_mount(NULL, "", 0);
 8002520:	2200      	movs	r2, #0
 8002522:	490a      	ldr	r1, [pc, #40]	@ (800254c <store_in_sd+0x248>)
 8002524:	2000      	movs	r0, #0
 8002526:	f00a ff6f 	bl	800d408 <f_mount>
			  }


	return fres;
 800252a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77

}
 800252e:	4618      	mov	r0, r3
 8002530:	377c      	adds	r7, #124	@ 0x7c
 8002532:	46bd      	mov	sp, r7
 8002534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002538:	20000b58 	.word	0x20000b58
 800253c:	20000adc 	.word	0x20000adc
 8002540:	20000bd4 	.word	0x20000bd4
 8002544:	0801582c 	.word	0x0801582c
 8002548:	2000045c 	.word	0x2000045c
 800254c:	080158a0 	.word	0x080158a0
 8002550:	2000065c 	.word	0x2000065c
 8002554:	20000e50 	.word	0x20000e50
 8002558:	080158a4 	.word	0x080158a4
 800255c:	20000894 	.word	0x20000894
 8002560:	080158b0 	.word	0x080158b0

08002564 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002568:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <MX_SPI1_Init+0x74>)
 800256a:	4a1c      	ldr	r2, [pc, #112]	@ (80025dc <MX_SPI1_Init+0x78>)
 800256c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800256e:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <MX_SPI1_Init+0x74>)
 8002570:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002574:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <MX_SPI1_Init+0x74>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800257c:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <MX_SPI1_Init+0x74>)
 800257e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002582:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002584:	4b14      	ldr	r3, [pc, #80]	@ (80025d8 <MX_SPI1_Init+0x74>)
 8002586:	2200      	movs	r2, #0
 8002588:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800258a:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <MX_SPI1_Init+0x74>)
 800258c:	2200      	movs	r2, #0
 800258e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002590:	4b11      	ldr	r3, [pc, #68]	@ (80025d8 <MX_SPI1_Init+0x74>)
 8002592:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002596:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002598:	4b0f      	ldr	r3, [pc, #60]	@ (80025d8 <MX_SPI1_Init+0x74>)
 800259a:	2218      	movs	r2, #24
 800259c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800259e:	4b0e      	ldr	r3, [pc, #56]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025a4:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025aa:	4b0b      	ldr	r3, [pc, #44]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80025b0:	4b09      	ldr	r3, [pc, #36]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025b2:	2207      	movs	r2, #7
 80025b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025b6:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025bc:	4b06      	ldr	r3, [pc, #24]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025be:	2208      	movs	r2, #8
 80025c0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025c2:	4805      	ldr	r0, [pc, #20]	@ (80025d8 <MX_SPI1_Init+0x74>)
 80025c4:	f005 f984 	bl	80078d0 <HAL_SPI_Init>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80025ce:	f7ff fe93 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000e68 	.word	0x20000e68
 80025dc:	40013000 	.word	0x40013000

080025e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	@ 0x28
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e8:	f107 0314 	add.w	r3, r7, #20
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
 80025f2:	609a      	str	r2, [r3, #8]
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a17      	ldr	r2, [pc, #92]	@ (800265c <HAL_SPI_MspInit+0x7c>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d128      	bne.n	8002654 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002602:	4b17      	ldr	r3, [pc, #92]	@ (8002660 <HAL_SPI_MspInit+0x80>)
 8002604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002606:	4a16      	ldr	r2, [pc, #88]	@ (8002660 <HAL_SPI_MspInit+0x80>)
 8002608:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800260c:	6613      	str	r3, [r2, #96]	@ 0x60
 800260e:	4b14      	ldr	r3, [pc, #80]	@ (8002660 <HAL_SPI_MspInit+0x80>)
 8002610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002616:	613b      	str	r3, [r7, #16]
 8002618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800261a:	4b11      	ldr	r3, [pc, #68]	@ (8002660 <HAL_SPI_MspInit+0x80>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261e:	4a10      	ldr	r2, [pc, #64]	@ (8002660 <HAL_SPI_MspInit+0x80>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002626:	4b0e      	ldr	r3, [pc, #56]	@ (8002660 <HAL_SPI_MspInit+0x80>)
 8002628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002632:	23e0      	movs	r3, #224	@ 0xe0
 8002634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002636:	2302      	movs	r3, #2
 8002638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263e:	2300      	movs	r3, #0
 8002640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002642:	2305      	movs	r3, #5
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002646:	f107 0314 	add.w	r3, r7, #20
 800264a:	4619      	mov	r1, r3
 800264c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002650:	f003 fb0e 	bl	8005c70 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002654:	bf00      	nop
 8002656:	3728      	adds	r7, #40	@ 0x28
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40013000 	.word	0x40013000
 8002660:	40021000 	.word	0x40021000

08002664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266a:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_MspInit+0x50>)
 800266c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800266e:	4a11      	ldr	r2, [pc, #68]	@ (80026b4 <HAL_MspInit+0x50>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6613      	str	r3, [r2, #96]	@ 0x60
 8002676:	4b0f      	ldr	r3, [pc, #60]	@ (80026b4 <HAL_MspInit+0x50>)
 8002678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	607b      	str	r3, [r7, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	4b0c      	ldr	r3, [pc, #48]	@ (80026b4 <HAL_MspInit+0x50>)
 8002684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002686:	4a0b      	ldr	r2, [pc, #44]	@ (80026b4 <HAL_MspInit+0x50>)
 8002688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268c:	6593      	str	r3, [r2, #88]	@ 0x58
 800268e:	4b09      	ldr	r3, [pc, #36]	@ (80026b4 <HAL_MspInit+0x50>)
 8002690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002696:	603b      	str	r3, [r7, #0]
 8002698:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	210f      	movs	r1, #15
 800269e:	f06f 0001 	mvn.w	r0, #1
 80026a2:	f002 ff7f 	bl	80055a4 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80026a6:	f004 f9b7 	bl	8006a18 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40021000 	.word	0x40021000

080026b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08c      	sub	sp, #48	@ 0x30
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80026c4:	2300      	movs	r3, #0
 80026c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80026c8:	4b2c      	ldr	r3, [pc, #176]	@ (800277c <HAL_InitTick+0xc4>)
 80026ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026cc:	4a2b      	ldr	r2, [pc, #172]	@ (800277c <HAL_InitTick+0xc4>)
 80026ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80026d4:	4b29      	ldr	r3, [pc, #164]	@ (800277c <HAL_InitTick+0xc4>)
 80026d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80026e0:	f107 020c 	add.w	r2, r7, #12
 80026e4:	f107 0310 	add.w	r3, r7, #16
 80026e8:	4611      	mov	r1, r2
 80026ea:	4618      	mov	r0, r3
 80026ec:	f004 fe8a 	bl	8007404 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80026f0:	f004 fe72 	bl	80073d8 <HAL_RCC_GetPCLK2Freq>
 80026f4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f8:	4a21      	ldr	r2, [pc, #132]	@ (8002780 <HAL_InitTick+0xc8>)
 80026fa:	fba2 2303 	umull	r2, r3, r2, r3
 80026fe:	0c9b      	lsrs	r3, r3, #18
 8002700:	3b01      	subs	r3, #1
 8002702:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002704:	4b1f      	ldr	r3, [pc, #124]	@ (8002784 <HAL_InitTick+0xcc>)
 8002706:	4a20      	ldr	r2, [pc, #128]	@ (8002788 <HAL_InitTick+0xd0>)
 8002708:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800270a:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <HAL_InitTick+0xcc>)
 800270c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002710:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002712:	4a1c      	ldr	r2, [pc, #112]	@ (8002784 <HAL_InitTick+0xcc>)
 8002714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002716:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002718:	4b1a      	ldr	r3, [pc, #104]	@ (8002784 <HAL_InitTick+0xcc>)
 800271a:	2200      	movs	r2, #0
 800271c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800271e:	4b19      	ldr	r3, [pc, #100]	@ (8002784 <HAL_InitTick+0xcc>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8002724:	4817      	ldr	r0, [pc, #92]	@ (8002784 <HAL_InitTick+0xcc>)
 8002726:	f005 fd01 	bl	800812c <HAL_TIM_Base_Init>
 800272a:	4603      	mov	r3, r0
 800272c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002730:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002734:	2b00      	cmp	r3, #0
 8002736:	d11b      	bne.n	8002770 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002738:	4812      	ldr	r0, [pc, #72]	@ (8002784 <HAL_InitTick+0xcc>)
 800273a:	f005 fd4f 	bl	80081dc <HAL_TIM_Base_Start_IT>
 800273e:	4603      	mov	r3, r0
 8002740:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002744:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002748:	2b00      	cmp	r3, #0
 800274a:	d111      	bne.n	8002770 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800274c:	2019      	movs	r0, #25
 800274e:	f002 ff43 	bl	80055d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b0f      	cmp	r3, #15
 8002756:	d808      	bhi.n	800276a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8002758:	2200      	movs	r2, #0
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	2019      	movs	r0, #25
 800275e:	f002 ff21 	bl	80055a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002762:	4a0a      	ldr	r2, [pc, #40]	@ (800278c <HAL_InitTick+0xd4>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6013      	str	r3, [r2, #0]
 8002768:	e002      	b.n	8002770 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002770:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002774:	4618      	mov	r0, r3
 8002776:	3730      	adds	r7, #48	@ 0x30
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40021000 	.word	0x40021000
 8002780:	431bde83 	.word	0x431bde83
 8002784:	20000ecc 	.word	0x20000ecc
 8002788:	40012c00 	.word	0x40012c00
 800278c:	20000010 	.word	0x20000010

08002790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002794:	bf00      	nop
 8002796:	e7fd      	b.n	8002794 <NMI_Handler+0x4>

08002798 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800279c:	bf00      	nop
 800279e:	e7fd      	b.n	800279c <HardFault_Handler+0x4>

080027a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a4:	bf00      	nop
 80027a6:	e7fd      	b.n	80027a4 <MemManage_Handler+0x4>

080027a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <BusFault_Handler+0x4>

080027b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b4:	bf00      	nop
 80027b6:	e7fd      	b.n	80027b4 <UsageFault_Handler+0x4>

080027b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80027ca:	2010      	movs	r0, #16
 80027cc:	f003 fc02 	bl	8005fd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80027d0:	bf00      	nop
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027d8:	4802      	ldr	r0, [pc, #8]	@ (80027e4 <DMA1_Channel1_IRQHandler+0x10>)
 80027da:	f003 f8ee 	bl	80059ba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20000280 	.word	0x20000280

080027e8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 80027ec:	4802      	ldr	r0, [pc, #8]	@ (80027f8 <DMA1_Channel2_IRQHandler+0x10>)
 80027ee:	f003 f8e4 	bl	80059ba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000fc4 	.word	0x20000fc4

080027fc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002800:	4802      	ldr	r0, [pc, #8]	@ (800280c <DMA1_Channel3_IRQHandler+0x10>)
 8002802:	f003 f8da 	bl	80059ba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	200013d0 	.word	0x200013d0

08002810 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002814:	4802      	ldr	r0, [pc, #8]	@ (8002820 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002816:	f006 f8bd 	bl	8008994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	20000ecc 	.word	0x20000ecc

08002824 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002828:	4802      	ldr	r0, [pc, #8]	@ (8002834 <TIM2_IRQHandler+0x10>)
 800282a:	f006 f8b3 	bl	8008994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800282e:	bf00      	nop
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20000f2c 	.word	0x20000f2c

08002838 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	timeindex++;
 800283c:	4b04      	ldr	r3, [pc, #16]	@ (8002850 <TIM4_IRQHandler+0x18>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	3301      	adds	r3, #1
 8002842:	4a03      	ldr	r2, [pc, #12]	@ (8002850 <TIM4_IRQHandler+0x18>)
 8002844:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002846:	4803      	ldr	r0, [pc, #12]	@ (8002854 <TIM4_IRQHandler+0x1c>)
 8002848:	f006 f8a4 	bl	8008994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000e64 	.word	0x20000e64
 8002854:	20000f78 	.word	0x20000f78

08002858 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800285c:	4802      	ldr	r0, [pc, #8]	@ (8002868 <USART1_IRQHandler+0x10>)
 800285e:	f007 fc4f 	bl	800a100 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	2000133c 	.word	0x2000133c

0800286c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002870:	4802      	ldr	r0, [pc, #8]	@ (800287c <LPUART1_IRQHandler+0x10>)
 8002872:	f007 fc45 	bl	800a100 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200012a8 	.word	0x200012a8

08002880 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return 1;
 8002884:	2301      	movs	r3, #1
}
 8002886:	4618      	mov	r0, r3
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <_kill>:

int _kill(int pid, int sig)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800289a:	f00f fb8f 	bl	8011fbc <__errno>
 800289e:	4603      	mov	r3, r0
 80028a0:	2216      	movs	r2, #22
 80028a2:	601a      	str	r2, [r3, #0]
  return -1;
 80028a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <_exit>:

void _exit (int status)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028b8:	f04f 31ff 	mov.w	r1, #4294967295
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff ffe7 	bl	8002890 <_kill>
  while (1) {}    /* Make sure we hang here */
 80028c2:	bf00      	nop
 80028c4:	e7fd      	b.n	80028c2 <_exit+0x12>

080028c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	60f8      	str	r0, [r7, #12]
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e00a      	b.n	80028ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028d8:	f3af 8000 	nop.w
 80028dc:	4601      	mov	r1, r0
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	60ba      	str	r2, [r7, #8]
 80028e4:	b2ca      	uxtb	r2, r1
 80028e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	3301      	adds	r3, #1
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	dbf0      	blt.n	80028d8 <_read+0x12>
  }

  return len;
 80028f6:	687b      	ldr	r3, [r7, #4]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	e009      	b.n	8002926 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	1c5a      	adds	r2, r3, #1
 8002916:	60ba      	str	r2, [r7, #8]
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	3301      	adds	r3, #1
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	429a      	cmp	r2, r3
 800292c:	dbf1      	blt.n	8002912 <_write+0x12>
  }
  return len;
 800292e:	687b      	ldr	r3, [r7, #4]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <_close>:

int _close(int file)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002944:	4618      	mov	r0, r3
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002960:	605a      	str	r2, [r3, #4]
  return 0;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <_isatty>:

int _isatty(int file)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002978:	2301      	movs	r3, #1
}
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002986:	b480      	push	{r7}
 8002988:	b085      	sub	sp, #20
 800298a:	af00      	add	r7, sp, #0
 800298c:	60f8      	str	r0, [r7, #12]
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029a8:	4a14      	ldr	r2, [pc, #80]	@ (80029fc <_sbrk+0x5c>)
 80029aa:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <_sbrk+0x60>)
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029b4:	4b13      	ldr	r3, [pc, #76]	@ (8002a04 <_sbrk+0x64>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d102      	bne.n	80029c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029bc:	4b11      	ldr	r3, [pc, #68]	@ (8002a04 <_sbrk+0x64>)
 80029be:	4a12      	ldr	r2, [pc, #72]	@ (8002a08 <_sbrk+0x68>)
 80029c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029c2:	4b10      	ldr	r3, [pc, #64]	@ (8002a04 <_sbrk+0x64>)
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4413      	add	r3, r2
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d207      	bcs.n	80029e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029d0:	f00f faf4 	bl	8011fbc <__errno>
 80029d4:	4603      	mov	r3, r0
 80029d6:	220c      	movs	r2, #12
 80029d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029da:	f04f 33ff 	mov.w	r3, #4294967295
 80029de:	e009      	b.n	80029f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029e0:	4b08      	ldr	r3, [pc, #32]	@ (8002a04 <_sbrk+0x64>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029e6:	4b07      	ldr	r3, [pc, #28]	@ (8002a04 <_sbrk+0x64>)
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4413      	add	r3, r2
 80029ee:	4a05      	ldr	r2, [pc, #20]	@ (8002a04 <_sbrk+0x64>)
 80029f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029f2:	68fb      	ldr	r3, [r7, #12]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20008000 	.word	0x20008000
 8002a00:	00000400 	.word	0x00000400
 8002a04:	20000f18 	.word	0x20000f18
 8002a08:	20004640 	.word	0x20004640

08002a0c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <SystemInit+0x20>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a16:	4a05      	ldr	r2, [pc, #20]	@ (8002a2c <SystemInit+0x20>)
 8002a18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <INIT_PERM_TARVOS>:
	HAL_StatusTypeDef status=SET_tcMODE("command");

	return status;
}

HAL_StatusTypeDef INIT_PERM_TARVOS(uint8_t Hadr, uint8_t Sadr) {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b08e      	sub	sp, #56	@ 0x38
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	460a      	mov	r2, r1
 8002a3a:	71fb      	strb	r3, [r7, #7]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	71bb      	strb	r3, [r7, #6]
	 uint8_t commandsize=6;
 8002a40:	2306      	movs	r3, #6
 8002a42:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	 uint8_t restartsize=4;
 8002a46:	2304      	movs	r3, #4
 8002a48:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	 HAL_StatusTypeDef status=HAL_OK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint8_t mode1[] = {0x02, 0x09, 0x02, 0x04, 0x01,0x00};
 8002a52:	4a6f      	ldr	r2, [pc, #444]	@ (8002c10 <INIT_PERM_TARVOS+0x1e0>)
 8002a54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a5c:	6018      	str	r0, [r3, #0]
 8002a5e:	3304      	adds	r3, #4
 8002a60:	8019      	strh	r1, [r3, #0]

    uint8_t frequence[] = {0x02, 0x09, 0x02, 0x03, 0x82, 0x00}; // 869.5 MHz -> 130 = 0x82
 8002a62:	4a6c      	ldr	r2, [pc, #432]	@ (8002c14 <INIT_PERM_TARVOS+0x1e4>)
 8002a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a6c:	6018      	str	r0, [r3, #0]
 8002a6e:	3304      	adds	r3, #4
 8002a70:	8019      	strh	r1, [r3, #0]
    // On modifie la puissance (ici  500mW max)
    uint8_t puissance[] = {0x02, 0x09, 0x02, 0x02, 0x1B, 0x00};
 8002a72:	4a69      	ldr	r2, [pc, #420]	@ (8002c18 <INIT_PERM_TARVOS+0x1e8>)
 8002a74:	f107 031c 	add.w	r3, r7, #28
 8002a78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a7c:	6018      	str	r0, [r3, #0]
 8002a7e:	3304      	adds	r3, #4
 8002a80:	8019      	strh	r1, [r3, #0]

    // On modifie l'adresse de la source
    uint8_t Sadrr[] = {0x02, 0x09, 0x02, 0x0B, Hadr, 0x00};
 8002a82:	2302      	movs	r3, #2
 8002a84:	753b      	strb	r3, [r7, #20]
 8002a86:	2309      	movs	r3, #9
 8002a88:	757b      	strb	r3, [r7, #21]
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	75bb      	strb	r3, [r7, #22]
 8002a8e:	230b      	movs	r3, #11
 8002a90:	75fb      	strb	r3, [r7, #23]
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	763b      	strb	r3, [r7, #24]
 8002a96:	2300      	movs	r3, #0
 8002a98:	767b      	strb	r3, [r7, #25]

    // On modifie l'adresse avec qui on veut communiquer
   	uint8_t send[] = {0x02, 0x09, 0x02, 0x08, Sadr, 0x00};
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	733b      	strb	r3, [r7, #12]
 8002a9e:	2309      	movs	r3, #9
 8002aa0:	737b      	strb	r3, [r7, #13]
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	73bb      	strb	r3, [r7, #14]
 8002aa6:	2308      	movs	r3, #8
 8002aa8:	73fb      	strb	r3, [r7, #15]
 8002aaa:	79bb      	ldrb	r3, [r7, #6]
 8002aac:	743b      	strb	r3, [r7, #16]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	747b      	strb	r3, [r7, #17]

   	// On redmarre le module pour mettre  jour les paramtres
   	uint8_t restart[4] = {0x02, 0x05, 0x00, 0x07};
 8002ab2:	4b5a      	ldr	r3, [pc, #360]	@ (8002c1c <INIT_PERM_TARVOS+0x1ec>)
 8002ab4:	60bb      	str	r3, [r7, #8]

    mode1[5] = Get_CRC8(mode1, commandsize-1); // Ajout du CRC
 8002ab6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 f8ac 	bl	8002c24 <Get_CRC8>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if(HAL_UART_Transmit(&hlpuart1,(uint8_t *)mode1, commandsize, 100)!=HAL_OK){
 8002ad2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002adc:	2364      	movs	r3, #100	@ 0x64
 8002ade:	4850      	ldr	r0, [pc, #320]	@ (8002c20 <INIT_PERM_TARVOS+0x1f0>)
 8002ae0:	f007 f926 	bl	8009d30 <HAL_UART_Transmit>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <INIT_PERM_TARVOS+0xc0>

    	status=HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37





    frequence[5] = Get_CRC8(frequence,  commandsize-1); // Ajout du CRC
 8002af0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	3b01      	subs	r3, #1
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002afe:	4611      	mov	r1, r2
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 f88f 	bl	8002c24 <Get_CRC8>
 8002b06:	4603      	mov	r3, r0
 8002b08:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if( HAL_UART_Transmit(&hlpuart1, frequence, commandsize, 500)!=HAL_OK){
 8002b0c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002b16:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002b1a:	4841      	ldr	r0, [pc, #260]	@ (8002c20 <INIT_PERM_TARVOS+0x1f0>)
 8002b1c:	f007 f908 	bl	8009d30 <HAL_UART_Transmit>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d002      	beq.n	8002b2c <INIT_PERM_TARVOS+0xfc>

      	status=HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



    puissance[5] = Get_CRC8(puissance,  commandsize-1); // Ajout du CRC
 8002b2c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	3b01      	subs	r3, #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	f107 031c 	add.w	r3, r7, #28
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 f871 	bl	8002c24 <Get_CRC8>
 8002b42:	4603      	mov	r3, r0
 8002b44:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    if( HAL_UART_Transmit(&hlpuart1, puissance, commandsize, 500)!=HAL_OK){
 8002b48:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	f107 011c 	add.w	r1, r7, #28
 8002b52:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002b56:	4832      	ldr	r0, [pc, #200]	@ (8002c20 <INIT_PERM_TARVOS+0x1f0>)
 8002b58:	f007 f8ea 	bl	8009d30 <HAL_UART_Transmit>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <INIT_PERM_TARVOS+0x138>

      	status=HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



    Sadrr[5] = Get_CRC8(Sadrr, commandsize-1); // Ajout du CRC
 8002b68:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	f107 0314 	add.w	r3, r7, #20
 8002b76:	4611      	mov	r1, r2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 f853 	bl	8002c24 <Get_CRC8>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	767b      	strb	r3, [r7, #25]
    if( HAL_UART_Transmit(&hlpuart1, Sadrr, commandsize, 500)!=HAL_OK){
 8002b82:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	f107 0114 	add.w	r1, r7, #20
 8002b8c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002b90:	4823      	ldr	r0, [pc, #140]	@ (8002c20 <INIT_PERM_TARVOS+0x1f0>)
 8002b92:	f007 f8cd 	bl	8009d30 <HAL_UART_Transmit>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <INIT_PERM_TARVOS+0x172>

      	status=HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



	send[5] = Get_CRC8(send,  commandsize-1); // Ajout du CRC
 8002ba2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	f107 030c 	add.w	r3, r7, #12
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f836 	bl	8002c24 <Get_CRC8>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	747b      	strb	r3, [r7, #17]
	  if(HAL_UART_Transmit(&hlpuart1, send, commandsize, 500)!=HAL_OK){
 8002bbc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	f107 010c 	add.w	r1, r7, #12
 8002bc6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002bca:	4815      	ldr	r0, [pc, #84]	@ (8002c20 <INIT_PERM_TARVOS+0x1f0>)
 8002bcc:	f007 f8b0 	bl	8009d30 <HAL_UART_Transmit>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d002      	beq.n	8002bdc <INIT_PERM_TARVOS+0x1ac>

	    	status=HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    }


	  if(HAL_UART_Transmit(&hlpuart1, restart, restartsize, 500)!=HAL_OK){
 8002bdc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	f107 0108 	add.w	r1, r7, #8
 8002be6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002bea:	480d      	ldr	r0, [pc, #52]	@ (8002c20 <INIT_PERM_TARVOS+0x1f0>)
 8002bec:	f007 f8a0 	bl	8009d30 <HAL_UART_Transmit>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <INIT_PERM_TARVOS+0x1cc>

	    	status=HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    }


    HAL_Delay(1000);
 8002bfc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c00:	f001 f9b8 	bl	8003f74 <HAL_Delay>
    return status;
 8002c04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3738      	adds	r7, #56	@ 0x38
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	080158e0 	.word	0x080158e0
 8002c14:	080158e8 	.word	0x080158e8
 8002c18:	080158f0 	.word	0x080158f0
 8002c1c:	07000502 	.word	0x07000502
 8002c20:	200012a8 	.word	0x200012a8

08002c24 <Get_CRC8>:



uint8_t Get_CRC8(uint8_t * bufP, uint16_t len){
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	807b      	strh	r3, [r7, #2]

	uint8_t crc = 0x00;
 8002c30:	2300      	movs	r3, #0
 8002c32:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++){
 8002c34:	2300      	movs	r3, #0
 8002c36:	81bb      	strh	r3, [r7, #12]
 8002c38:	e009      	b.n	8002c4e <Get_CRC8+0x2a>
		crc ^= bufP[i];
 8002c3a:	89bb      	ldrh	r3, [r7, #12]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	781a      	ldrb	r2, [r3, #0]
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	4053      	eors	r3, r2
 8002c46:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++){
 8002c48:	89bb      	ldrh	r3, [r7, #12]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	81bb      	strh	r3, [r7, #12]
 8002c4e:	89ba      	ldrh	r2, [r7, #12]
 8002c50:	887b      	ldrh	r3, [r7, #2]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d3f1      	bcc.n	8002c3a <Get_CRC8+0x16>
	}
	return crc;
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3714      	adds	r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <decode_payload>:

    SEND_DATA_NETW1((uint8_t *)buffdonnee, channel,dest_adress, 54);

}

void decode_payload(DecodedPayload* out,uint8_t * receivingbuffer) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
	if(receivingbuffer[0]!=0x02 || receivingbuffer[1]!=0x81){
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	f040 80c5 	bne.w	8002e02 <decode_payload+0x19e>
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b81      	cmp	r3, #129	@ 0x81
 8002c80:	f040 80bf 	bne.w	8002e02 <decode_payload+0x19e>
		return;
	}
	if(receivingbuffer[2]!=56){
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	3302      	adds	r3, #2
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b38      	cmp	r3, #56	@ 0x38
 8002c8c:	f040 80bb 	bne.w	8002e06 <decode_payload+0x1a2>
		return;
	}

#endif

	out->senderadress=receivingbuffer[3];
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	78da      	ldrb	r2, [r3, #3]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	out->header_code = (receivingbuffer[4] << 8) | receivingbuffer[5];
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	b21b      	sxth	r3, r3
 8002ca2:	021b      	lsls	r3, r3, #8
 8002ca4:	b21a      	sxth	r2, r3
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	3305      	adds	r3, #5
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	b21b      	sxth	r3, r3
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	b21b      	sxth	r3, r3
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    out->flag_calib = receivingbuffer[6];
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	799a      	ldrb	r2, [r3, #6]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    out->flag_drop = receivingbuffer[7];
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	79da      	ldrb	r2, [r3, #7]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    out->flag_separation = receivingbuffer[8];
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	7a1a      	ldrb	r2, [r3, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    out->flag_fin = receivingbuffer[9];
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	7a5a      	ldrb	r2, [r3, #9]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45


    memcpy(&out->latitude,      &receivingbuffer[10],  sizeof(float));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	3348      	adds	r3, #72	@ 0x48
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	320a      	adds	r2, #10
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	601a      	str	r2, [r3, #0]
    memcpy(&out->longitude,     &receivingbuffer[14],  sizeof(float));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	334c      	adds	r3, #76	@ 0x4c
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	320e      	adds	r2, #14
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	601a      	str	r2, [r3, #0]
    memcpy(&out->hMSL,      &receivingbuffer[18], sizeof(float));
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3350      	adds	r3, #80	@ 0x50
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	3212      	adds	r2, #18
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	601a      	str	r2, [r3, #0]
    memcpy(&out->altitude_baro, &receivingbuffer[22], sizeof(float));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3354      	adds	r3, #84	@ 0x54
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	3216      	adds	r2, #22
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	601a      	str	r2, [r3, #0]
    memcpy(&out->vspeed,        &receivingbuffer[26], sizeof(float));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	3358      	adds	r3, #88	@ 0x58
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	321a      	adds	r2, #26
 8002d1a:	6812      	ldr	r2, [r2, #0]
 8002d1c:	601a      	str	r2, [r3, #0]
    memcpy(&out->hspeed,        &receivingbuffer[30], sizeof(float));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	335c      	adds	r3, #92	@ 0x5c
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	321e      	adds	r2, #30
 8002d26:	6812      	ldr	r2, [r2, #0]
 8002d28:	601a      	str	r2, [r3, #0]
    memcpy(&out->temperature,     &receivingbuffer[34], sizeof(float));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	3360      	adds	r3, #96	@ 0x60
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	3222      	adds	r2, #34	@ 0x22
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	601a      	str	r2, [r3, #0]
    memcpy(&out->pression,     &receivingbuffer[38], sizeof(float));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	3370      	adds	r3, #112	@ 0x70
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	3226      	adds	r2, #38	@ 0x26
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accx,     &receivingbuffer[42], sizeof(float));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	3364      	adds	r3, #100	@ 0x64
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	322a      	adds	r2, #42	@ 0x2a
 8002d4a:	6812      	ldr	r2, [r2, #0]
 8002d4c:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accy,     &receivingbuffer[46], sizeof(float));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3368      	adds	r3, #104	@ 0x68
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	322e      	adds	r2, #46	@ 0x2e
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accz,     &receivingbuffer[50], sizeof(float));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	336c      	adds	r3, #108	@ 0x6c
 8002d5e:	683a      	ldr	r2, [r7, #0]
 8002d60:	3232      	adds	r2, #50	@ 0x32
 8002d62:	6812      	ldr	r2, [r2, #0]
 8002d64:	601a      	str	r2, [r3, #0]
    memcpy(&out->timeindex,     &receivingbuffer[54], sizeof(uint32_t));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3374      	adds	r3, #116	@ 0x74
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	3236      	adds	r2, #54	@ 0x36
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	601a      	str	r2, [r3, #0]
    memcpy(&out->RSSI,     &receivingbuffer[58], sizeof(uint8_t));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3378      	adds	r3, #120	@ 0x78
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	323a      	adds	r2, #58	@ 0x3a
 8002d7a:	7812      	ldrb	r2, [r2, #0]
 8002d7c:	701a      	strb	r2, [r3, #0]





    if(noreturn_flag1==0){
 8002d7e:	4b24      	ldr	r3, [pc, #144]	@ (8002e10 <decode_payload+0x1ac>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10a      	bne.n	8002d9c <decode_payload+0x138>
    if(receivingbuffer[7]==1){
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	3307      	adds	r3, #7
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d105      	bne.n	8002d9c <decode_payload+0x138>
    	flag_drop=1;
 8002d90:	4b20      	ldr	r3, [pc, #128]	@ (8002e14 <decode_payload+0x1b0>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	601a      	str	r2, [r3, #0]
    	noreturn_flag1=1;
 8002d96:	4b1e      	ldr	r3, [pc, #120]	@ (8002e10 <decode_payload+0x1ac>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]
    }

    }
    if(noreturn_flag2==0){
 8002d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002e18 <decode_payload+0x1b4>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10a      	bne.n	8002dba <decode_payload+0x156>
    if(receivingbuffer[8]==1){
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	3308      	adds	r3, #8
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d105      	bne.n	8002dba <decode_payload+0x156>
    	flag_separation=1;
 8002dae:	4b1b      	ldr	r3, [pc, #108]	@ (8002e1c <decode_payload+0x1b8>)
 8002db0:	2201      	movs	r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
    	noreturn_flag2=1;
 8002db4:	4b18      	ldr	r3, [pc, #96]	@ (8002e18 <decode_payload+0x1b4>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	601a      	str	r2, [r3, #0]
    }

    }
    if(noreturn_flag3==0){
 8002dba:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <decode_payload+0x1bc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10a      	bne.n	8002dd8 <decode_payload+0x174>
    if(receivingbuffer[6]==1){
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	3306      	adds	r3, #6
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d105      	bne.n	8002dd8 <decode_payload+0x174>
    	flag_calib=1;
 8002dcc:	4b15      	ldr	r3, [pc, #84]	@ (8002e24 <decode_payload+0x1c0>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]
    	noreturn_flag3=1;
 8002dd2:	4b13      	ldr	r3, [pc, #76]	@ (8002e20 <decode_payload+0x1bc>)
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]
    }

    }
    if(noreturn_flag4==0){
 8002dd8:	4b13      	ldr	r3, [pc, #76]	@ (8002e28 <decode_payload+0x1c4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10a      	bne.n	8002df6 <decode_payload+0x192>
    if(receivingbuffer[9]==1){
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	3309      	adds	r3, #9
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d105      	bne.n	8002df6 <decode_payload+0x192>
    	flag_fin=1;
 8002dea:	4b10      	ldr	r3, [pc, #64]	@ (8002e2c <decode_payload+0x1c8>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	601a      	str	r2, [r3, #0]
    	noreturn_flag4=1;
 8002df0:	4b0d      	ldr	r3, [pc, #52]	@ (8002e28 <decode_payload+0x1c4>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	601a      	str	r2, [r3, #0]

    }



    memset((uint8_t *)receivingbuffer,0,64);
 8002df6:	2240      	movs	r2, #64	@ 0x40
 8002df8:	2100      	movs	r1, #0
 8002dfa:	6838      	ldr	r0, [r7, #0]
 8002dfc:	f00f f82d 	bl	8011e5a <memset>
 8002e00:	e002      	b.n	8002e08 <decode_payload+0x1a4>
		return;
 8002e02:	bf00      	nop
 8002e04:	e000      	b.n	8002e08 <decode_payload+0x1a4>
		return;
 8002e06:	bf00      	nop
}
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000f1c 	.word	0x20000f1c
 8002e14:	20000e50 	.word	0x20000e50
 8002e18:	20000f20 	.word	0x20000f20
 8002e1c:	20000e54 	.word	0x20000e54
 8002e20:	20000f24 	.word	0x20000f24
 8002e24:	20000e58 	.word	0x20000e58
 8002e28:	20000f28 	.word	0x20000f28
 8002e2c:	20000e5c 	.word	0x20000e5c

08002e30 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim2_ch2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08e      	sub	sp, #56	@ 0x38
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	605a      	str	r2, [r3, #4]
 8002e40:	609a      	str	r2, [r3, #8]
 8002e42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e44:	f107 031c 	add.w	r3, r7, #28
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e50:	463b      	mov	r3, r7
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	605a      	str	r2, [r3, #4]
 8002e58:	609a      	str	r2, [r3, #8]
 8002e5a:	60da      	str	r2, [r3, #12]
 8002e5c:	611a      	str	r2, [r3, #16]
 8002e5e:	615a      	str	r2, [r3, #20]
 8002e60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e62:	4b2d      	ldr	r3, [pc, #180]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002e6a:	4b2b      	ldr	r3, [pc, #172]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e70:	4b29      	ldr	r3, [pc, #164]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 119;
 8002e76:	4b28      	ldr	r3, [pc, #160]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e78:	2277      	movs	r2, #119	@ 0x77
 8002e7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e7c:	4b26      	ldr	r3, [pc, #152]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e82:	4b25      	ldr	r3, [pc, #148]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e88:	4823      	ldr	r0, [pc, #140]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002e8a:	f005 f94f 	bl	800812c <HAL_TIM_Base_Init>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002e94:	f7ff fa30 	bl	80022f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	481c      	ldr	r0, [pc, #112]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002ea6:	f005 ffd9 	bl	8008e5c <HAL_TIM_ConfigClockSource>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002eb0:	f7ff fa22 	bl	80022f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002eb4:	4818      	ldr	r0, [pc, #96]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002eb6:	f005 f9fb 	bl	80082b0 <HAL_TIM_PWM_Init>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002ec0:	f7ff fa1a 	bl	80022f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ecc:	f107 031c 	add.w	r3, r7, #28
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4811      	ldr	r0, [pc, #68]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002ed4:	f006 fe14 	bl	8009b00 <HAL_TIMEx_MasterConfigSynchronization>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002ede:	f7ff fa0b 	bl	80022f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ee2:	2360      	movs	r3, #96	@ 0x60
 8002ee4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eea:	2300      	movs	r3, #0
 8002eec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002eee:	2304      	movs	r3, #4
 8002ef0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ef2:	463b      	mov	r3, r7
 8002ef4:	2204      	movs	r2, #4
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4807      	ldr	r0, [pc, #28]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002efa:	f005 fe9b 	bl	8008c34 <HAL_TIM_PWM_ConfigChannel>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002f04:	f7ff f9f8 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002f08:	4803      	ldr	r0, [pc, #12]	@ (8002f18 <MX_TIM2_Init+0xe8>)
 8002f0a:	f000 f8c5 	bl	8003098 <HAL_TIM_MspPostInit>

}
 8002f0e:	bf00      	nop
 8002f10:	3738      	adds	r7, #56	@ 0x38
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	20000f2c 	.word	0x20000f2c

08002f1c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f22:	f107 0310 	add.w	r3, r7, #16
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	609a      	str	r2, [r3, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f30:	1d3b      	adds	r3, r7, #4
 8002f32:	2200      	movs	r2, #0
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	605a      	str	r2, [r3, #4]
 8002f38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002fb8 <MX_TIM4_Init+0x9c>)
 8002f3e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10000-1;
 8002f40:	4b1c      	ldr	r3, [pc, #112]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f42:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002f46:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f48:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 8002f4e:	4b19      	ldr	r3, [pc, #100]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f50:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002f54:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f56:	4b17      	ldr	r3, [pc, #92]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f5c:	4b15      	ldr	r3, [pc, #84]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002f62:	4814      	ldr	r0, [pc, #80]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f64:	f005 f8e2 	bl	800812c <HAL_TIM_Base_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002f6e:	f7ff f9c3 	bl	80022f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002f78:	f107 0310 	add.w	r3, r7, #16
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	480d      	ldr	r0, [pc, #52]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f80:	f005 ff6c 	bl	8008e5c <HAL_TIM_ConfigClockSource>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002f8a:	f7ff f9b5 	bl	80022f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f92:	2300      	movs	r3, #0
 8002f94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f96:	1d3b      	adds	r3, r7, #4
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4806      	ldr	r0, [pc, #24]	@ (8002fb4 <MX_TIM4_Init+0x98>)
 8002f9c:	f006 fdb0 	bl	8009b00 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002fa6:	f7ff f9a7 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002faa:	bf00      	nop
 8002fac:	3720      	adds	r7, #32
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000f78 	.word	0x20000f78
 8002fb8:	40000800 	.word	0x40000800

08002fbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fcc:	d13e      	bne.n	800304c <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fce:	4b2e      	ldr	r3, [pc, #184]	@ (8003088 <HAL_TIM_Base_MspInit+0xcc>)
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd2:	4a2d      	ldr	r2, [pc, #180]	@ (8003088 <HAL_TIM_Base_MspInit+0xcc>)
 8002fd4:	f043 0301 	orr.w	r3, r3, #1
 8002fd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fda:	4b2b      	ldr	r3, [pc, #172]	@ (8003088 <HAL_TIM_Base_MspInit+0xcc>)
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	60fb      	str	r3, [r7, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Channel2;
 8002fe6:	4b29      	ldr	r3, [pc, #164]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8002fe8:	4a29      	ldr	r2, [pc, #164]	@ (8003090 <HAL_TIM_Base_MspInit+0xd4>)
 8002fea:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8002fec:	4b27      	ldr	r3, [pc, #156]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8002fee:	2239      	movs	r2, #57	@ 0x39
 8002ff0:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ff2:	4b26      	ldr	r3, [pc, #152]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8002ff4:	2210      	movs	r2, #16
 8002ff6:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ff8:	4b24      	ldr	r3, [pc, #144]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002ffe:	4b23      	ldr	r3, [pc, #140]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8003000:	2280      	movs	r2, #128	@ 0x80
 8003002:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003004:	4b21      	ldr	r3, [pc, #132]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8003006:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800300a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800300c:	4b1f      	ldr	r3, [pc, #124]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 800300e:	2200      	movs	r2, #0
 8003010:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 8003012:	4b1e      	ldr	r3, [pc, #120]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8003014:	2200      	movs	r2, #0
 8003016:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003018:	4b1c      	ldr	r3, [pc, #112]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 800301a:	2200      	movs	r2, #0
 800301c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 800301e:	481b      	ldr	r0, [pc, #108]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8003020:	f002 fae8 	bl	80055f4 <HAL_DMA_Init>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_TIM_Base_MspInit+0x72>
    {
      Error_Handler();
 800302a:	f7ff f965 	bl	80022f8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a16      	ldr	r2, [pc, #88]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8003032:	629a      	str	r2, [r3, #40]	@ 0x28
 8003034:	4a15      	ldr	r2, [pc, #84]	@ (800308c <HAL_TIM_Base_MspInit+0xd0>)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800303a:	2200      	movs	r2, #0
 800303c:	2105      	movs	r1, #5
 800303e:	201c      	movs	r0, #28
 8003040:	f002 fab0 	bl	80055a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003044:	201c      	movs	r0, #28
 8003046:	f002 fac7 	bl	80055d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800304a:	e018      	b.n	800307e <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM4)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a10      	ldr	r2, [pc, #64]	@ (8003094 <HAL_TIM_Base_MspInit+0xd8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d113      	bne.n	800307e <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003056:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <HAL_TIM_Base_MspInit+0xcc>)
 8003058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305a:	4a0b      	ldr	r2, [pc, #44]	@ (8003088 <HAL_TIM_Base_MspInit+0xcc>)
 800305c:	f043 0304 	orr.w	r3, r3, #4
 8003060:	6593      	str	r3, [r2, #88]	@ 0x58
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <HAL_TIM_Base_MspInit+0xcc>)
 8003064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003066:	f003 0304 	and.w	r3, r3, #4
 800306a:	60bb      	str	r3, [r7, #8]
 800306c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800306e:	2200      	movs	r2, #0
 8003070:	2105      	movs	r1, #5
 8003072:	201e      	movs	r0, #30
 8003074:	f002 fa96 	bl	80055a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003078:	201e      	movs	r0, #30
 800307a:	f002 faad 	bl	80055d8 <HAL_NVIC_EnableIRQ>
}
 800307e:	bf00      	nop
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40021000 	.word	0x40021000
 800308c:	20000fc4 	.word	0x20000fc4
 8003090:	4002001c 	.word	0x4002001c
 8003094:	40000800 	.word	0x40000800

08003098 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a0:	f107 030c 	add.w	r3, r7, #12
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	60da      	str	r2, [r3, #12]
 80030ae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b8:	d11c      	bne.n	80030f4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ba:	4b10      	ldr	r3, [pc, #64]	@ (80030fc <HAL_TIM_MspPostInit+0x64>)
 80030bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030be:	4a0f      	ldr	r2, [pc, #60]	@ (80030fc <HAL_TIM_MspPostInit+0x64>)
 80030c0:	f043 0301 	orr.w	r3, r3, #1
 80030c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030c6:	4b0d      	ldr	r3, [pc, #52]	@ (80030fc <HAL_TIM_MspPostInit+0x64>)
 80030c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	60bb      	str	r3, [r7, #8]
 80030d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80030d2:	2302      	movs	r3, #2
 80030d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d6:	2302      	movs	r3, #2
 80030d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80030de:	2301      	movs	r3, #1
 80030e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030e2:	2301      	movs	r3, #1
 80030e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e6:	f107 030c 	add.w	r3, r7, #12
 80030ea:	4619      	mov	r1, r3
 80030ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030f0:	f002 fdbe 	bl	8005c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80030f4:	bf00      	nop
 80030f6:	3720      	adds	r7, #32
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40021000 	.word	0x40021000

08003100 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003104:	4b21      	ldr	r3, [pc, #132]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003106:	4a22      	ldr	r2, [pc, #136]	@ (8003190 <MX_LPUART1_UART_Init+0x90>)
 8003108:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800310a:	4b20      	ldr	r3, [pc, #128]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 800310c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003110:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003112:	4b1e      	ldr	r3, [pc, #120]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003114:	2200      	movs	r2, #0
 8003116:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003118:	4b1c      	ldr	r3, [pc, #112]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 800311a:	2200      	movs	r2, #0
 800311c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800311e:	4b1b      	ldr	r3, [pc, #108]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003120:	2200      	movs	r2, #0
 8003122:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003124:	4b19      	ldr	r3, [pc, #100]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003126:	220c      	movs	r2, #12
 8003128:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800312a:	4b18      	ldr	r3, [pc, #96]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 800312c:	2200      	movs	r2, #0
 800312e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003130:	4b16      	ldr	r3, [pc, #88]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003132:	2200      	movs	r2, #0
 8003134:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003136:	4b15      	ldr	r3, [pc, #84]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003138:	2200      	movs	r2, #0
 800313a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800313c:	4b13      	ldr	r3, [pc, #76]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 800313e:	2200      	movs	r2, #0
 8003140:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003142:	4812      	ldr	r0, [pc, #72]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003144:	f006 fda4 	bl	8009c90 <HAL_UART_Init>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800314e:	f7ff f8d3 	bl	80022f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003152:	2100      	movs	r1, #0
 8003154:	480d      	ldr	r0, [pc, #52]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003156:	f008 fa91 	bl	800b67c <HAL_UARTEx_SetTxFifoThreshold>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8003160:	f7ff f8ca 	bl	80022f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003164:	2100      	movs	r1, #0
 8003166:	4809      	ldr	r0, [pc, #36]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003168:	f008 fac6 	bl	800b6f8 <HAL_UARTEx_SetRxFifoThreshold>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8003172:	f7ff f8c1 	bl	80022f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003176:	4805      	ldr	r0, [pc, #20]	@ (800318c <MX_LPUART1_UART_Init+0x8c>)
 8003178:	f008 fa47 	bl	800b60a <HAL_UARTEx_DisableFifoMode>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8003182:	f7ff f8b9 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	200012a8 	.word	0x200012a8
 8003190:	40008000 	.word	0x40008000

08003194 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003198:	4b22      	ldr	r3, [pc, #136]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 800319a:	4a23      	ldr	r2, [pc, #140]	@ (8003228 <MX_USART1_UART_Init+0x94>)
 800319c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800319e:	4b21      	ldr	r3, [pc, #132]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031a0:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80031a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031ba:	220c      	movs	r2, #12
 80031bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031be:	4b19      	ldr	r3, [pc, #100]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031c4:	4b17      	ldr	r3, [pc, #92]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031ca:	4b16      	ldr	r3, [pc, #88]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031d0:	4b14      	ldr	r3, [pc, #80]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031d6:	4b13      	ldr	r3, [pc, #76]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031d8:	2200      	movs	r2, #0
 80031da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031dc:	4811      	ldr	r0, [pc, #68]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031de:	f006 fd57 	bl	8009c90 <HAL_UART_Init>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80031e8:	f7ff f886 	bl	80022f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031ec:	2100      	movs	r1, #0
 80031ee:	480d      	ldr	r0, [pc, #52]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 80031f0:	f008 fa44 	bl	800b67c <HAL_UARTEx_SetTxFifoThreshold>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80031fa:	f7ff f87d 	bl	80022f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031fe:	2100      	movs	r1, #0
 8003200:	4808      	ldr	r0, [pc, #32]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 8003202:	f008 fa79 	bl	800b6f8 <HAL_UARTEx_SetRxFifoThreshold>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800320c:	f7ff f874 	bl	80022f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003210:	4804      	ldr	r0, [pc, #16]	@ (8003224 <MX_USART1_UART_Init+0x90>)
 8003212:	f008 f9fa 	bl	800b60a <HAL_UARTEx_DisableFifoMode>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800321c:	f7ff f86c 	bl	80022f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}
 8003224:	2000133c 	.word	0x2000133c
 8003228:	40013800 	.word	0x40013800

0800322c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b09e      	sub	sp, #120	@ 0x78
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003234:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	605a      	str	r2, [r3, #4]
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	60da      	str	r2, [r3, #12]
 8003242:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003244:	f107 0320 	add.w	r3, r7, #32
 8003248:	2244      	movs	r2, #68	@ 0x44
 800324a:	2100      	movs	r1, #0
 800324c:	4618      	mov	r0, r3
 800324e:	f00e fe04 	bl	8011e5a <memset>
  if(uartHandle->Instance==LPUART1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a69      	ldr	r2, [pc, #420]	@ (80033fc <HAL_UART_MspInit+0x1d0>)
 8003258:	4293      	cmp	r3, r2
 800325a:	f040 8087 	bne.w	800336c <HAL_UART_MspInit+0x140>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800325e:	2320      	movs	r3, #32
 8003260:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003262:	2300      	movs	r3, #0
 8003264:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003266:	f107 0320 	add.w	r3, r7, #32
 800326a:	4618      	mov	r0, r3
 800326c:	f004 f940 	bl	80074f0 <HAL_RCCEx_PeriphCLKConfig>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003276:	f7ff f83f 	bl	80022f8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800327a:	4b61      	ldr	r3, [pc, #388]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 800327c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327e:	4a60      	ldr	r2, [pc, #384]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003286:	4b5e      	ldr	r3, [pc, #376]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 8003288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	61fb      	str	r3, [r7, #28]
 8003290:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003292:	4b5b      	ldr	r3, [pc, #364]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 8003294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003296:	4a5a      	ldr	r2, [pc, #360]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 8003298:	f043 0301 	orr.w	r3, r3, #1
 800329c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800329e:	4b58      	ldr	r3, [pc, #352]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80032a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032aa:	4b55      	ldr	r3, [pc, #340]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80032ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ae:	4a54      	ldr	r2, [pc, #336]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80032b0:	f043 0302 	orr.w	r3, r3, #2
 80032b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032b6:	4b52      	ldr	r3, [pc, #328]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80032b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	617b      	str	r3, [r7, #20]
 80032c0:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80032c2:	2308      	movs	r3, #8
 80032c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c6:	2302      	movs	r3, #2
 80032c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ca:	2300      	movs	r3, #0
 80032cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ce:	2300      	movs	r3, #0
 80032d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80032d2:	230c      	movs	r3, #12
 80032d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80032da:	4619      	mov	r1, r3
 80032dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032e0:	f002 fcc6 	bl	8005c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80032e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80032e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ea:	2302      	movs	r3, #2
 80032ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ee:	2300      	movs	r3, #0
 80032f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f2:	2300      	movs	r3, #0
 80032f4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80032f6:	2308      	movs	r3, #8
 80032f8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80032fe:	4619      	mov	r1, r3
 8003300:	4840      	ldr	r0, [pc, #256]	@ (8003404 <HAL_UART_MspInit+0x1d8>)
 8003302:	f002 fcb5 	bl	8005c70 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8003306:	4b40      	ldr	r3, [pc, #256]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003308:	4a40      	ldr	r2, [pc, #256]	@ (800340c <HAL_UART_MspInit+0x1e0>)
 800330a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800330c:	4b3e      	ldr	r3, [pc, #248]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 800330e:	2222      	movs	r2, #34	@ 0x22
 8003310:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003312:	4b3d      	ldr	r3, [pc, #244]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003314:	2200      	movs	r2, #0
 8003316:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003318:	4b3b      	ldr	r3, [pc, #236]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 800331a:	2200      	movs	r2, #0
 800331c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800331e:	4b3a      	ldr	r3, [pc, #232]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003320:	2280      	movs	r2, #128	@ 0x80
 8003322:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003324:	4b38      	ldr	r3, [pc, #224]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003326:	2200      	movs	r2, #0
 8003328:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800332a:	4b37      	ldr	r3, [pc, #220]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 800332c:	2200      	movs	r2, #0
 800332e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8003330:	4b35      	ldr	r3, [pc, #212]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003332:	2220      	movs	r2, #32
 8003334:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003336:	4b34      	ldr	r3, [pc, #208]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003338:	2200      	movs	r2, #0
 800333a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800333c:	4832      	ldr	r0, [pc, #200]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 800333e:	f002 f959 	bl	80055f4 <HAL_DMA_Init>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d001      	beq.n	800334c <HAL_UART_MspInit+0x120>
    {
      Error_Handler();
 8003348:	f7fe ffd6 	bl	80022f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a2e      	ldr	r2, [pc, #184]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003350:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003354:	4a2c      	ldr	r2, [pc, #176]	@ (8003408 <HAL_UART_MspInit+0x1dc>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 800335a:	2200      	movs	r2, #0
 800335c:	2105      	movs	r1, #5
 800335e:	205b      	movs	r0, #91	@ 0x5b
 8003360:	f002 f920 	bl	80055a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003364:	205b      	movs	r0, #91	@ 0x5b
 8003366:	f002 f937 	bl	80055d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800336a:	e042      	b.n	80033f2 <HAL_UART_MspInit+0x1c6>
  else if(uartHandle->Instance==USART1)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a27      	ldr	r2, [pc, #156]	@ (8003410 <HAL_UART_MspInit+0x1e4>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d13d      	bne.n	80033f2 <HAL_UART_MspInit+0x1c6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003376:	2301      	movs	r3, #1
 8003378:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800337a:	2300      	movs	r3, #0
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800337e:	f107 0320 	add.w	r3, r7, #32
 8003382:	4618      	mov	r0, r3
 8003384:	f004 f8b4 	bl	80074f0 <HAL_RCCEx_PeriphCLKConfig>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_UART_MspInit+0x166>
      Error_Handler();
 800338e:	f7fe ffb3 	bl	80022f8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003392:	4b1b      	ldr	r3, [pc, #108]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 8003394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003396:	4a1a      	ldr	r2, [pc, #104]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 8003398:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800339c:	6613      	str	r3, [r2, #96]	@ 0x60
 800339e:	4b18      	ldr	r3, [pc, #96]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80033a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033a6:	613b      	str	r3, [r7, #16]
 80033a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033aa:	4b15      	ldr	r3, [pc, #84]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80033ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ae:	4a14      	ldr	r2, [pc, #80]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80033b0:	f043 0302 	orr.w	r3, r3, #2
 80033b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033b6:	4b12      	ldr	r3, [pc, #72]	@ (8003400 <HAL_UART_MspInit+0x1d4>)
 80033b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033c2:	23c0      	movs	r3, #192	@ 0xc0
 80033c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c6:	2302      	movs	r3, #2
 80033c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ce:	2300      	movs	r3, #0
 80033d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033d2:	2307      	movs	r3, #7
 80033d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80033da:	4619      	mov	r1, r3
 80033dc:	4809      	ldr	r0, [pc, #36]	@ (8003404 <HAL_UART_MspInit+0x1d8>)
 80033de:	f002 fc47 	bl	8005c70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80033e2:	2200      	movs	r2, #0
 80033e4:	2105      	movs	r1, #5
 80033e6:	2025      	movs	r0, #37	@ 0x25
 80033e8:	f002 f8dc 	bl	80055a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80033ec:	2025      	movs	r0, #37	@ 0x25
 80033ee:	f002 f8f3 	bl	80055d8 <HAL_NVIC_EnableIRQ>
}
 80033f2:	bf00      	nop
 80033f4:	3778      	adds	r7, #120	@ 0x78
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40008000 	.word	0x40008000
 8003400:	40021000 	.word	0x40021000
 8003404:	48000400 	.word	0x48000400
 8003408:	200013d0 	.word	0x200013d0
 800340c:	40020030 	.word	0x40020030
 8003410:	40013800 	.word	0x40013800

08003414 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]

		}
#endif

#ifdef PARTIE_GROUND
    if (huart->Instance == LPUART1)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a14      	ldr	r2, [pc, #80]	@ (8003474 <HAL_UART_RxCpltCallback+0x60>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d120      	bne.n	8003468 <HAL_UART_RxCpltCallback+0x54>
    {
        for (int i = DMA_CHUNK_SIZE / 2; i < DMA_CHUNK_SIZE; i++) {
 8003426:	2340      	movs	r3, #64	@ 0x40
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	e01a      	b.n	8003462 <HAL_UART_RxCpltCallback+0x4e>
            circular_buffer[write_index] = dma_rx_buffer[i];
 800342c:	4b12      	ldr	r3, [pc, #72]	@ (8003478 <HAL_UART_RxCpltCallback+0x64>)
 800342e:	881b      	ldrh	r3, [r3, #0]
 8003430:	b29b      	uxth	r3, r3
 8003432:	4619      	mov	r1, r3
 8003434:	4a11      	ldr	r2, [pc, #68]	@ (800347c <HAL_UART_RxCpltCallback+0x68>)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4413      	add	r3, r2
 800343a:	781a      	ldrb	r2, [r3, #0]
 800343c:	4b10      	ldr	r3, [pc, #64]	@ (8003480 <HAL_UART_RxCpltCallback+0x6c>)
 800343e:	545a      	strb	r2, [r3, r1]
            write_index = (write_index + 1) % CIRC_BUF_SIZE;
 8003440:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <HAL_UART_RxCpltCallback+0x64>)
 8003442:	881b      	ldrh	r3, [r3, #0]
 8003444:	b29b      	uxth	r3, r3
 8003446:	3301      	adds	r3, #1
 8003448:	425a      	negs	r2, r3
 800344a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800344e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003452:	bf58      	it	pl
 8003454:	4253      	negpl	r3, r2
 8003456:	b29a      	uxth	r2, r3
 8003458:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <HAL_UART_RxCpltCallback+0x64>)
 800345a:	801a      	strh	r2, [r3, #0]
        for (int i = DMA_CHUNK_SIZE / 2; i < DMA_CHUNK_SIZE; i++) {
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	3301      	adds	r3, #1
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2b7f      	cmp	r3, #127	@ 0x7f
 8003466:	dde1      	ble.n	800342c <HAL_UART_RxCpltCallback+0x18>
        }
    }
#endif


}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	40008000 	.word	0x40008000
 8003478:	200012a4 	.word	0x200012a4
 800347c:	20001024 	.word	0x20001024
 8003480:	200010a4 	.word	0x200010a4

08003484 <HAL_UART_RxHalfCpltCallback>:


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a14      	ldr	r2, [pc, #80]	@ (80034e4 <HAL_UART_RxHalfCpltCallback+0x60>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d120      	bne.n	80034d8 <HAL_UART_RxHalfCpltCallback+0x54>
    {
        // Copier les 1ers 64 octets
        for (int i = 0; i < DMA_CHUNK_SIZE / 2; i++) {
 8003496:	2300      	movs	r3, #0
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	e01a      	b.n	80034d2 <HAL_UART_RxHalfCpltCallback+0x4e>
            circular_buffer[write_index] = dma_rx_buffer[i];
 800349c:	4b12      	ldr	r3, [pc, #72]	@ (80034e8 <HAL_UART_RxHalfCpltCallback+0x64>)
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	4619      	mov	r1, r3
 80034a4:	4a11      	ldr	r2, [pc, #68]	@ (80034ec <HAL_UART_RxHalfCpltCallback+0x68>)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	4413      	add	r3, r2
 80034aa:	781a      	ldrb	r2, [r3, #0]
 80034ac:	4b10      	ldr	r3, [pc, #64]	@ (80034f0 <HAL_UART_RxHalfCpltCallback+0x6c>)
 80034ae:	545a      	strb	r2, [r3, r1]
            write_index = (write_index + 1) % CIRC_BUF_SIZE;
 80034b0:	4b0d      	ldr	r3, [pc, #52]	@ (80034e8 <HAL_UART_RxHalfCpltCallback+0x64>)
 80034b2:	881b      	ldrh	r3, [r3, #0]
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	3301      	adds	r3, #1
 80034b8:	425a      	negs	r2, r3
 80034ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034c2:	bf58      	it	pl
 80034c4:	4253      	negpl	r3, r2
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	4b07      	ldr	r3, [pc, #28]	@ (80034e8 <HAL_UART_RxHalfCpltCallback+0x64>)
 80034ca:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < DMA_CHUNK_SIZE / 2; i++) {
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	3301      	adds	r3, #1
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80034d6:	dde1      	ble.n	800349c <HAL_UART_RxHalfCpltCallback+0x18>
        }
    }
}
 80034d8:	bf00      	nop
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	40008000 	.word	0x40008000
 80034e8:	200012a4 	.word	0x200012a4
 80034ec:	20001024 	.word	0x20001024
 80034f0:	200010a4 	.word	0x200010a4

080034f4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80034fc:	f000 fd2e 	bl	8003f5c <HAL_GetTick>
 8003500:	4603      	mov	r3, r0
 8003502:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <SPI_Timer_On+0x20>)
 8003504:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8003506:	4a04      	ldr	r2, [pc, #16]	@ (8003518 <SPI_Timer_On+0x24>)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6013      	str	r3, [r2, #0]
}
 800350c:	bf00      	nop
 800350e:	3708      	adds	r7, #8
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	20001434 	.word	0x20001434
 8003518:	20001438 	.word	0x20001438

0800351c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8003520:	f000 fd1c 	bl	8003f5c <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <SPI_Timer_Status+0x24>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	1ad2      	subs	r2, r2, r3
 800352c:	4b05      	ldr	r3, [pc, #20]	@ (8003544 <SPI_Timer_Status+0x28>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	bf34      	ite	cc
 8003534:	2301      	movcc	r3, #1
 8003536:	2300      	movcs	r3, #0
 8003538:	b2db      	uxtb	r3, r3
}
 800353a:	4618      	mov	r0, r3
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20001434 	.word	0x20001434
 8003544:	20001438 	.word	0x20001438

08003548 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af02      	add	r7, sp, #8
 800354e:	4603      	mov	r3, r0
 8003550:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8003552:	f107 020f 	add.w	r2, r7, #15
 8003556:	1df9      	adds	r1, r7, #7
 8003558:	2332      	movs	r3, #50	@ 0x32
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	2301      	movs	r3, #1
 800355e:	4804      	ldr	r0, [pc, #16]	@ (8003570 <xchg_spi+0x28>)
 8003560:	f004 fa61 	bl	8007a26 <HAL_SPI_TransmitReceive>
    return rxDat;
 8003564:	7bfb      	ldrb	r3, [r7, #15]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	20000e68 	.word	0x20000e68

08003574 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8003574:	b590      	push	{r4, r7, lr}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	e00a      	b.n	800359a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	18d4      	adds	r4, r2, r3
 800358a:	20ff      	movs	r0, #255	@ 0xff
 800358c:	f7ff ffdc 	bl	8003548 <xchg_spi>
 8003590:	4603      	mov	r3, r0
 8003592:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3301      	adds	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d3f0      	bcc.n	8003584 <rcvr_spi_multi+0x10>
	}
}
 80035a2:	bf00      	nop
 80035a4:	bf00      	nop
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd90      	pop	{r4, r7, pc}

080035ac <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	e009      	b.n	80035d0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	4413      	add	r3, r2
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff ffbf 	bl	8003548 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	3301      	adds	r3, #1
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d3f1      	bcc.n	80035bc <xmit_spi_multi+0x10>
	}
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b086      	sub	sp, #24
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80035ea:	f000 fcb7 	bl	8003f5c <HAL_GetTick>
 80035ee:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80035f4:	20ff      	movs	r0, #255	@ 0xff
 80035f6:	f7ff ffa7 	bl	8003548 <xchg_spi>
 80035fa:	4603      	mov	r3, r0
 80035fc:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	2bff      	cmp	r3, #255	@ 0xff
 8003602:	d007      	beq.n	8003614 <wait_ready+0x32>
 8003604:	f000 fcaa 	bl	8003f5c <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	429a      	cmp	r2, r3
 8003612:	d8ef      	bhi.n	80035f4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8003614:	7bfb      	ldrb	r3, [r7, #15]
 8003616:	2bff      	cmp	r3, #255	@ 0xff
 8003618:	bf0c      	ite	eq
 800361a:	2301      	moveq	r3, #1
 800361c:	2300      	movne	r3, #0
 800361e:	b2db      	uxtb	r3, r3
}
 8003620:	4618      	mov	r0, r3
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800362c:	2201      	movs	r2, #1
 800362e:	2110      	movs	r1, #16
 8003630:	4803      	ldr	r0, [pc, #12]	@ (8003640 <despiselect+0x18>)
 8003632:	f002 fcb7 	bl	8005fa4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8003636:	20ff      	movs	r0, #255	@ 0xff
 8003638:	f7ff ff86 	bl	8003548 <xchg_spi>

}
 800363c:	bf00      	nop
 800363e:	bd80      	pop	{r7, pc}
 8003640:	48000800 	.word	0x48000800

08003644 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8003648:	2200      	movs	r2, #0
 800364a:	2110      	movs	r1, #16
 800364c:	4809      	ldr	r0, [pc, #36]	@ (8003674 <spiselect+0x30>)
 800364e:	f002 fca9 	bl	8005fa4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8003652:	20ff      	movs	r0, #255	@ 0xff
 8003654:	f7ff ff78 	bl	8003548 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8003658:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800365c:	f7ff ffc1 	bl	80035e2 <wait_ready>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <spiselect+0x26>
 8003666:	2301      	movs	r3, #1
 8003668:	e002      	b.n	8003670 <spiselect+0x2c>

	despiselect();
 800366a:	f7ff ffdd 	bl	8003628 <despiselect>
	return 0;	/* Timeout */
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	48000800 	.word	0x48000800

08003678 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8003682:	20c8      	movs	r0, #200	@ 0xc8
 8003684:	f7ff ff36 	bl	80034f4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8003688:	20ff      	movs	r0, #255	@ 0xff
 800368a:	f7ff ff5d 	bl	8003548 <xchg_spi>
 800368e:	4603      	mov	r3, r0
 8003690:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	2bff      	cmp	r3, #255	@ 0xff
 8003696:	d104      	bne.n	80036a2 <rcvr_datablock+0x2a>
 8003698:	f7ff ff40 	bl	800351c <SPI_Timer_Status>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f2      	bne.n	8003688 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80036a6:	d001      	beq.n	80036ac <rcvr_datablock+0x34>
 80036a8:	2300      	movs	r3, #0
 80036aa:	e00a      	b.n	80036c2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80036ac:	6839      	ldr	r1, [r7, #0]
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff ff60 	bl	8003574 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80036b4:	20ff      	movs	r0, #255	@ 0xff
 80036b6:	f7ff ff47 	bl	8003548 <xchg_spi>
 80036ba:	20ff      	movs	r0, #255	@ 0xff
 80036bc:	f7ff ff44 	bl	8003548 <xchg_spi>

	return 1;						/* Function succeeded */
 80036c0:	2301      	movs	r3, #1
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
 80036d2:	460b      	mov	r3, r1
 80036d4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80036d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80036da:	f7ff ff82 	bl	80035e2 <wait_ready>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <xmit_datablock+0x1e>
 80036e4:	2300      	movs	r3, #0
 80036e6:	e01e      	b.n	8003726 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80036e8:	78fb      	ldrb	r3, [r7, #3]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff ff2c 	bl	8003548 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	2bfd      	cmp	r3, #253	@ 0xfd
 80036f4:	d016      	beq.n	8003724 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80036f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ff56 	bl	80035ac <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8003700:	20ff      	movs	r0, #255	@ 0xff
 8003702:	f7ff ff21 	bl	8003548 <xchg_spi>
 8003706:	20ff      	movs	r0, #255	@ 0xff
 8003708:	f7ff ff1e 	bl	8003548 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800370c:	20ff      	movs	r0, #255	@ 0xff
 800370e:	f7ff ff1b 	bl	8003548 <xchg_spi>
 8003712:	4603      	mov	r3, r0
 8003714:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8003716:	7bfb      	ldrb	r3, [r7, #15]
 8003718:	f003 031f 	and.w	r3, r3, #31
 800371c:	2b05      	cmp	r3, #5
 800371e:	d001      	beq.n	8003724 <xmit_datablock+0x5a>
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <xmit_datablock+0x5c>
	}
	return 1;
 8003724:	2301      	movs	r3, #1
}
 8003726:	4618      	mov	r0, r3
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b084      	sub	sp, #16
 8003732:	af00      	add	r7, sp, #0
 8003734:	4603      	mov	r3, r0
 8003736:	6039      	str	r1, [r7, #0]
 8003738:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800373a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373e:	2b00      	cmp	r3, #0
 8003740:	da0e      	bge.n	8003760 <send_cmd+0x32>
		cmd &= 0x7F;
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003748:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800374a:	2100      	movs	r1, #0
 800374c:	2037      	movs	r0, #55	@ 0x37
 800374e:	f7ff ffee 	bl	800372e <send_cmd>
 8003752:	4603      	mov	r3, r0
 8003754:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003756:	7bbb      	ldrb	r3, [r7, #14]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d901      	bls.n	8003760 <send_cmd+0x32>
 800375c:	7bbb      	ldrb	r3, [r7, #14]
 800375e:	e051      	b.n	8003804 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d008      	beq.n	8003778 <send_cmd+0x4a>
		despiselect();
 8003766:	f7ff ff5f 	bl	8003628 <despiselect>
		if (!spiselect()) return 0xFF;
 800376a:	f7ff ff6b 	bl	8003644 <spiselect>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <send_cmd+0x4a>
 8003774:	23ff      	movs	r3, #255	@ 0xff
 8003776:	e045      	b.n	8003804 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800377e:	b2db      	uxtb	r3, r3
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fee1 	bl	8003548 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	0e1b      	lsrs	r3, r3, #24
 800378a:	b2db      	uxtb	r3, r3
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fedb 	bl	8003548 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	0c1b      	lsrs	r3, r3, #16
 8003796:	b2db      	uxtb	r3, r3
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff fed5 	bl	8003548 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	0a1b      	lsrs	r3, r3, #8
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fecf 	bl	8003548 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff feca 	bl	8003548 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80037b4:	2301      	movs	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <send_cmd+0x94>
 80037be:	2395      	movs	r3, #149	@ 0x95
 80037c0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80037c2:	79fb      	ldrb	r3, [r7, #7]
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d101      	bne.n	80037cc <send_cmd+0x9e>
 80037c8:	2387      	movs	r3, #135	@ 0x87
 80037ca:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff feba 	bl	8003548 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	2b0c      	cmp	r3, #12
 80037d8:	d102      	bne.n	80037e0 <send_cmd+0xb2>
 80037da:	20ff      	movs	r0, #255	@ 0xff
 80037dc:	f7ff feb4 	bl	8003548 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80037e0:	230a      	movs	r3, #10
 80037e2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80037e4:	20ff      	movs	r0, #255	@ 0xff
 80037e6:	f7ff feaf 	bl	8003548 <xchg_spi>
 80037ea:	4603      	mov	r3, r0
 80037ec:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80037ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	da05      	bge.n	8003802 <send_cmd+0xd4>
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
 80037f8:	3b01      	subs	r3, #1
 80037fa:	73fb      	strb	r3, [r7, #15]
 80037fc:	7bfb      	ldrb	r3, [r7, #15]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1f0      	bne.n	80037e4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8003802:	7bbb      	ldrb	r3, [r7, #14]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3710      	adds	r7, #16
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800380c:	b590      	push	{r4, r7, lr}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <USER_SPI_initialize+0x14>
 800381c:	2301      	movs	r3, #1
 800381e:	e0d6      	b.n	80039ce <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003820:	4b6d      	ldr	r3, [pc, #436]	@ (80039d8 <USER_SPI_initialize+0x1cc>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	b2db      	uxtb	r3, r3
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <USER_SPI_initialize+0x2a>
 800382e:	4b6a      	ldr	r3, [pc, #424]	@ (80039d8 <USER_SPI_initialize+0x1cc>)
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	e0cb      	b.n	80039ce <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8003836:	4b69      	ldr	r3, [pc, #420]	@ (80039dc <USER_SPI_initialize+0x1d0>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003840:	4b66      	ldr	r3, [pc, #408]	@ (80039dc <USER_SPI_initialize+0x1d0>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8003848:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800384a:	230a      	movs	r3, #10
 800384c:	73fb      	strb	r3, [r7, #15]
 800384e:	e005      	b.n	800385c <USER_SPI_initialize+0x50>
 8003850:	20ff      	movs	r0, #255	@ 0xff
 8003852:	f7ff fe79 	bl	8003548 <xchg_spi>
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	3b01      	subs	r3, #1
 800385a:	73fb      	strb	r3, [r7, #15]
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1f6      	bne.n	8003850 <USER_SPI_initialize+0x44>

	ty = 0;
 8003862:	2300      	movs	r3, #0
 8003864:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8003866:	2100      	movs	r1, #0
 8003868:	2000      	movs	r0, #0
 800386a:	f7ff ff60 	bl	800372e <send_cmd>
 800386e:	4603      	mov	r3, r0
 8003870:	2b01      	cmp	r3, #1
 8003872:	f040 808b 	bne.w	800398c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8003876:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800387a:	f7ff fe3b 	bl	80034f4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800387e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003882:	2008      	movs	r0, #8
 8003884:	f7ff ff53 	bl	800372e <send_cmd>
 8003888:	4603      	mov	r3, r0
 800388a:	2b01      	cmp	r3, #1
 800388c:	d151      	bne.n	8003932 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800388e:	2300      	movs	r3, #0
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e00d      	b.n	80038b0 <USER_SPI_initialize+0xa4>
 8003894:	7bfc      	ldrb	r4, [r7, #15]
 8003896:	20ff      	movs	r0, #255	@ 0xff
 8003898:	f7ff fe56 	bl	8003548 <xchg_spi>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	f104 0310 	add.w	r3, r4, #16
 80038a4:	443b      	add	r3, r7
 80038a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	3301      	adds	r3, #1
 80038ae:	73fb      	strb	r3, [r7, #15]
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	d9ee      	bls.n	8003894 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80038b6:	7abb      	ldrb	r3, [r7, #10]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d167      	bne.n	800398c <USER_SPI_initialize+0x180>
 80038bc:	7afb      	ldrb	r3, [r7, #11]
 80038be:	2baa      	cmp	r3, #170	@ 0xaa
 80038c0:	d164      	bne.n	800398c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80038c2:	bf00      	nop
 80038c4:	f7ff fe2a 	bl	800351c <SPI_Timer_Status>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <USER_SPI_initialize+0xd2>
 80038ce:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80038d2:	20a9      	movs	r0, #169	@ 0xa9
 80038d4:	f7ff ff2b 	bl	800372e <send_cmd>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f2      	bne.n	80038c4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80038de:	f7ff fe1d 	bl	800351c <SPI_Timer_Status>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d051      	beq.n	800398c <USER_SPI_initialize+0x180>
 80038e8:	2100      	movs	r1, #0
 80038ea:	203a      	movs	r0, #58	@ 0x3a
 80038ec:	f7ff ff1f 	bl	800372e <send_cmd>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d14a      	bne.n	800398c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80038f6:	2300      	movs	r3, #0
 80038f8:	73fb      	strb	r3, [r7, #15]
 80038fa:	e00d      	b.n	8003918 <USER_SPI_initialize+0x10c>
 80038fc:	7bfc      	ldrb	r4, [r7, #15]
 80038fe:	20ff      	movs	r0, #255	@ 0xff
 8003900:	f7ff fe22 	bl	8003548 <xchg_spi>
 8003904:	4603      	mov	r3, r0
 8003906:	461a      	mov	r2, r3
 8003908:	f104 0310 	add.w	r3, r4, #16
 800390c:	443b      	add	r3, r7
 800390e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003912:	7bfb      	ldrb	r3, [r7, #15]
 8003914:	3301      	adds	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	2b03      	cmp	r3, #3
 800391c:	d9ee      	bls.n	80038fc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800391e:	7a3b      	ldrb	r3, [r7, #8]
 8003920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <USER_SPI_initialize+0x120>
 8003928:	230c      	movs	r3, #12
 800392a:	e000      	b.n	800392e <USER_SPI_initialize+0x122>
 800392c:	2304      	movs	r3, #4
 800392e:	737b      	strb	r3, [r7, #13]
 8003930:	e02c      	b.n	800398c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8003932:	2100      	movs	r1, #0
 8003934:	20a9      	movs	r0, #169	@ 0xa9
 8003936:	f7ff fefa 	bl	800372e <send_cmd>
 800393a:	4603      	mov	r3, r0
 800393c:	2b01      	cmp	r3, #1
 800393e:	d804      	bhi.n	800394a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003940:	2302      	movs	r3, #2
 8003942:	737b      	strb	r3, [r7, #13]
 8003944:	23a9      	movs	r3, #169	@ 0xa9
 8003946:	73bb      	strb	r3, [r7, #14]
 8003948:	e003      	b.n	8003952 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800394a:	2301      	movs	r3, #1
 800394c:	737b      	strb	r3, [r7, #13]
 800394e:	2301      	movs	r3, #1
 8003950:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8003952:	bf00      	nop
 8003954:	f7ff fde2 	bl	800351c <SPI_Timer_Status>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d007      	beq.n	800396e <USER_SPI_initialize+0x162>
 800395e:	7bbb      	ldrb	r3, [r7, #14]
 8003960:	2100      	movs	r1, #0
 8003962:	4618      	mov	r0, r3
 8003964:	f7ff fee3 	bl	800372e <send_cmd>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f2      	bne.n	8003954 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800396e:	f7ff fdd5 	bl	800351c <SPI_Timer_Status>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d007      	beq.n	8003988 <USER_SPI_initialize+0x17c>
 8003978:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800397c:	2010      	movs	r0, #16
 800397e:	f7ff fed6 	bl	800372e <send_cmd>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <USER_SPI_initialize+0x180>
				ty = 0;
 8003988:	2300      	movs	r3, #0
 800398a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800398c:	4a14      	ldr	r2, [pc, #80]	@ (80039e0 <USER_SPI_initialize+0x1d4>)
 800398e:	7b7b      	ldrb	r3, [r7, #13]
 8003990:	7013      	strb	r3, [r2, #0]
	despiselect();
 8003992:	f7ff fe49 	bl	8003628 <despiselect>

	if (ty) {			/* OK */
 8003996:	7b7b      	ldrb	r3, [r7, #13]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d012      	beq.n	80039c2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800399c:	4b0f      	ldr	r3, [pc, #60]	@ (80039dc <USER_SPI_initialize+0x1d0>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80039a6:	4b0d      	ldr	r3, [pc, #52]	@ (80039dc <USER_SPI_initialize+0x1d0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0210 	orr.w	r2, r2, #16
 80039ae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80039b0:	4b09      	ldr	r3, [pc, #36]	@ (80039d8 <USER_SPI_initialize+0x1cc>)
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	f023 0301 	bic.w	r3, r3, #1
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	4b06      	ldr	r3, [pc, #24]	@ (80039d8 <USER_SPI_initialize+0x1cc>)
 80039be:	701a      	strb	r2, [r3, #0]
 80039c0:	e002      	b.n	80039c8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80039c2:	4b05      	ldr	r3, [pc, #20]	@ (80039d8 <USER_SPI_initialize+0x1cc>)
 80039c4:	2201      	movs	r2, #1
 80039c6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80039c8:	4b03      	ldr	r3, [pc, #12]	@ (80039d8 <USER_SPI_initialize+0x1cc>)
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	b2db      	uxtb	r3, r3
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd90      	pop	{r4, r7, pc}
 80039d6:	bf00      	nop
 80039d8:	2000000c 	.word	0x2000000c
 80039dc:	20000e68 	.word	0x20000e68
 80039e0:	20001430 	.word	0x20001430

080039e4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80039ee:	79fb      	ldrb	r3, [r7, #7]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <USER_SPI_status+0x14>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e002      	b.n	80039fe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80039f8:	4b04      	ldr	r3, [pc, #16]	@ (8003a0c <USER_SPI_status+0x28>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	b2db      	uxtb	r3, r3
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	2000000c 	.word	0x2000000c

08003a10 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d102      	bne.n	8003a2c <USER_SPI_read+0x1c>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <USER_SPI_read+0x20>
 8003a2c:	2304      	movs	r3, #4
 8003a2e:	e04d      	b.n	8003acc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003a30:	4b28      	ldr	r3, [pc, #160]	@ (8003ad4 <USER_SPI_read+0xc4>)
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <USER_SPI_read+0x32>
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e044      	b.n	8003acc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8003a42:	4b25      	ldr	r3, [pc, #148]	@ (8003ad8 <USER_SPI_read+0xc8>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d102      	bne.n	8003a54 <USER_SPI_read+0x44>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	025b      	lsls	r3, r3, #9
 8003a52:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d111      	bne.n	8003a7e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	2011      	movs	r0, #17
 8003a5e:	f7ff fe66 	bl	800372e <send_cmd>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d129      	bne.n	8003abc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8003a68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a6c:	68b8      	ldr	r0, [r7, #8]
 8003a6e:	f7ff fe03 	bl	8003678 <rcvr_datablock>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d021      	beq.n	8003abc <USER_SPI_read+0xac>
			count = 0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	e01e      	b.n	8003abc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	2012      	movs	r0, #18
 8003a82:	f7ff fe54 	bl	800372e <send_cmd>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d117      	bne.n	8003abc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8003a8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a90:	68b8      	ldr	r0, [r7, #8]
 8003a92:	f7ff fdf1 	bl	8003678 <rcvr_datablock>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00a      	beq.n	8003ab2 <USER_SPI_read+0xa2>
				buff += 512;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003aa2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	603b      	str	r3, [r7, #0]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1ed      	bne.n	8003a8c <USER_SPI_read+0x7c>
 8003ab0:	e000      	b.n	8003ab4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8003ab2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	200c      	movs	r0, #12
 8003ab8:	f7ff fe39 	bl	800372e <send_cmd>
		}
	}
	despiselect();
 8003abc:	f7ff fdb4 	bl	8003628 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	bf14      	ite	ne
 8003ac6:	2301      	movne	r3, #1
 8003ac8:	2300      	moveq	r3, #0
 8003aca:	b2db      	uxtb	r3, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	2000000c 	.word	0x2000000c
 8003ad8:	20001430 	.word	0x20001430

08003adc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60b9      	str	r1, [r7, #8]
 8003ae4:	607a      	str	r2, [r7, #4]
 8003ae6:	603b      	str	r3, [r7, #0]
 8003ae8:	4603      	mov	r3, r0
 8003aea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d102      	bne.n	8003af8 <USER_SPI_write+0x1c>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <USER_SPI_write+0x20>
 8003af8:	2304      	movs	r3, #4
 8003afa:	e063      	b.n	8003bc4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8003afc:	4b33      	ldr	r3, [pc, #204]	@ (8003bcc <USER_SPI_write+0xf0>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <USER_SPI_write+0x32>
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e05a      	b.n	8003bc4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8003b0e:	4b2f      	ldr	r3, [pc, #188]	@ (8003bcc <USER_SPI_write+0xf0>)
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <USER_SPI_write+0x44>
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	e051      	b.n	8003bc4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8003b20:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd0 <USER_SPI_write+0xf4>)
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d102      	bne.n	8003b32 <USER_SPI_write+0x56>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	025b      	lsls	r3, r3, #9
 8003b30:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d110      	bne.n	8003b5a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	2018      	movs	r0, #24
 8003b3c:	f7ff fdf7 	bl	800372e <send_cmd>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d136      	bne.n	8003bb4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8003b46:	21fe      	movs	r1, #254	@ 0xfe
 8003b48:	68b8      	ldr	r0, [r7, #8]
 8003b4a:	f7ff fdbe 	bl	80036ca <xmit_datablock>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d02f      	beq.n	8003bb4 <USER_SPI_write+0xd8>
			count = 0;
 8003b54:	2300      	movs	r3, #0
 8003b56:	603b      	str	r3, [r7, #0]
 8003b58:	e02c      	b.n	8003bb4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8003b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd0 <USER_SPI_write+0xf4>)
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	f003 0306 	and.w	r3, r3, #6
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <USER_SPI_write+0x92>
 8003b66:	6839      	ldr	r1, [r7, #0]
 8003b68:	2097      	movs	r0, #151	@ 0x97
 8003b6a:	f7ff fde0 	bl	800372e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	2019      	movs	r0, #25
 8003b72:	f7ff fddc 	bl	800372e <send_cmd>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11b      	bne.n	8003bb4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8003b7c:	21fc      	movs	r1, #252	@ 0xfc
 8003b7e:	68b8      	ldr	r0, [r7, #8]
 8003b80:	f7ff fda3 	bl	80036ca <xmit_datablock>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <USER_SPI_write+0xc4>
				buff += 512;
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003b90:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	3b01      	subs	r3, #1
 8003b96:	603b      	str	r3, [r7, #0]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1ee      	bne.n	8003b7c <USER_SPI_write+0xa0>
 8003b9e:	e000      	b.n	8003ba2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8003ba0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8003ba2:	21fd      	movs	r1, #253	@ 0xfd
 8003ba4:	2000      	movs	r0, #0
 8003ba6:	f7ff fd90 	bl	80036ca <xmit_datablock>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <USER_SPI_write+0xd8>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8003bb4:	f7ff fd38 	bl	8003628 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	bf14      	ite	ne
 8003bbe:	2301      	movne	r3, #1
 8003bc0:	2300      	moveq	r3, #0
 8003bc2:	b2db      	uxtb	r3, r3
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	2000000c 	.word	0x2000000c
 8003bd0:	20001430 	.word	0x20001430

08003bd4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08c      	sub	sp, #48	@ 0x30
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	4603      	mov	r3, r0
 8003bdc:	603a      	str	r2, [r7, #0]
 8003bde:	71fb      	strb	r3, [r7, #7]
 8003be0:	460b      	mov	r3, r1
 8003be2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8003be4:	79fb      	ldrb	r3, [r7, #7]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <USER_SPI_ioctl+0x1a>
 8003bea:	2304      	movs	r3, #4
 8003bec:	e15a      	b.n	8003ea4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003bee:	4baf      	ldr	r3, [pc, #700]	@ (8003eac <USER_SPI_ioctl+0x2d8>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <USER_SPI_ioctl+0x2c>
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e151      	b.n	8003ea4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8003c06:	79bb      	ldrb	r3, [r7, #6]
 8003c08:	2b04      	cmp	r3, #4
 8003c0a:	f200 8136 	bhi.w	8003e7a <USER_SPI_ioctl+0x2a6>
 8003c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c14 <USER_SPI_ioctl+0x40>)
 8003c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c14:	08003c29 	.word	0x08003c29
 8003c18:	08003c3d 	.word	0x08003c3d
 8003c1c:	08003e7b 	.word	0x08003e7b
 8003c20:	08003ce9 	.word	0x08003ce9
 8003c24:	08003ddf 	.word	0x08003ddf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003c28:	f7ff fd0c 	bl	8003644 <spiselect>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 8127 	beq.w	8003e82 <USER_SPI_ioctl+0x2ae>
 8003c34:	2300      	movs	r3, #0
 8003c36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8003c3a:	e122      	b.n	8003e82 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	2009      	movs	r0, #9
 8003c40:	f7ff fd75 	bl	800372e <send_cmd>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f040 811d 	bne.w	8003e86 <USER_SPI_ioctl+0x2b2>
 8003c4c:	f107 030c 	add.w	r3, r7, #12
 8003c50:	2110      	movs	r1, #16
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff fd10 	bl	8003678 <rcvr_datablock>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 8113 	beq.w	8003e86 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8003c60:	7b3b      	ldrb	r3, [r7, #12]
 8003c62:	099b      	lsrs	r3, r3, #6
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d111      	bne.n	8003c8e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8003c6a:	7d7b      	ldrb	r3, [r7, #21]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	7d3b      	ldrb	r3, [r7, #20]
 8003c70:	021b      	lsls	r3, r3, #8
 8003c72:	4413      	add	r3, r2
 8003c74:	461a      	mov	r2, r3
 8003c76:	7cfb      	ldrb	r3, [r7, #19]
 8003c78:	041b      	lsls	r3, r3, #16
 8003c7a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8003c7e:	4413      	add	r3, r2
 8003c80:	3301      	adds	r3, #1
 8003c82:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	029a      	lsls	r2, r3, #10
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	e028      	b.n	8003ce0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8003c8e:	7c7b      	ldrb	r3, [r7, #17]
 8003c90:	f003 030f 	and.w	r3, r3, #15
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	7dbb      	ldrb	r3, [r7, #22]
 8003c98:	09db      	lsrs	r3, r3, #7
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	7d7b      	ldrb	r3, [r7, #21]
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	f003 0306 	and.w	r3, r3, #6
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	4413      	add	r3, r2
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	3302      	adds	r3, #2
 8003cb2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8003cb6:	7d3b      	ldrb	r3, [r7, #20]
 8003cb8:	099b      	lsrs	r3, r3, #6
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	7cfb      	ldrb	r3, [r7, #19]
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	441a      	add	r2, r3
 8003cc4:	7cbb      	ldrb	r3, [r7, #18]
 8003cc6:	029b      	lsls	r3, r3, #10
 8003cc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ccc:	4413      	add	r3, r2
 8003cce:	3301      	adds	r3, #1
 8003cd0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8003cd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003cd6:	3b09      	subs	r3, #9
 8003cd8:	69fa      	ldr	r2, [r7, #28]
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8003ce6:	e0ce      	b.n	8003e86 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8003ce8:	4b71      	ldr	r3, [pc, #452]	@ (8003eb0 <USER_SPI_ioctl+0x2dc>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d031      	beq.n	8003d58 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	208d      	movs	r0, #141	@ 0x8d
 8003cf8:	f7ff fd19 	bl	800372e <send_cmd>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f040 80c3 	bne.w	8003e8a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8003d04:	20ff      	movs	r0, #255	@ 0xff
 8003d06:	f7ff fc1f 	bl	8003548 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8003d0a:	f107 030c 	add.w	r3, r7, #12
 8003d0e:	2110      	movs	r1, #16
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff fcb1 	bl	8003678 <rcvr_datablock>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80b6 	beq.w	8003e8a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8003d1e:	2330      	movs	r3, #48	@ 0x30
 8003d20:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8003d24:	e007      	b.n	8003d36 <USER_SPI_ioctl+0x162>
 8003d26:	20ff      	movs	r0, #255	@ 0xff
 8003d28:	f7ff fc0e 	bl	8003548 <xchg_spi>
 8003d2c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d30:	3b01      	subs	r3, #1
 8003d32:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8003d36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f3      	bne.n	8003d26 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8003d3e:	7dbb      	ldrb	r3, [r7, #22]
 8003d40:	091b      	lsrs	r3, r3, #4
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	461a      	mov	r2, r3
 8003d46:	2310      	movs	r3, #16
 8003d48:	fa03 f202 	lsl.w	r2, r3, r2
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8003d56:	e098      	b.n	8003e8a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8003d58:	2100      	movs	r1, #0
 8003d5a:	2009      	movs	r0, #9
 8003d5c:	f7ff fce7 	bl	800372e <send_cmd>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f040 8091 	bne.w	8003e8a <USER_SPI_ioctl+0x2b6>
 8003d68:	f107 030c 	add.w	r3, r7, #12
 8003d6c:	2110      	movs	r1, #16
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff fc82 	bl	8003678 <rcvr_datablock>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 8087 	beq.w	8003e8a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8003d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8003eb0 <USER_SPI_ioctl+0x2dc>)
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d012      	beq.n	8003dae <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8003d88:	7dbb      	ldrb	r3, [r7, #22]
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8003d90:	7dfa      	ldrb	r2, [r7, #23]
 8003d92:	09d2      	lsrs	r2, r2, #7
 8003d94:	b2d2      	uxtb	r2, r2
 8003d96:	4413      	add	r3, r2
 8003d98:	1c5a      	adds	r2, r3, #1
 8003d9a:	7e7b      	ldrb	r3, [r7, #25]
 8003d9c:	099b      	lsrs	r3, r3, #6
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	fa02 f303 	lsl.w	r3, r2, r3
 8003da6:	461a      	mov	r2, r3
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	e013      	b.n	8003dd6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8003dae:	7dbb      	ldrb	r3, [r7, #22]
 8003db0:	109b      	asrs	r3, r3, #2
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	f003 031f 	and.w	r3, r3, #31
 8003db8:	3301      	adds	r3, #1
 8003dba:	7dfa      	ldrb	r2, [r7, #23]
 8003dbc:	00d2      	lsls	r2, r2, #3
 8003dbe:	f002 0218 	and.w	r2, r2, #24
 8003dc2:	7df9      	ldrb	r1, [r7, #23]
 8003dc4:	0949      	lsrs	r1, r1, #5
 8003dc6:	b2c9      	uxtb	r1, r1
 8003dc8:	440a      	add	r2, r1
 8003dca:	3201      	adds	r2, #1
 8003dcc:	fb02 f303 	mul.w	r3, r2, r3
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8003ddc:	e055      	b.n	8003e8a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003dde:	4b34      	ldr	r3, [pc, #208]	@ (8003eb0 <USER_SPI_ioctl+0x2dc>)
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	f003 0306 	and.w	r3, r3, #6
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d051      	beq.n	8003e8e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8003dea:	f107 020c 	add.w	r2, r7, #12
 8003dee:	79fb      	ldrb	r3, [r7, #7]
 8003df0:	210b      	movs	r1, #11
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff feee 	bl	8003bd4 <USER_SPI_ioctl>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d149      	bne.n	8003e92 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003dfe:	7b3b      	ldrb	r3, [r7, #12]
 8003e00:	099b      	lsrs	r3, r3, #6
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d104      	bne.n	8003e12 <USER_SPI_ioctl+0x23e>
 8003e08:	7dbb      	ldrb	r3, [r7, #22]
 8003e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d041      	beq.n	8003e96 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	623b      	str	r3, [r7, #32]
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8003e22:	4b23      	ldr	r3, [pc, #140]	@ (8003eb0 <USER_SPI_ioctl+0x2dc>)
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d105      	bne.n	8003e3a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8003e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e30:	025b      	lsls	r3, r3, #9
 8003e32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	025b      	lsls	r3, r3, #9
 8003e38:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8003e3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e3c:	2020      	movs	r0, #32
 8003e3e:	f7ff fc76 	bl	800372e <send_cmd>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d128      	bne.n	8003e9a <USER_SPI_ioctl+0x2c6>
 8003e48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e4a:	2021      	movs	r0, #33	@ 0x21
 8003e4c:	f7ff fc6f 	bl	800372e <send_cmd>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d121      	bne.n	8003e9a <USER_SPI_ioctl+0x2c6>
 8003e56:	2100      	movs	r1, #0
 8003e58:	2026      	movs	r0, #38	@ 0x26
 8003e5a:	f7ff fc68 	bl	800372e <send_cmd>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d11a      	bne.n	8003e9a <USER_SPI_ioctl+0x2c6>
 8003e64:	f247 5030 	movw	r0, #30000	@ 0x7530
 8003e68:	f7ff fbbb 	bl	80035e2 <wait_ready>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d013      	beq.n	8003e9a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8003e72:	2300      	movs	r3, #0
 8003e74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8003e78:	e00f      	b.n	8003e9a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8003e7a:	2304      	movs	r3, #4
 8003e7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003e80:	e00c      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		break;
 8003e82:	bf00      	nop
 8003e84:	e00a      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		break;
 8003e86:	bf00      	nop
 8003e88:	e008      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		break;
 8003e8a:	bf00      	nop
 8003e8c:	e006      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003e8e:	bf00      	nop
 8003e90:	e004      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8003e92:	bf00      	nop
 8003e94:	e002      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003e96:	bf00      	nop
 8003e98:	e000      	b.n	8003e9c <USER_SPI_ioctl+0x2c8>
		break;
 8003e9a:	bf00      	nop
	}

	despiselect();
 8003e9c:	f7ff fbc4 	bl	8003628 <despiselect>

	return res;
 8003ea0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3730      	adds	r7, #48	@ 0x30
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	2000000c 	.word	0x2000000c
 8003eb0:	20001430 	.word	0x20001430

08003eb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003eb4:	480d      	ldr	r0, [pc, #52]	@ (8003eec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003eb6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003eb8:	f7fe fda8 	bl	8002a0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ebc:	480c      	ldr	r0, [pc, #48]	@ (8003ef0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ebe:	490d      	ldr	r1, [pc, #52]	@ (8003ef4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef8 <LoopForever+0xe>)
  movs r3, #0
 8003ec2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003ec4:	e002      	b.n	8003ecc <LoopCopyDataInit>

08003ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003eca:	3304      	adds	r3, #4

08003ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ed0:	d3f9      	bcc.n	8003ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8003efc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ed4:	4c0a      	ldr	r4, [pc, #40]	@ (8003f00 <LoopForever+0x16>)
  movs r3, #0
 8003ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ed8:	e001      	b.n	8003ede <LoopFillZerobss>

08003eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003edc:	3204      	adds	r2, #4

08003ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ee0:	d3fb      	bcc.n	8003eda <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8003ee2:	f00e f871 	bl	8011fc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ee6:	f7fe f8f7 	bl	80020d8 <main>

08003eea <LoopForever>:

LoopForever:
    b LoopForever
 8003eea:	e7fe      	b.n	8003eea <LoopForever>
  ldr   r0, =_estack
 8003eec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ef4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003ef8:	08015e3c 	.word	0x08015e3c
  ldr r2, =_sbss
 8003efc:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003f00:	2000463c 	.word	0x2000463c

08003f04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003f04:	e7fe      	b.n	8003f04 <ADC1_2_IRQHandler>

08003f06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f10:	2003      	movs	r0, #3
 8003f12:	f001 fb3c 	bl	800558e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f16:	200f      	movs	r0, #15
 8003f18:	f7fe fbce 	bl	80026b8 <HAL_InitTick>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	71fb      	strb	r3, [r7, #7]
 8003f26:	e001      	b.n	8003f2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f28:	f7fe fb9c 	bl	8002664 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f2c:	79fb      	ldrb	r3, [r7, #7]

}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
	...

08003f38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <HAL_IncTick+0x1c>)
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4b05      	ldr	r3, [pc, #20]	@ (8003f58 <HAL_IncTick+0x20>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4413      	add	r3, r2
 8003f46:	4a03      	ldr	r2, [pc, #12]	@ (8003f54 <HAL_IncTick+0x1c>)
 8003f48:	6013      	str	r3, [r2, #0]
}
 8003f4a:	bf00      	nop
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	2000143c 	.word	0x2000143c
 8003f58:	20000014 	.word	0x20000014

08003f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f60:	4b03      	ldr	r3, [pc, #12]	@ (8003f70 <HAL_GetTick+0x14>)
 8003f62:	681b      	ldr	r3, [r3, #0]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	2000143c 	.word	0x2000143c

08003f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f7c:	f7ff ffee 	bl	8003f5c <HAL_GetTick>
 8003f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8c:	d004      	beq.n	8003f98 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f8e:	4b09      	ldr	r3, [pc, #36]	@ (8003fb4 <HAL_Delay+0x40>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	4413      	add	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f98:	bf00      	nop
 8003f9a:	f7ff ffdf 	bl	8003f5c <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d8f7      	bhi.n	8003f9a <HAL_Delay+0x26>
  {
  }
}
 8003faa:	bf00      	nop
 8003fac:	bf00      	nop
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	20000014 	.word	0x20000014

08003fb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	609a      	str	r2, [r3, #8]
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	609a      	str	r2, [r3, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004014:	4618      	mov	r0, r3
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004020:	b480      	push	{r7}
 8004022:	b087      	sub	sp, #28
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	3360      	adds	r3, #96	@ 0x60
 8004032:	461a      	mov	r2, r3
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4413      	add	r3, r2
 800403a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b08      	ldr	r3, [pc, #32]	@ (8004064 <LL_ADC_SetOffset+0x44>)
 8004042:	4013      	ands	r3, r2
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	4313      	orrs	r3, r2
 8004050:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004058:	bf00      	nop
 800405a:	371c      	adds	r7, #28
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	03fff000 	.word	0x03fff000

08004068 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	3360      	adds	r3, #96	@ 0x60
 8004076:	461a      	mov	r2, r3
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004088:	4618      	mov	r0, r3
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004094:	b480      	push	{r7}
 8004096:	b087      	sub	sp, #28
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	3360      	adds	r3, #96	@ 0x60
 80040a4:	461a      	mov	r2, r3
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80040be:	bf00      	nop
 80040c0:	371c      	adds	r7, #28
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b087      	sub	sp, #28
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	3360      	adds	r3, #96	@ 0x60
 80040da:	461a      	mov	r2, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	431a      	orrs	r2, r3
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80040f4:	bf00      	nop
 80040f6:	371c      	adds	r7, #28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004100:	b480      	push	{r7}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	3360      	adds	r3, #96	@ 0x60
 8004110:	461a      	mov	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	431a      	orrs	r2, r3
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800412a:	bf00      	nop
 800412c:	371c      	adds	r7, #28
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004136:	b480      	push	{r7}
 8004138:	b083      	sub	sp, #12
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
 800413e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	615a      	str	r2, [r3, #20]
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004170:	2301      	movs	r3, #1
 8004172:	e000      	b.n	8004176 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004182:	b480      	push	{r7}
 8004184:	b087      	sub	sp, #28
 8004186:	af00      	add	r7, sp, #0
 8004188:	60f8      	str	r0, [r7, #12]
 800418a:	60b9      	str	r1, [r7, #8]
 800418c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	3330      	adds	r3, #48	@ 0x30
 8004192:	461a      	mov	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	0a1b      	lsrs	r3, r3, #8
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	f003 030c 	and.w	r3, r3, #12
 800419e:	4413      	add	r3, r2
 80041a0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	f003 031f 	and.w	r3, r3, #31
 80041ac:	211f      	movs	r1, #31
 80041ae:	fa01 f303 	lsl.w	r3, r1, r3
 80041b2:	43db      	mvns	r3, r3
 80041b4:	401a      	ands	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	0e9b      	lsrs	r3, r3, #26
 80041ba:	f003 011f 	and.w	r1, r3, #31
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	fa01 f303 	lsl.w	r3, r1, r3
 80041c8:	431a      	orrs	r2, r3
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80041ce:	bf00      	nop
 80041d0:	371c      	adds	r7, #28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80041da:	b480      	push	{r7}
 80041dc:	b087      	sub	sp, #28
 80041de:	af00      	add	r7, sp, #0
 80041e0:	60f8      	str	r0, [r7, #12]
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	3314      	adds	r3, #20
 80041ea:	461a      	mov	r2, r3
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	0e5b      	lsrs	r3, r3, #25
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	f003 0304 	and.w	r3, r3, #4
 80041f6:	4413      	add	r3, r2
 80041f8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	0d1b      	lsrs	r3, r3, #20
 8004202:	f003 031f 	and.w	r3, r3, #31
 8004206:	2107      	movs	r1, #7
 8004208:	fa01 f303 	lsl.w	r3, r1, r3
 800420c:	43db      	mvns	r3, r3
 800420e:	401a      	ands	r2, r3
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	0d1b      	lsrs	r3, r3, #20
 8004214:	f003 031f 	and.w	r3, r3, #31
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	fa01 f303 	lsl.w	r3, r1, r3
 800421e:	431a      	orrs	r2, r3
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004224:	bf00      	nop
 8004226:	371c      	adds	r7, #28
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004248:	43db      	mvns	r3, r3
 800424a:	401a      	ands	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f003 0318 	and.w	r3, r3, #24
 8004252:	4908      	ldr	r1, [pc, #32]	@ (8004274 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004254:	40d9      	lsrs	r1, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	400b      	ands	r3, r1
 800425a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425e:	431a      	orrs	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004266:	bf00      	nop
 8004268:	3714      	adds	r7, #20
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	0007ffff 	.word	0x0007ffff

08004278 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f003 031f 	and.w	r3, r3, #31
}
 8004288:	4618      	mov	r0, r3
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80042a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6093      	str	r3, [r2, #8]
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042cc:	d101      	bne.n	80042d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80042ce:	2301      	movs	r3, #1
 80042d0:	e000      	b.n	80042d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80042f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004318:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800431c:	d101      	bne.n	8004322 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800431e:	2301      	movs	r3, #1
 8004320:	e000      	b.n	8004324 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004340:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004344:	f043 0201 	orr.w	r2, r3, #1
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	2b01      	cmp	r3, #1
 800436a:	d101      	bne.n	8004370 <LL_ADC_IsEnabled+0x18>
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <LL_ADC_IsEnabled+0x1a>
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800438e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004392:	f043 0204 	orr.w	r2, r3, #4
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800439a:	bf00      	nop
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b083      	sub	sp, #12
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 0304 	and.w	r3, r3, #4
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	d101      	bne.n	80043be <LL_ADC_REG_IsConversionOngoing+0x18>
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d101      	bne.n	80043e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
	...

080043f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80043f4:	b590      	push	{r4, r7, lr}
 80043f6:	b089      	sub	sp, #36	@ 0x24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043fc:	2300      	movs	r3, #0
 80043fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004400:	2300      	movs	r3, #0
 8004402:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e167      	b.n	80046de <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004418:	2b00      	cmp	r3, #0
 800441a:	d109      	bne.n	8004430 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7fc febf 	bl	80011a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff ff3f 	bl	80042b8 <LL_ADC_IsDeepPowerDownEnabled>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d004      	beq.n	800444a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7ff ff25 	bl	8004294 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff ff5a 	bl	8004308 <LL_ADC_IsInternalRegulatorEnabled>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d115      	bne.n	8004486 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff ff3e 	bl	80042e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004464:	4ba0      	ldr	r3, [pc, #640]	@ (80046e8 <HAL_ADC_Init+0x2f4>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	099b      	lsrs	r3, r3, #6
 800446a:	4aa0      	ldr	r2, [pc, #640]	@ (80046ec <HAL_ADC_Init+0x2f8>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	099b      	lsrs	r3, r3, #6
 8004472:	3301      	adds	r3, #1
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004478:	e002      	b.n	8004480 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3b01      	subs	r3, #1
 800447e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f9      	bne.n	800447a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7ff ff3c 	bl	8004308 <LL_ADC_IsInternalRegulatorEnabled>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d10d      	bne.n	80044b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800449a:	f043 0210 	orr.w	r2, r3, #16
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a6:	f043 0201 	orr.w	r2, r3, #1
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7ff ff75 	bl	80043a6 <LL_ADC_REG_IsConversionOngoing>
 80044bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c2:	f003 0310 	and.w	r3, r3, #16
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f040 8100 	bne.w	80046cc <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f040 80fc 	bne.w	80046cc <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80044dc:	f043 0202 	orr.w	r2, r3, #2
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff ff35 	bl	8004358 <LL_ADC_IsEnabled>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d111      	bne.n	8004518 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80044f8:	f7ff ff2e 	bl	8004358 <LL_ADC_IsEnabled>
 80044fc:	4604      	mov	r4, r0
 80044fe:	487c      	ldr	r0, [pc, #496]	@ (80046f0 <HAL_ADC_Init+0x2fc>)
 8004500:	f7ff ff2a 	bl	8004358 <LL_ADC_IsEnabled>
 8004504:	4603      	mov	r3, r0
 8004506:	4323      	orrs	r3, r4
 8004508:	2b00      	cmp	r3, #0
 800450a:	d105      	bne.n	8004518 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	4619      	mov	r1, r3
 8004512:	4878      	ldr	r0, [pc, #480]	@ (80046f4 <HAL_ADC_Init+0x300>)
 8004514:	f7ff fd50 	bl	8003fb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	7f5b      	ldrb	r3, [r3, #29]
 800451c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004522:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004528:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800452e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004536:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004538:	4313      	orrs	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004542:	2b01      	cmp	r3, #1
 8004544:	d106      	bne.n	8004554 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454a:	3b01      	subs	r3, #1
 800454c:	045b      	lsls	r3, r3, #17
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4313      	orrs	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004558:	2b00      	cmp	r3, #0
 800455a:	d009      	beq.n	8004570 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004560:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004568:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4313      	orrs	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68da      	ldr	r2, [r3, #12]
 8004576:	4b60      	ldr	r3, [pc, #384]	@ (80046f8 <HAL_ADC_Init+0x304>)
 8004578:	4013      	ands	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6812      	ldr	r2, [r2, #0]
 800457e:	69b9      	ldr	r1, [r7, #24]
 8004580:	430b      	orrs	r3, r1
 8004582:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff ff14 	bl	80043cc <LL_ADC_INJ_IsConversionOngoing>
 80045a4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d16d      	bne.n	8004688 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d16a      	bne.n	8004688 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80045b6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80045be:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80045c0:	4313      	orrs	r3, r2
 80045c2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045ce:	f023 0302 	bic.w	r3, r3, #2
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	69b9      	ldr	r1, [r7, #24]
 80045d8:	430b      	orrs	r3, r1
 80045da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d017      	beq.n	8004614 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80045f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80045fc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004600:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6911      	ldr	r1, [r2, #16]
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6812      	ldr	r2, [r2, #0]
 800460c:	430b      	orrs	r3, r1
 800460e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004612:	e013      	b.n	800463c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004622:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6812      	ldr	r2, [r2, #0]
 8004630:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004634:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004638:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004642:	2b01      	cmp	r3, #1
 8004644:	d118      	bne.n	8004678 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004650:	f023 0304 	bic.w	r3, r3, #4
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800465c:	4311      	orrs	r1, r2
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004662:	4311      	orrs	r1, r2
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004668:	430a      	orrs	r2, r1
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0201 	orr.w	r2, r2, #1
 8004674:	611a      	str	r2, [r3, #16]
 8004676:	e007      	b.n	8004688 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	691a      	ldr	r2, [r3, #16]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0201 	bic.w	r2, r2, #1
 8004686:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d10c      	bne.n	80046aa <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004696:	f023 010f 	bic.w	r1, r3, #15
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	1e5a      	subs	r2, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80046a8:	e007      	b.n	80046ba <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 020f 	bic.w	r2, r2, #15
 80046b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046be:	f023 0303 	bic.w	r3, r3, #3
 80046c2:	f043 0201 	orr.w	r2, r3, #1
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80046ca:	e007      	b.n	80046dc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d0:	f043 0210 	orr.w	r2, r3, #16
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80046dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3724      	adds	r7, #36	@ 0x24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd90      	pop	{r4, r7, pc}
 80046e6:	bf00      	nop
 80046e8:	20000008 	.word	0x20000008
 80046ec:	053e2d63 	.word	0x053e2d63
 80046f0:	50000100 	.word	0x50000100
 80046f4:	50000300 	.word	0x50000300
 80046f8:	fff04007 	.word	0xfff04007

080046fc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004708:	4851      	ldr	r0, [pc, #324]	@ (8004850 <HAL_ADC_Start_DMA+0x154>)
 800470a:	f7ff fdb5 	bl	8004278 <LL_ADC_GetMultimode>
 800470e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fe46 	bl	80043a6 <LL_ADC_REG_IsConversionOngoing>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	f040 808f 	bne.w	8004840 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_ADC_Start_DMA+0x34>
 800472c:	2302      	movs	r3, #2
 800472e:	e08a      	b.n	8004846 <HAL_ADC_Start_DMA+0x14a>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d005      	beq.n	800474a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	2b05      	cmp	r3, #5
 8004742:	d002      	beq.n	800474a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	2b09      	cmp	r3, #9
 8004748:	d173      	bne.n	8004832 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 fc8e 	bl	800506c <ADC_Enable>
 8004750:	4603      	mov	r3, r0
 8004752:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004754:	7dfb      	ldrb	r3, [r7, #23]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d166      	bne.n	8004828 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004762:	f023 0301 	bic.w	r3, r3, #1
 8004766:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a38      	ldr	r2, [pc, #224]	@ (8004854 <HAL_ADC_Start_DMA+0x158>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d002      	beq.n	800477e <HAL_ADC_Start_DMA+0x82>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	e001      	b.n	8004782 <HAL_ADC_Start_DMA+0x86>
 800477e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	6812      	ldr	r2, [r2, #0]
 8004786:	4293      	cmp	r3, r2
 8004788:	d002      	beq.n	8004790 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d105      	bne.n	800479c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004794:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d006      	beq.n	80047b6 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ac:	f023 0206 	bic.w	r2, r3, #6
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	661a      	str	r2, [r3, #96]	@ 0x60
 80047b4:	e002      	b.n	80047bc <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c0:	4a25      	ldr	r2, [pc, #148]	@ (8004858 <HAL_ADC_Start_DMA+0x15c>)
 80047c2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c8:	4a24      	ldr	r2, [pc, #144]	@ (800485c <HAL_ADC_Start_DMA+0x160>)
 80047ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d0:	4a23      	ldr	r2, [pc, #140]	@ (8004860 <HAL_ADC_Start_DMA+0x164>)
 80047d2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	221c      	movs	r2, #28
 80047da:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0210 	orr.w	r2, r2, #16
 80047f2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0201 	orr.w	r2, r2, #1
 8004802:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	3340      	adds	r3, #64	@ 0x40
 800480e:	4619      	mov	r1, r3
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f000 ff96 	bl	8005744 <HAL_DMA_Start_IT>
 8004818:	4603      	mov	r3, r0
 800481a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff fdac 	bl	800437e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004826:	e00d      	b.n	8004844 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004830:	e008      	b.n	8004844 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800483e:	e001      	b.n	8004844 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004840:	2302      	movs	r3, #2
 8004842:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004844:	7dfb      	ldrb	r3, [r7, #23]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	50000300 	.word	0x50000300
 8004854:	50000100 	.word	0x50000100
 8004858:	08005179 	.word	0x08005179
 800485c:	08005251 	.word	0x08005251
 8004860:	0800526d 	.word	0x0800526d

08004864 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b0b6      	sub	sp, #216	@ 0xd8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800489c:	2300      	movs	r3, #0
 800489e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d101      	bne.n	80048ae <HAL_ADC_ConfigChannel+0x22>
 80048aa:	2302      	movs	r3, #2
 80048ac:	e3c8      	b.n	8005040 <HAL_ADC_ConfigChannel+0x7b4>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff fd73 	bl	80043a6 <LL_ADC_REG_IsConversionOngoing>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f040 83ad 	bne.w	8005022 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6818      	ldr	r0, [r3, #0]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	f7ff fc54 	bl	8004182 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff fd61 	bl	80043a6 <LL_ADC_REG_IsConversionOngoing>
 80048e4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff fd6d 	bl	80043cc <LL_ADC_INJ_IsConversionOngoing>
 80048f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80048f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f040 81d9 	bne.w	8004cb2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004900:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004904:	2b00      	cmp	r3, #0
 8004906:	f040 81d4 	bne.w	8004cb2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004912:	d10f      	bne.n	8004934 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2200      	movs	r2, #0
 800491e:	4619      	mov	r1, r3
 8004920:	f7ff fc5b 	bl	80041da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800492c:	4618      	mov	r0, r3
 800492e:	f7ff fc02 	bl	8004136 <LL_ADC_SetSamplingTimeCommonConfig>
 8004932:	e00e      	b.n	8004952 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	6819      	ldr	r1, [r3, #0]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	461a      	mov	r2, r3
 8004942:	f7ff fc4a 	bl	80041da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2100      	movs	r1, #0
 800494c:	4618      	mov	r0, r3
 800494e:	f7ff fbf2 	bl	8004136 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	695a      	ldr	r2, [r3, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	08db      	lsrs	r3, r3, #3
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	2b04      	cmp	r3, #4
 8004972:	d022      	beq.n	80049ba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	6919      	ldr	r1, [r3, #16]
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004984:	f7ff fb4c 	bl	8004020 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6818      	ldr	r0, [r3, #0]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	6919      	ldr	r1, [r3, #16]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	461a      	mov	r2, r3
 8004996:	f7ff fb98 	bl	80040ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6818      	ldr	r0, [r3, #0]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d102      	bne.n	80049b0 <HAL_ADC_ConfigChannel+0x124>
 80049aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049ae:	e000      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x126>
 80049b0:	2300      	movs	r3, #0
 80049b2:	461a      	mov	r2, r3
 80049b4:	f7ff fba4 	bl	8004100 <LL_ADC_SetOffsetSaturation>
 80049b8:	e17b      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2100      	movs	r1, #0
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff fb51 	bl	8004068 <LL_ADC_GetOffsetChannel>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10a      	bne.n	80049e6 <HAL_ADC_ConfigChannel+0x15a>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2100      	movs	r1, #0
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff fb46 	bl	8004068 <LL_ADC_GetOffsetChannel>
 80049dc:	4603      	mov	r3, r0
 80049de:	0e9b      	lsrs	r3, r3, #26
 80049e0:	f003 021f 	and.w	r2, r3, #31
 80049e4:	e01e      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x198>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2100      	movs	r1, #0
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7ff fb3b 	bl	8004068 <LL_ADC_GetOffsetChannel>
 80049f2:	4603      	mov	r3, r0
 80049f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004a0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004a14:	2320      	movs	r3, #32
 8004a16:	e004      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004a18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a1c:	fab3 f383 	clz	r3, r3
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d105      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x1b0>
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	0e9b      	lsrs	r3, r3, #26
 8004a36:	f003 031f 	and.w	r3, r3, #31
 8004a3a:	e018      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x1e2>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a48:	fa93 f3a3 	rbit	r3, r3
 8004a4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004a58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004a60:	2320      	movs	r3, #32
 8004a62:	e004      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004a64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d106      	bne.n	8004a80 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2200      	movs	r2, #0
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff fb0a 	bl	8004094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2101      	movs	r1, #1
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff faee 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10a      	bne.n	8004aac <HAL_ADC_ConfigChannel+0x220>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2101      	movs	r1, #1
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff fae3 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	0e9b      	lsrs	r3, r3, #26
 8004aa6:	f003 021f 	and.w	r2, r3, #31
 8004aaa:	e01e      	b.n	8004aea <HAL_ADC_ConfigChannel+0x25e>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7ff fad8 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004abe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ac2:	fa93 f3a3 	rbit	r3, r3
 8004ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004aca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ace:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004ad2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004ada:	2320      	movs	r3, #32
 8004adc:	e004      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004ade:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ae2:	fab3 f383 	clz	r3, r3
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d105      	bne.n	8004b02 <HAL_ADC_ConfigChannel+0x276>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	0e9b      	lsrs	r3, r3, #26
 8004afc:	f003 031f 	and.w	r3, r3, #31
 8004b00:	e018      	b.n	8004b34 <HAL_ADC_ConfigChannel+0x2a8>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b0e:	fa93 f3a3 	rbit	r3, r3
 8004b12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004b16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004b1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8004b26:	2320      	movs	r3, #32
 8004b28:	e004      	b.n	8004b34 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004b2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b2e:	fab3 f383 	clz	r3, r3
 8004b32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d106      	bne.n	8004b46 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2101      	movs	r1, #1
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7ff faa7 	bl	8004094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2102      	movs	r1, #2
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff fa8b 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004b52:	4603      	mov	r3, r0
 8004b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10a      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x2e6>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2102      	movs	r1, #2
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff fa80 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	0e9b      	lsrs	r3, r3, #26
 8004b6c:	f003 021f 	and.w	r2, r3, #31
 8004b70:	e01e      	b.n	8004bb0 <HAL_ADC_ConfigChannel+0x324>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2102      	movs	r1, #2
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7ff fa75 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b88:	fa93 f3a3 	rbit	r3, r3
 8004b8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004b90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004b98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004ba0:	2320      	movs	r3, #32
 8004ba2:	e004      	b.n	8004bae <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004ba4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004ba8:	fab3 f383 	clz	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d105      	bne.n	8004bc8 <HAL_ADC_ConfigChannel+0x33c>
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	0e9b      	lsrs	r3, r3, #26
 8004bc2:	f003 031f 	and.w	r3, r3, #31
 8004bc6:	e016      	b.n	8004bf6 <HAL_ADC_ConfigChannel+0x36a>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bd4:	fa93 f3a3 	rbit	r3, r3
 8004bd8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004bda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004be8:	2320      	movs	r3, #32
 8004bea:	e004      	b.n	8004bf6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004bec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bf0:	fab3 f383 	clz	r3, r3
 8004bf4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d106      	bne.n	8004c08 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	2102      	movs	r1, #2
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff fa46 	bl	8004094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2103      	movs	r1, #3
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fa2a 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004c14:	4603      	mov	r3, r0
 8004c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10a      	bne.n	8004c34 <HAL_ADC_ConfigChannel+0x3a8>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2103      	movs	r1, #3
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7ff fa1f 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	0e9b      	lsrs	r3, r3, #26
 8004c2e:	f003 021f 	and.w	r2, r3, #31
 8004c32:	e017      	b.n	8004c64 <HAL_ADC_ConfigChannel+0x3d8>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2103      	movs	r1, #3
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7ff fa14 	bl	8004068 <LL_ADC_GetOffsetChannel>
 8004c40:	4603      	mov	r3, r0
 8004c42:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c46:	fa93 f3a3 	rbit	r3, r3
 8004c4a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004c4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c4e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004c50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004c56:	2320      	movs	r3, #32
 8004c58:	e003      	b.n	8004c62 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004c5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c5c:	fab3 f383 	clz	r3, r3
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d105      	bne.n	8004c7c <HAL_ADC_ConfigChannel+0x3f0>
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	0e9b      	lsrs	r3, r3, #26
 8004c76:	f003 031f 	and.w	r3, r3, #31
 8004c7a:	e011      	b.n	8004ca0 <HAL_ADC_ConfigChannel+0x414>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c84:	fa93 f3a3 	rbit	r3, r3
 8004c88:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004c8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d101      	bne.n	8004c98 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8004c94:	2320      	movs	r3, #32
 8004c96:	e003      	b.n	8004ca0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004c98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c9a:	fab3 f383 	clz	r3, r3
 8004c9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d106      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2103      	movs	r1, #3
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7ff f9f1 	bl	8004094 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7ff fb4e 	bl	8004358 <LL_ADC_IsEnabled>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f040 8140 	bne.w	8004f44 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6818      	ldr	r0, [r3, #0]
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	6819      	ldr	r1, [r3, #0]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	f7ff faad 	bl	8004230 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	4a8f      	ldr	r2, [pc, #572]	@ (8004f18 <HAL_ADC_ConfigChannel+0x68c>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	f040 8131 	bne.w	8004f44 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10b      	bne.n	8004d0a <HAL_ADC_ConfigChannel+0x47e>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	0e9b      	lsrs	r3, r3, #26
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	f003 031f 	and.w	r3, r3, #31
 8004cfe:	2b09      	cmp	r3, #9
 8004d00:	bf94      	ite	ls
 8004d02:	2301      	movls	r3, #1
 8004d04:	2300      	movhi	r3, #0
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	e019      	b.n	8004d3e <HAL_ADC_ConfigChannel+0x4b2>
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d12:	fa93 f3a3 	rbit	r3, r3
 8004d16:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004d18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d1a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004d1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004d22:	2320      	movs	r3, #32
 8004d24:	e003      	b.n	8004d2e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8004d26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d28:	fab3 f383 	clz	r3, r3
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	3301      	adds	r3, #1
 8004d30:	f003 031f 	and.w	r3, r3, #31
 8004d34:	2b09      	cmp	r3, #9
 8004d36:	bf94      	ite	ls
 8004d38:	2301      	movls	r3, #1
 8004d3a:	2300      	movhi	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d079      	beq.n	8004e36 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d107      	bne.n	8004d5e <HAL_ADC_ConfigChannel+0x4d2>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	0e9b      	lsrs	r3, r3, #26
 8004d54:	3301      	adds	r3, #1
 8004d56:	069b      	lsls	r3, r3, #26
 8004d58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d5c:	e015      	b.n	8004d8a <HAL_ADC_ConfigChannel+0x4fe>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d66:	fa93 f3a3 	rbit	r3, r3
 8004d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d6e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004d70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004d76:	2320      	movs	r3, #32
 8004d78:	e003      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004d7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d7c:	fab3 f383 	clz	r3, r3
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	3301      	adds	r3, #1
 8004d84:	069b      	lsls	r3, r3, #26
 8004d86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d109      	bne.n	8004daa <HAL_ADC_ConfigChannel+0x51e>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	0e9b      	lsrs	r3, r3, #26
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	f003 031f 	and.w	r3, r3, #31
 8004da2:	2101      	movs	r1, #1
 8004da4:	fa01 f303 	lsl.w	r3, r1, r3
 8004da8:	e017      	b.n	8004dda <HAL_ADC_ConfigChannel+0x54e>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db2:	fa93 f3a3 	rbit	r3, r3
 8004db6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004db8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	e003      	b.n	8004dce <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8004dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dc8:	fab3 f383 	clz	r3, r3
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	3301      	adds	r3, #1
 8004dd0:	f003 031f 	and.w	r3, r3, #31
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dda:	ea42 0103 	orr.w	r1, r2, r3
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10a      	bne.n	8004e00 <HAL_ADC_ConfigChannel+0x574>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	0e9b      	lsrs	r3, r3, #26
 8004df0:	3301      	adds	r3, #1
 8004df2:	f003 021f 	and.w	r2, r3, #31
 8004df6:	4613      	mov	r3, r2
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	4413      	add	r3, r2
 8004dfc:	051b      	lsls	r3, r3, #20
 8004dfe:	e018      	b.n	8004e32 <HAL_ADC_ConfigChannel+0x5a6>
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e08:	fa93 f3a3 	rbit	r3, r3
 8004e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004e18:	2320      	movs	r3, #32
 8004e1a:	e003      	b.n	8004e24 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004e1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e1e:	fab3 f383 	clz	r3, r3
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	3301      	adds	r3, #1
 8004e26:	f003 021f 	and.w	r2, r3, #31
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	4413      	add	r3, r2
 8004e30:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e32:	430b      	orrs	r3, r1
 8004e34:	e081      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d107      	bne.n	8004e52 <HAL_ADC_ConfigChannel+0x5c6>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	0e9b      	lsrs	r3, r3, #26
 8004e48:	3301      	adds	r3, #1
 8004e4a:	069b      	lsls	r3, r3, #26
 8004e4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e50:	e015      	b.n	8004e7e <HAL_ADC_ConfigChannel+0x5f2>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5a:	fa93 f3a3 	rbit	r3, r3
 8004e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e62:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004e6a:	2320      	movs	r3, #32
 8004e6c:	e003      	b.n	8004e76 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e70:	fab3 f383 	clz	r3, r3
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	3301      	adds	r3, #1
 8004e78:	069b      	lsls	r3, r3, #26
 8004e7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d109      	bne.n	8004e9e <HAL_ADC_ConfigChannel+0x612>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	0e9b      	lsrs	r3, r3, #26
 8004e90:	3301      	adds	r3, #1
 8004e92:	f003 031f 	and.w	r3, r3, #31
 8004e96:	2101      	movs	r1, #1
 8004e98:	fa01 f303 	lsl.w	r3, r1, r3
 8004e9c:	e017      	b.n	8004ece <HAL_ADC_ConfigChannel+0x642>
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	fa93 f3a3 	rbit	r3, r3
 8004eaa:	61fb      	str	r3, [r7, #28]
  return result;
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8004eb6:	2320      	movs	r3, #32
 8004eb8:	e003      	b.n	8004ec2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	fab3 f383 	clz	r3, r3
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	f003 031f 	and.w	r3, r3, #31
 8004ec8:	2101      	movs	r1, #1
 8004eca:	fa01 f303 	lsl.w	r3, r1, r3
 8004ece:	ea42 0103 	orr.w	r1, r2, r3
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10d      	bne.n	8004efa <HAL_ADC_ConfigChannel+0x66e>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	0e9b      	lsrs	r3, r3, #26
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	f003 021f 	and.w	r2, r3, #31
 8004eea:	4613      	mov	r3, r2
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	4413      	add	r3, r2
 8004ef0:	3b1e      	subs	r3, #30
 8004ef2:	051b      	lsls	r3, r3, #20
 8004ef4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ef8:	e01e      	b.n	8004f38 <HAL_ADC_ConfigChannel+0x6ac>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	fa93 f3a3 	rbit	r3, r3
 8004f06:	613b      	str	r3, [r7, #16]
  return result;
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d104      	bne.n	8004f1c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004f12:	2320      	movs	r3, #32
 8004f14:	e006      	b.n	8004f24 <HAL_ADC_ConfigChannel+0x698>
 8004f16:	bf00      	nop
 8004f18:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	fab3 f383 	clz	r3, r3
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	3301      	adds	r3, #1
 8004f26:	f003 021f 	and.w	r2, r3, #31
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	3b1e      	subs	r3, #30
 8004f32:	051b      	lsls	r3, r3, #20
 8004f34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f38:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f3e:	4619      	mov	r1, r3
 8004f40:	f7ff f94b 	bl	80041da <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	4b3f      	ldr	r3, [pc, #252]	@ (8005048 <HAL_ADC_ConfigChannel+0x7bc>)
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d071      	beq.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f50:	483e      	ldr	r0, [pc, #248]	@ (800504c <HAL_ADC_ConfigChannel+0x7c0>)
 8004f52:	f7ff f857 	bl	8004004 <LL_ADC_GetCommonPathInternalCh>
 8004f56:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a3c      	ldr	r2, [pc, #240]	@ (8005050 <HAL_ADC_ConfigChannel+0x7c4>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d004      	beq.n	8004f6e <HAL_ADC_ConfigChannel+0x6e2>
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a3a      	ldr	r2, [pc, #232]	@ (8005054 <HAL_ADC_ConfigChannel+0x7c8>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d127      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d121      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f82:	d157      	bne.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	482f      	ldr	r0, [pc, #188]	@ (800504c <HAL_ADC_ConfigChannel+0x7c0>)
 8004f90:	f7ff f825 	bl	8003fde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f94:	4b30      	ldr	r3, [pc, #192]	@ (8005058 <HAL_ADC_ConfigChannel+0x7cc>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	099b      	lsrs	r3, r3, #6
 8004f9a:	4a30      	ldr	r2, [pc, #192]	@ (800505c <HAL_ADC_ConfigChannel+0x7d0>)
 8004f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa0:	099b      	lsrs	r3, r3, #6
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	4413      	add	r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004fae:	e002      	b.n	8004fb6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1f9      	bne.n	8004fb0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fbc:	e03a      	b.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a27      	ldr	r2, [pc, #156]	@ (8005060 <HAL_ADC_ConfigChannel+0x7d4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d113      	bne.n	8004ff0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10d      	bne.n	8004ff0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a22      	ldr	r2, [pc, #136]	@ (8005064 <HAL_ADC_ConfigChannel+0x7d8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d02a      	beq.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	4818      	ldr	r0, [pc, #96]	@ (800504c <HAL_ADC_ConfigChannel+0x7c0>)
 8004fea:	f7fe fff8 	bl	8003fde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fee:	e021      	b.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8005068 <HAL_ADC_ConfigChannel+0x7dc>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d11c      	bne.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ffa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d116      	bne.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a16      	ldr	r2, [pc, #88]	@ (8005064 <HAL_ADC_ConfigChannel+0x7d8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d011      	beq.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005010:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005014:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005018:	4619      	mov	r1, r3
 800501a:	480c      	ldr	r0, [pc, #48]	@ (800504c <HAL_ADC_ConfigChannel+0x7c0>)
 800501c:	f7fe ffdf 	bl	8003fde <LL_ADC_SetCommonPathInternalCh>
 8005020:	e008      	b.n	8005034 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005026:	f043 0220 	orr.w	r2, r3, #32
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800503c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005040:	4618      	mov	r0, r3
 8005042:	37d8      	adds	r7, #216	@ 0xd8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	80080000 	.word	0x80080000
 800504c:	50000300 	.word	0x50000300
 8005050:	c3210000 	.word	0xc3210000
 8005054:	90c00010 	.word	0x90c00010
 8005058:	20000008 	.word	0x20000008
 800505c:	053e2d63 	.word	0x053e2d63
 8005060:	c7520000 	.word	0xc7520000
 8005064:	50000100 	.word	0x50000100
 8005068:	cb840000 	.word	0xcb840000

0800506c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005074:	2300      	movs	r3, #0
 8005076:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4618      	mov	r0, r3
 800507e:	f7ff f96b 	bl	8004358 <LL_ADC_IsEnabled>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d169      	bne.n	800515c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689a      	ldr	r2, [r3, #8]
 800508e:	4b36      	ldr	r3, [pc, #216]	@ (8005168 <ADC_Enable+0xfc>)
 8005090:	4013      	ands	r3, r2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00d      	beq.n	80050b2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800509a:	f043 0210 	orr.w	r2, r3, #16
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050a6:	f043 0201 	orr.w	r2, r3, #1
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e055      	b.n	800515e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff f93a 	bl	8004330 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80050bc:	482b      	ldr	r0, [pc, #172]	@ (800516c <ADC_Enable+0x100>)
 80050be:	f7fe ffa1 	bl	8004004 <LL_ADC_GetCommonPathInternalCh>
 80050c2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80050c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d013      	beq.n	80050f4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050cc:	4b28      	ldr	r3, [pc, #160]	@ (8005170 <ADC_Enable+0x104>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	099b      	lsrs	r3, r3, #6
 80050d2:	4a28      	ldr	r2, [pc, #160]	@ (8005174 <ADC_Enable+0x108>)
 80050d4:	fba2 2303 	umull	r2, r3, r2, r3
 80050d8:	099b      	lsrs	r3, r3, #6
 80050da:	1c5a      	adds	r2, r3, #1
 80050dc:	4613      	mov	r3, r2
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	4413      	add	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80050e6:	e002      	b.n	80050ee <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1f9      	bne.n	80050e8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80050f4:	f7fe ff32 	bl	8003f5c <HAL_GetTick>
 80050f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80050fa:	e028      	b.n	800514e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff f929 	bl	8004358 <LL_ADC_IsEnabled>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d104      	bne.n	8005116 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f7ff f90d 	bl	8004330 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005116:	f7fe ff21 	bl	8003f5c <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d914      	bls.n	800514e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b01      	cmp	r3, #1
 8005130:	d00d      	beq.n	800514e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005136:	f043 0210 	orr.w	r2, r3, #16
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005142:	f043 0201 	orr.w	r2, r3, #1
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e007      	b.n	800515e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	2b01      	cmp	r3, #1
 800515a:	d1cf      	bne.n	80050fc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	8000003f 	.word	0x8000003f
 800516c:	50000300 	.word	0x50000300
 8005170:	20000008 	.word	0x20000008
 8005174:	053e2d63 	.word	0x053e2d63

08005178 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005184:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800518a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800518e:	2b00      	cmp	r3, #0
 8005190:	d14b      	bne.n	800522a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005196:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d021      	beq.n	80051f0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7fe ffd3 	bl	800415c <LL_ADC_REG_IsTriggerSourceSWStart>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d032      	beq.n	8005222 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d12b      	bne.n	8005222 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d11f      	bne.n	8005222 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051e6:	f043 0201 	orr.w	r2, r3, #1
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	65da      	str	r2, [r3, #92]	@ 0x5c
 80051ee:	e018      	b.n	8005222 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d111      	bne.n	8005222 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005202:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800520e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d105      	bne.n	8005222 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800521a:	f043 0201 	orr.w	r2, r3, #1
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f7fc f840 	bl	80012a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005228:	e00e      	b.n	8005248 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800522e:	f003 0310 	and.w	r3, r3, #16
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f7ff fb1e 	bl	8004878 <HAL_ADC_ErrorCallback>
}
 800523c:	e004      	b.n	8005248 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	4798      	blx	r3
}
 8005248:	bf00      	nop
 800524a:	3710      	adds	r7, #16
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800525c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f7ff fb00 	bl	8004864 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005264:	bf00      	nop
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005278:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800527e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800528a:	f043 0204 	orr.w	r2, r3, #4
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f7ff faf0 	bl	8004878 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005298:	bf00      	nop
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <LL_ADC_IsEnabled>:
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <LL_ADC_IsEnabled+0x18>
 80052b4:	2301      	movs	r3, #1
 80052b6:	e000      	b.n	80052ba <LL_ADC_IsEnabled+0x1a>
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <LL_ADC_REG_IsConversionOngoing>:
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	2b04      	cmp	r3, #4
 80052d8:	d101      	bne.n	80052de <LL_ADC_REG_IsConversionOngoing+0x18>
 80052da:	2301      	movs	r3, #1
 80052dc:	e000      	b.n	80052e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80052ec:	b590      	push	{r4, r7, lr}
 80052ee:	b0a1      	sub	sp, #132	@ 0x84
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052f6:	2300      	movs	r3, #0
 80052f8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005302:	2b01      	cmp	r3, #1
 8005304:	d101      	bne.n	800530a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005306:	2302      	movs	r3, #2
 8005308:	e08b      	b.n	8005422 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005312:	2300      	movs	r3, #0
 8005314:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005316:	2300      	movs	r3, #0
 8005318:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005322:	d102      	bne.n	800532a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005324:	4b41      	ldr	r3, [pc, #260]	@ (800542c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005326:	60bb      	str	r3, [r7, #8]
 8005328:	e001      	b.n	800532e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800532a:	2300      	movs	r3, #0
 800532c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10b      	bne.n	800534c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005338:	f043 0220 	orr.w	r2, r3, #32
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e06a      	b.n	8005422 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	4618      	mov	r0, r3
 8005350:	f7ff ffb9 	bl	80052c6 <LL_ADC_REG_IsConversionOngoing>
 8005354:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff ffb3 	bl	80052c6 <LL_ADC_REG_IsConversionOngoing>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d14c      	bne.n	8005400 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005366:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005368:	2b00      	cmp	r3, #0
 800536a:	d149      	bne.n	8005400 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800536c:	4b30      	ldr	r3, [pc, #192]	@ (8005430 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800536e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d028      	beq.n	80053ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005378:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	6859      	ldr	r1, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800538a:	035b      	lsls	r3, r3, #13
 800538c:	430b      	orrs	r3, r1
 800538e:	431a      	orrs	r2, r3
 8005390:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005392:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005394:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005398:	f7ff ff82 	bl	80052a0 <LL_ADC_IsEnabled>
 800539c:	4604      	mov	r4, r0
 800539e:	4823      	ldr	r0, [pc, #140]	@ (800542c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80053a0:	f7ff ff7e 	bl	80052a0 <LL_ADC_IsEnabled>
 80053a4:	4603      	mov	r3, r0
 80053a6:	4323      	orrs	r3, r4
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d133      	bne.n	8005414 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80053ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80053b4:	f023 030f 	bic.w	r3, r3, #15
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	6811      	ldr	r1, [r2, #0]
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	6892      	ldr	r2, [r2, #8]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	431a      	orrs	r2, r3
 80053c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053c6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053c8:	e024      	b.n	8005414 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80053ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053d6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80053da:	f7ff ff61 	bl	80052a0 <LL_ADC_IsEnabled>
 80053de:	4604      	mov	r4, r0
 80053e0:	4812      	ldr	r0, [pc, #72]	@ (800542c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80053e2:	f7ff ff5d 	bl	80052a0 <LL_ADC_IsEnabled>
 80053e6:	4603      	mov	r3, r0
 80053e8:	4323      	orrs	r3, r4
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d112      	bne.n	8005414 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80053ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80053f6:	f023 030f 	bic.w	r3, r3, #15
 80053fa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80053fc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053fe:	e009      	b.n	8005414 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005404:	f043 0220 	orr.w	r2, r3, #32
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005412:	e000      	b.n	8005416 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005414:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800541e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005422:	4618      	mov	r0, r3
 8005424:	3784      	adds	r7, #132	@ 0x84
 8005426:	46bd      	mov	sp, r7
 8005428:	bd90      	pop	{r4, r7, pc}
 800542a:	bf00      	nop
 800542c:	50000100 	.word	0x50000100
 8005430:	50000300 	.word	0x50000300

08005434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005444:	4b0c      	ldr	r3, [pc, #48]	@ (8005478 <__NVIC_SetPriorityGrouping+0x44>)
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005450:	4013      	ands	r3, r2
 8005452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800545c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005466:	4a04      	ldr	r2, [pc, #16]	@ (8005478 <__NVIC_SetPriorityGrouping+0x44>)
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	60d3      	str	r3, [r2, #12]
}
 800546c:	bf00      	nop
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr
 8005478:	e000ed00 	.word	0xe000ed00

0800547c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005480:	4b04      	ldr	r3, [pc, #16]	@ (8005494 <__NVIC_GetPriorityGrouping+0x18>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	0a1b      	lsrs	r3, r3, #8
 8005486:	f003 0307 	and.w	r3, r3, #7
}
 800548a:	4618      	mov	r0, r3
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	e000ed00 	.word	0xe000ed00

08005498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	db0b      	blt.n	80054c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054aa:	79fb      	ldrb	r3, [r7, #7]
 80054ac:	f003 021f 	and.w	r2, r3, #31
 80054b0:	4907      	ldr	r1, [pc, #28]	@ (80054d0 <__NVIC_EnableIRQ+0x38>)
 80054b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054b6:	095b      	lsrs	r3, r3, #5
 80054b8:	2001      	movs	r0, #1
 80054ba:	fa00 f202 	lsl.w	r2, r0, r2
 80054be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80054c2:	bf00      	nop
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	e000e100 	.word	0xe000e100

080054d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	4603      	mov	r3, r0
 80054dc:	6039      	str	r1, [r7, #0]
 80054de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	db0a      	blt.n	80054fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	490c      	ldr	r1, [pc, #48]	@ (8005520 <__NVIC_SetPriority+0x4c>)
 80054ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f2:	0112      	lsls	r2, r2, #4
 80054f4:	b2d2      	uxtb	r2, r2
 80054f6:	440b      	add	r3, r1
 80054f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054fc:	e00a      	b.n	8005514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	b2da      	uxtb	r2, r3
 8005502:	4908      	ldr	r1, [pc, #32]	@ (8005524 <__NVIC_SetPriority+0x50>)
 8005504:	79fb      	ldrb	r3, [r7, #7]
 8005506:	f003 030f 	and.w	r3, r3, #15
 800550a:	3b04      	subs	r3, #4
 800550c:	0112      	lsls	r2, r2, #4
 800550e:	b2d2      	uxtb	r2, r2
 8005510:	440b      	add	r3, r1
 8005512:	761a      	strb	r2, [r3, #24]
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	e000e100 	.word	0xe000e100
 8005524:	e000ed00 	.word	0xe000ed00

08005528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005528:	b480      	push	{r7}
 800552a:	b089      	sub	sp, #36	@ 0x24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f003 0307 	and.w	r3, r3, #7
 800553a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	f1c3 0307 	rsb	r3, r3, #7
 8005542:	2b04      	cmp	r3, #4
 8005544:	bf28      	it	cs
 8005546:	2304      	movcs	r3, #4
 8005548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	3304      	adds	r3, #4
 800554e:	2b06      	cmp	r3, #6
 8005550:	d902      	bls.n	8005558 <NVIC_EncodePriority+0x30>
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	3b03      	subs	r3, #3
 8005556:	e000      	b.n	800555a <NVIC_EncodePriority+0x32>
 8005558:	2300      	movs	r3, #0
 800555a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800555c:	f04f 32ff 	mov.w	r2, #4294967295
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	43da      	mvns	r2, r3
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	401a      	ands	r2, r3
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005570:	f04f 31ff 	mov.w	r1, #4294967295
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	fa01 f303 	lsl.w	r3, r1, r3
 800557a:	43d9      	mvns	r1, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005580:	4313      	orrs	r3, r2
         );
}
 8005582:	4618      	mov	r0, r3
 8005584:	3724      	adds	r7, #36	@ 0x24
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b082      	sub	sp, #8
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7ff ff4c 	bl	8005434 <__NVIC_SetPriorityGrouping>
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	4603      	mov	r3, r0
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
 80055b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055b2:	f7ff ff63 	bl	800547c <__NVIC_GetPriorityGrouping>
 80055b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	68b9      	ldr	r1, [r7, #8]
 80055bc:	6978      	ldr	r0, [r7, #20]
 80055be:	f7ff ffb3 	bl	8005528 <NVIC_EncodePriority>
 80055c2:	4602      	mov	r2, r0
 80055c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055c8:	4611      	mov	r1, r2
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff ff82 	bl	80054d4 <__NVIC_SetPriority>
}
 80055d0:	bf00      	nop
 80055d2:	3718      	adds	r7, #24
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff ff56 	bl	8005498 <__NVIC_EnableIRQ>
}
 80055ec:	bf00      	nop
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e08d      	b.n	8005722 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	4b47      	ldr	r3, [pc, #284]	@ (800572c <HAL_DMA_Init+0x138>)
 800560e:	429a      	cmp	r2, r3
 8005610:	d80f      	bhi.n	8005632 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	461a      	mov	r2, r3
 8005618:	4b45      	ldr	r3, [pc, #276]	@ (8005730 <HAL_DMA_Init+0x13c>)
 800561a:	4413      	add	r3, r2
 800561c:	4a45      	ldr	r2, [pc, #276]	@ (8005734 <HAL_DMA_Init+0x140>)
 800561e:	fba2 2303 	umull	r2, r3, r2, r3
 8005622:	091b      	lsrs	r3, r3, #4
 8005624:	009a      	lsls	r2, r3, #2
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a42      	ldr	r2, [pc, #264]	@ (8005738 <HAL_DMA_Init+0x144>)
 800562e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005630:	e00e      	b.n	8005650 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	4b40      	ldr	r3, [pc, #256]	@ (800573c <HAL_DMA_Init+0x148>)
 800563a:	4413      	add	r3, r2
 800563c:	4a3d      	ldr	r2, [pc, #244]	@ (8005734 <HAL_DMA_Init+0x140>)
 800563e:	fba2 2303 	umull	r2, r3, r2, r3
 8005642:	091b      	lsrs	r3, r3, #4
 8005644:	009a      	lsls	r2, r3, #2
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a3c      	ldr	r2, [pc, #240]	@ (8005740 <HAL_DMA_Init+0x14c>)
 800564e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005674:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005680:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800568c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 fa82 	bl	8005bac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056b0:	d102      	bne.n	80056b8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685a      	ldr	r2, [r3, #4]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056c0:	b2d2      	uxtb	r2, r2
 80056c2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056cc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d010      	beq.n	80056f8 <HAL_DMA_Init+0x104>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d80c      	bhi.n	80056f8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 faa2 	bl	8005c28 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056f4:	605a      	str	r2, [r3, #4]
 80056f6:	e008      	b.n	800570a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40020407 	.word	0x40020407
 8005730:	bffdfff8 	.word	0xbffdfff8
 8005734:	cccccccd 	.word	0xcccccccd
 8005738:	40020000 	.word	0x40020000
 800573c:	bffdfbf8 	.word	0xbffdfbf8
 8005740:	40020400 	.word	0x40020400

08005744 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_DMA_Start_IT+0x20>
 8005760:	2302      	movs	r3, #2
 8005762:	e066      	b.n	8005832 <HAL_DMA_Start_IT+0xee>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b01      	cmp	r3, #1
 8005776:	d155      	bne.n	8005824 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0201 	bic.w	r2, r2, #1
 8005794:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	68b9      	ldr	r1, [r7, #8]
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f9c7 	bl	8005b30 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d008      	beq.n	80057bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f042 020e 	orr.w	r2, r2, #14
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	e00f      	b.n	80057dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 0204 	bic.w	r2, r2, #4
 80057ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 020a 	orr.w	r2, r2, #10
 80057da:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d007      	beq.n	80057fa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057f8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800580c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005810:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f042 0201 	orr.w	r2, r2, #1
 8005820:	601a      	str	r2, [r3, #0]
 8005822:	e005      	b.n	8005830 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800582c:	2302      	movs	r3, #2
 800582e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005830:	7dfb      	ldrb	r3, [r7, #23]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}

0800583a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800583a:	b480      	push	{r7}
 800583c:	b085      	sub	sp, #20
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d005      	beq.n	800585e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2204      	movs	r2, #4
 8005856:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	73fb      	strb	r3, [r7, #15]
 800585c:	e037      	b.n	80058ce <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f022 020e 	bic.w	r2, r2, #14
 800586c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005878:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800587c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0201 	bic.w	r2, r2, #1
 800588c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005892:	f003 021f 	and.w	r2, r3, #31
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	2101      	movs	r1, #1
 800589c:	fa01 f202 	lsl.w	r2, r1, r2
 80058a0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058aa:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00c      	beq.n	80058ce <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058c2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80058cc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80058de:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3714      	adds	r7, #20
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058f4:	2300      	movs	r3, #0
 80058f6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b02      	cmp	r3, #2
 8005902:	d00d      	beq.n	8005920 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2204      	movs	r2, #4
 8005908:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	73fb      	strb	r3, [r7, #15]
 800591e:	e047      	b.n	80059b0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 020e 	bic.w	r2, r2, #14
 800592e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0201 	bic.w	r2, r2, #1
 800593e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800594a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800594e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005954:	f003 021f 	and.w	r2, r3, #31
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595c:	2101      	movs	r1, #1
 800595e:	fa01 f202 	lsl.w	r2, r1, r2
 8005962:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800596c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00c      	beq.n	8005990 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005980:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005984:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800598e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	4798      	blx	r3
    }
  }
  return status;
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b084      	sub	sp, #16
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059d6:	f003 031f 	and.w	r3, r3, #31
 80059da:	2204      	movs	r2, #4
 80059dc:	409a      	lsls	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	4013      	ands	r3, r2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d026      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x7a>
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d021      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d107      	bne.n	8005a0e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 0204 	bic.w	r2, r2, #4
 8005a0c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a12:	f003 021f 	and.w	r2, r3, #31
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1a:	2104      	movs	r1, #4
 8005a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a20:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d071      	beq.n	8005b0e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005a32:	e06c      	b.n	8005b0e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a38:	f003 031f 	and.w	r3, r3, #31
 8005a3c:	2202      	movs	r2, #2
 8005a3e:	409a      	lsls	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4013      	ands	r3, r2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d02e      	beq.n	8005aa6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d029      	beq.n	8005aa6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0320 	and.w	r3, r3, #32
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10b      	bne.n	8005a78 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 020a 	bic.w	r2, r2, #10
 8005a6e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a7c:	f003 021f 	and.w	r2, r3, #31
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a84:	2102      	movs	r1, #2
 8005a86:	fa01 f202 	lsl.w	r2, r1, r2
 8005a8a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d038      	beq.n	8005b0e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005aa4:	e033      	b.n	8005b0e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aaa:	f003 031f 	and.w	r3, r3, #31
 8005aae:	2208      	movs	r2, #8
 8005ab0:	409a      	lsls	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d02a      	beq.n	8005b10 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f003 0308 	and.w	r3, r3, #8
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d025      	beq.n	8005b10 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 020e 	bic.w	r2, r2, #14
 8005ad2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad8:	f003 021f 	and.w	r2, r3, #31
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ae6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d004      	beq.n	8005b10 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005b0e:	bf00      	nop
 8005b10:	bf00      	nop
}
 8005b12:	3710      	adds	r7, #16
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
 8005b3c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b46:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d004      	beq.n	8005b5a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b58:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5e:	f003 021f 	and.w	r2, r3, #31
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b66:	2101      	movs	r1, #1
 8005b68:	fa01 f202 	lsl.w	r2, r1, r2
 8005b6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	2b10      	cmp	r3, #16
 8005b7c:	d108      	bne.n	8005b90 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005b8e:	e007      	b.n	8005ba0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	60da      	str	r2, [r3, #12]
}
 8005ba0:	bf00      	nop
 8005ba2:	3714      	adds	r7, #20
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b087      	sub	sp, #28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	461a      	mov	r2, r3
 8005bba:	4b16      	ldr	r3, [pc, #88]	@ (8005c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d802      	bhi.n	8005bc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005bc0:	4b15      	ldr	r3, [pc, #84]	@ (8005c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	e001      	b.n	8005bca <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005bc6:	4b15      	ldr	r3, [pc, #84]	@ (8005c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005bc8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	3b08      	subs	r3, #8
 8005bd6:	4a12      	ldr	r2, [pc, #72]	@ (8005c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bdc:	091b      	lsrs	r3, r3, #4
 8005bde:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be4:	089b      	lsrs	r3, r3, #2
 8005be6:	009a      	lsls	r2, r3, #2
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	4413      	add	r3, r2
 8005bec:	461a      	mov	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8005c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005bf6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f003 031f 	and.w	r3, r3, #31
 8005bfe:	2201      	movs	r2, #1
 8005c00:	409a      	lsls	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c06:	bf00      	nop
 8005c08:	371c      	adds	r7, #28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40020407 	.word	0x40020407
 8005c18:	40020800 	.word	0x40020800
 8005c1c:	40020820 	.word	0x40020820
 8005c20:	cccccccd 	.word	0xcccccccd
 8005c24:	40020880 	.word	0x40020880

08005c28 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005c3c:	4413      	add	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	461a      	mov	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a08      	ldr	r2, [pc, #32]	@ (8005c6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005c4a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	f003 031f 	and.w	r3, r3, #31
 8005c54:	2201      	movs	r2, #1
 8005c56:	409a      	lsls	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005c5c:	bf00      	nop
 8005c5e:	3714      	adds	r7, #20
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	1000823f 	.word	0x1000823f
 8005c6c:	40020940 	.word	0x40020940

08005c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b087      	sub	sp, #28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c7e:	e15a      	b.n	8005f36 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	2101      	movs	r1, #1
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	fa01 f303 	lsl.w	r3, r1, r3
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 814c 	beq.w	8005f30 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f003 0303 	and.w	r3, r3, #3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d005      	beq.n	8005cb0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005cac:	2b02      	cmp	r3, #2
 8005cae:	d130      	bne.n	8005d12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	2203      	movs	r2, #3
 8005cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc0:	43db      	mvns	r3, r3
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	005b      	lsls	r3, r3, #1
 8005cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	fa02 f303 	lsl.w	r3, r2, r3
 8005cee:	43db      	mvns	r3, r3
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	091b      	lsrs	r3, r3, #4
 8005cfc:	f003 0201 	and.w	r2, r3, #1
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	fa02 f303 	lsl.w	r3, r2, r3
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f003 0303 	and.w	r3, r3, #3
 8005d1a:	2b03      	cmp	r3, #3
 8005d1c:	d017      	beq.n	8005d4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	2203      	movs	r2, #3
 8005d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2e:	43db      	mvns	r3, r3
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4013      	ands	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	689a      	ldr	r2, [r3, #8]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	005b      	lsls	r3, r3, #1
 8005d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d123      	bne.n	8005da2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	08da      	lsrs	r2, r3, #3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	3208      	adds	r2, #8
 8005d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f003 0307 	and.w	r3, r3, #7
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	220f      	movs	r2, #15
 8005d72:	fa02 f303 	lsl.w	r3, r2, r3
 8005d76:	43db      	mvns	r3, r3
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	691a      	ldr	r2, [r3, #16]
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	08da      	lsrs	r2, r3, #3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3208      	adds	r2, #8
 8005d9c:	6939      	ldr	r1, [r7, #16]
 8005d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	005b      	lsls	r3, r3, #1
 8005dac:	2203      	movs	r2, #3
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	43db      	mvns	r3, r3
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	4013      	ands	r3, r2
 8005db8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f003 0203 	and.w	r2, r3, #3
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f000 80a6 	beq.w	8005f30 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005de4:	4b5b      	ldr	r3, [pc, #364]	@ (8005f54 <HAL_GPIO_Init+0x2e4>)
 8005de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005de8:	4a5a      	ldr	r2, [pc, #360]	@ (8005f54 <HAL_GPIO_Init+0x2e4>)
 8005dea:	f043 0301 	orr.w	r3, r3, #1
 8005dee:	6613      	str	r3, [r2, #96]	@ 0x60
 8005df0:	4b58      	ldr	r3, [pc, #352]	@ (8005f54 <HAL_GPIO_Init+0x2e4>)
 8005df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	60bb      	str	r3, [r7, #8]
 8005dfa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005dfc:	4a56      	ldr	r2, [pc, #344]	@ (8005f58 <HAL_GPIO_Init+0x2e8>)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	089b      	lsrs	r3, r3, #2
 8005e02:	3302      	adds	r3, #2
 8005e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f003 0303 	and.w	r3, r3, #3
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	220f      	movs	r2, #15
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005e26:	d01f      	beq.n	8005e68 <HAL_GPIO_Init+0x1f8>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8005f5c <HAL_GPIO_Init+0x2ec>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d019      	beq.n	8005e64 <HAL_GPIO_Init+0x1f4>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a4b      	ldr	r2, [pc, #300]	@ (8005f60 <HAL_GPIO_Init+0x2f0>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d013      	beq.n	8005e60 <HAL_GPIO_Init+0x1f0>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a4a      	ldr	r2, [pc, #296]	@ (8005f64 <HAL_GPIO_Init+0x2f4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00d      	beq.n	8005e5c <HAL_GPIO_Init+0x1ec>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a49      	ldr	r2, [pc, #292]	@ (8005f68 <HAL_GPIO_Init+0x2f8>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d007      	beq.n	8005e58 <HAL_GPIO_Init+0x1e8>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a48      	ldr	r2, [pc, #288]	@ (8005f6c <HAL_GPIO_Init+0x2fc>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d101      	bne.n	8005e54 <HAL_GPIO_Init+0x1e4>
 8005e50:	2305      	movs	r3, #5
 8005e52:	e00a      	b.n	8005e6a <HAL_GPIO_Init+0x1fa>
 8005e54:	2306      	movs	r3, #6
 8005e56:	e008      	b.n	8005e6a <HAL_GPIO_Init+0x1fa>
 8005e58:	2304      	movs	r3, #4
 8005e5a:	e006      	b.n	8005e6a <HAL_GPIO_Init+0x1fa>
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e004      	b.n	8005e6a <HAL_GPIO_Init+0x1fa>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e002      	b.n	8005e6a <HAL_GPIO_Init+0x1fa>
 8005e64:	2301      	movs	r3, #1
 8005e66:	e000      	b.n	8005e6a <HAL_GPIO_Init+0x1fa>
 8005e68:	2300      	movs	r3, #0
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	f002 0203 	and.w	r2, r2, #3
 8005e70:	0092      	lsls	r2, r2, #2
 8005e72:	4093      	lsls	r3, r2
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e7a:	4937      	ldr	r1, [pc, #220]	@ (8005f58 <HAL_GPIO_Init+0x2e8>)
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	089b      	lsrs	r3, r3, #2
 8005e80:	3302      	adds	r3, #2
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005e88:	4b39      	ldr	r3, [pc, #228]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	43db      	mvns	r3, r3
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	4013      	ands	r3, r2
 8005e96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d003      	beq.n	8005eac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005ea4:	693a      	ldr	r2, [r7, #16]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005eac:	4a30      	ldr	r2, [pc, #192]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ed6:	4a26      	ldr	r2, [pc, #152]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005edc:	4b24      	ldr	r3, [pc, #144]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	43db      	mvns	r3, r3
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d003      	beq.n	8005f00 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005f00:	4a1b      	ldr	r2, [pc, #108]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005f06:	4b1a      	ldr	r3, [pc, #104]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	43db      	mvns	r3, r3
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4013      	ands	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005f2a:	4a11      	ldr	r2, [pc, #68]	@ (8005f70 <HAL_GPIO_Init+0x300>)
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	3301      	adds	r3, #1
 8005f34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f47f ae9d 	bne.w	8005c80 <HAL_GPIO_Init+0x10>
  }
}
 8005f46:	bf00      	nop
 8005f48:	bf00      	nop
 8005f4a:	371c      	adds	r7, #28
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	40021000 	.word	0x40021000
 8005f58:	40010000 	.word	0x40010000
 8005f5c:	48000400 	.word	0x48000400
 8005f60:	48000800 	.word	0x48000800
 8005f64:	48000c00 	.word	0x48000c00
 8005f68:	48001000 	.word	0x48001000
 8005f6c:	48001400 	.word	0x48001400
 8005f70:	40010400 	.word	0x40010400

08005f74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691a      	ldr	r2, [r3, #16]
 8005f84:	887b      	ldrh	r3, [r7, #2]
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d002      	beq.n	8005f92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	73fb      	strb	r3, [r7, #15]
 8005f90:	e001      	b.n	8005f96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f92:	2300      	movs	r3, #0
 8005f94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3714      	adds	r7, #20
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	460b      	mov	r3, r1
 8005fae:	807b      	strh	r3, [r7, #2]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005fb4:	787b      	ldrb	r3, [r7, #1]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fba:	887a      	ldrh	r2, [r7, #2]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005fc0:	e002      	b.n	8005fc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005fc2:	887a      	ldrh	r2, [r7, #2]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	4603      	mov	r3, r0
 8005fdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fde:	4b08      	ldr	r3, [pc, #32]	@ (8006000 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fe0:	695a      	ldr	r2, [r3, #20]
 8005fe2:	88fb      	ldrh	r3, [r7, #6]
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d006      	beq.n	8005ff8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fea:	4a05      	ldr	r2, [pc, #20]	@ (8006000 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fec:	88fb      	ldrh	r3, [r7, #6]
 8005fee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ff0:	88fb      	ldrh	r3, [r7, #6]
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fc f82e 	bl	8002054 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ff8:	bf00      	nop
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	40010400 	.word	0x40010400

08006004 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d101      	bne.n	8006016 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e08d      	b.n	8006132 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fb fe4a 	bl	8001cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2224      	movs	r2, #36	@ 0x24
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f022 0201 	bic.w	r2, r2, #1
 8006046:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006054:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689a      	ldr	r2, [r3, #8]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006064:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d107      	bne.n	800607e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	689a      	ldr	r2, [r3, #8]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800607a:	609a      	str	r2, [r3, #8]
 800607c:	e006      	b.n	800608c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689a      	ldr	r2, [r3, #8]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800608a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	2b02      	cmp	r3, #2
 8006092:	d108      	bne.n	80060a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060a2:	605a      	str	r2, [r3, #4]
 80060a4:	e007      	b.n	80060b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6812      	ldr	r2, [r2, #0]
 80060c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80060c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	691a      	ldr	r2, [r3, #16]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	430a      	orrs	r2, r1
 80060f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	69d9      	ldr	r1, [r3, #28]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a1a      	ldr	r2, [r3, #32]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0201 	orr.w	r2, r2, #1
 8006112:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2220      	movs	r2, #32
 800611e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
	...

0800613c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b088      	sub	sp, #32
 8006140:	af02      	add	r7, sp, #8
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	607a      	str	r2, [r7, #4]
 8006146:	461a      	mov	r2, r3
 8006148:	460b      	mov	r3, r1
 800614a:	817b      	strh	r3, [r7, #10]
 800614c:	4613      	mov	r3, r2
 800614e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006156:	b2db      	uxtb	r3, r3
 8006158:	2b20      	cmp	r3, #32
 800615a:	f040 80fd 	bne.w	8006358 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006164:	2b01      	cmp	r3, #1
 8006166:	d101      	bne.n	800616c <HAL_I2C_Master_Transmit+0x30>
 8006168:	2302      	movs	r3, #2
 800616a:	e0f6      	b.n	800635a <HAL_I2C_Master_Transmit+0x21e>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006174:	f7fd fef2 	bl	8003f5c <HAL_GetTick>
 8006178:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	2319      	movs	r3, #25
 8006180:	2201      	movs	r2, #1
 8006182:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f000 f914 	bl	80063b4 <I2C_WaitOnFlagUntilTimeout>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d001      	beq.n	8006196 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e0e1      	b.n	800635a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2221      	movs	r2, #33	@ 0x21
 800619a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2210      	movs	r2, #16
 80061a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	893a      	ldrh	r2, [r7, #8]
 80061b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2bff      	cmp	r3, #255	@ 0xff
 80061c6:	d906      	bls.n	80061d6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	22ff      	movs	r2, #255	@ 0xff
 80061cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80061ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	e007      	b.n	80061e6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061da:	b29a      	uxth	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80061e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061e4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d024      	beq.n	8006238 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f2:	781a      	ldrb	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fe:	1c5a      	adds	r2, r3, #1
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006208:	b29b      	uxth	r3, r3
 800620a:	3b01      	subs	r3, #1
 800620c:	b29a      	uxth	r2, r3
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006222:	b2db      	uxtb	r3, r3
 8006224:	3301      	adds	r3, #1
 8006226:	b2da      	uxtb	r2, r3
 8006228:	8979      	ldrh	r1, [r7, #10]
 800622a:	4b4e      	ldr	r3, [pc, #312]	@ (8006364 <HAL_I2C_Master_Transmit+0x228>)
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f000 fa83 	bl	800673c <I2C_TransferConfig>
 8006236:	e066      	b.n	8006306 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800623c:	b2da      	uxtb	r2, r3
 800623e:	8979      	ldrh	r1, [r7, #10]
 8006240:	4b48      	ldr	r3, [pc, #288]	@ (8006364 <HAL_I2C_Master_Transmit+0x228>)
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 fa78 	bl	800673c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800624c:	e05b      	b.n	8006306 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	6a39      	ldr	r1, [r7, #32]
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 f907 	bl	8006466 <I2C_WaitOnTXISFlagUntilTimeout>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d001      	beq.n	8006262 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e07b      	b.n	800635a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006266:	781a      	ldrb	r2, [r3, #0]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627c:	b29b      	uxth	r3, r3
 800627e:	3b01      	subs	r3, #1
 8006280:	b29a      	uxth	r2, r3
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800628a:	3b01      	subs	r3, #1
 800628c:	b29a      	uxth	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d034      	beq.n	8006306 <HAL_I2C_Master_Transmit+0x1ca>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d130      	bne.n	8006306 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	2200      	movs	r2, #0
 80062ac:	2180      	movs	r1, #128	@ 0x80
 80062ae:	68f8      	ldr	r0, [r7, #12]
 80062b0:	f000 f880 	bl	80063b4 <I2C_WaitOnFlagUntilTimeout>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e04d      	b.n	800635a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	2bff      	cmp	r3, #255	@ 0xff
 80062c6:	d90e      	bls.n	80062e6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	22ff      	movs	r2, #255	@ 0xff
 80062cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062d2:	b2da      	uxtb	r2, r3
 80062d4:	8979      	ldrh	r1, [r7, #10]
 80062d6:	2300      	movs	r3, #0
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 fa2c 	bl	800673c <I2C_TransferConfig>
 80062e4:	e00f      	b.n	8006306 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	8979      	ldrh	r1, [r7, #10]
 80062f8:	2300      	movs	r3, #0
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 fa1b 	bl	800673c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630a:	b29b      	uxth	r3, r3
 800630c:	2b00      	cmp	r3, #0
 800630e:	d19e      	bne.n	800624e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	6a39      	ldr	r1, [r7, #32]
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f000 f8ed 	bl	80064f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d001      	beq.n	8006324 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e01a      	b.n	800635a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2220      	movs	r2, #32
 800632a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6859      	ldr	r1, [r3, #4]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	4b0c      	ldr	r3, [pc, #48]	@ (8006368 <HAL_I2C_Master_Transmit+0x22c>)
 8006338:	400b      	ands	r3, r1
 800633a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006354:	2300      	movs	r3, #0
 8006356:	e000      	b.n	800635a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006358:	2302      	movs	r3, #2
  }
}
 800635a:	4618      	mov	r0, r3
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	80002000 	.word	0x80002000
 8006368:	fe00e800 	.word	0xfe00e800

0800636c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b02      	cmp	r3, #2
 8006380:	d103      	bne.n	800638a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2200      	movs	r2, #0
 8006388:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	2b01      	cmp	r3, #1
 8006396:	d007      	beq.n	80063a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699a      	ldr	r2, [r3, #24]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f042 0201 	orr.w	r2, r2, #1
 80063a6:	619a      	str	r2, [r3, #24]
  }
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	603b      	str	r3, [r7, #0]
 80063c0:	4613      	mov	r3, r2
 80063c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063c4:	e03b      	b.n	800643e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	6839      	ldr	r1, [r7, #0]
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f000 f8d6 	bl	800657c <I2C_IsErrorOccurred>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e041      	b.n	800645e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e0:	d02d      	beq.n	800643e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063e2:	f7fd fdbb 	bl	8003f5c <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d302      	bcc.n	80063f8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d122      	bne.n	800643e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	699a      	ldr	r2, [r3, #24]
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	4013      	ands	r3, r2
 8006402:	68ba      	ldr	r2, [r7, #8]
 8006404:	429a      	cmp	r2, r3
 8006406:	bf0c      	ite	eq
 8006408:	2301      	moveq	r3, #1
 800640a:	2300      	movne	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	461a      	mov	r2, r3
 8006410:	79fb      	ldrb	r3, [r7, #7]
 8006412:	429a      	cmp	r2, r3
 8006414:	d113      	bne.n	800643e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800641a:	f043 0220 	orr.w	r2, r3, #32
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2220      	movs	r2, #32
 8006426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e00f      	b.n	800645e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699a      	ldr	r2, [r3, #24]
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	4013      	ands	r3, r2
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	429a      	cmp	r2, r3
 800644c:	bf0c      	ite	eq
 800644e:	2301      	moveq	r3, #1
 8006450:	2300      	movne	r3, #0
 8006452:	b2db      	uxtb	r3, r3
 8006454:	461a      	mov	r2, r3
 8006456:	79fb      	ldrb	r3, [r7, #7]
 8006458:	429a      	cmp	r2, r3
 800645a:	d0b4      	beq.n	80063c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b084      	sub	sp, #16
 800646a:	af00      	add	r7, sp, #0
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006472:	e033      	b.n	80064dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	68b9      	ldr	r1, [r7, #8]
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 f87f 	bl	800657c <I2C_IsErrorOccurred>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e031      	b.n	80064ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800648e:	d025      	beq.n	80064dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006490:	f7fd fd64 	bl	8003f5c <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	429a      	cmp	r2, r3
 800649e:	d302      	bcc.n	80064a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d11a      	bne.n	80064dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d013      	beq.n	80064dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b8:	f043 0220 	orr.w	r2, r3, #32
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e007      	b.n	80064ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d1c4      	bne.n	8006474 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006500:	e02f      	b.n	8006562 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	68b9      	ldr	r1, [r7, #8]
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 f838 	bl	800657c <I2C_IsErrorOccurred>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d001      	beq.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e02d      	b.n	8006572 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006516:	f7fd fd21 	bl	8003f5c <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	429a      	cmp	r2, r3
 8006524:	d302      	bcc.n	800652c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d11a      	bne.n	8006562 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	f003 0320 	and.w	r3, r3, #32
 8006536:	2b20      	cmp	r3, #32
 8006538:	d013      	beq.n	8006562 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653e:	f043 0220 	orr.w	r2, r3, #32
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2220      	movs	r2, #32
 800654a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e007      	b.n	8006572 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	f003 0320 	and.w	r3, r3, #32
 800656c:	2b20      	cmp	r3, #32
 800656e:	d1c8      	bne.n	8006502 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b08a      	sub	sp, #40	@ 0x28
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006588:	2300      	movs	r3, #0
 800658a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006596:	2300      	movs	r3, #0
 8006598:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	f003 0310 	and.w	r3, r3, #16
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d068      	beq.n	800667a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2210      	movs	r2, #16
 80065ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80065b0:	e049      	b.n	8006646 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b8:	d045      	beq.n	8006646 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80065ba:	f7fd fccf 	bl	8003f5c <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d302      	bcc.n	80065d0 <I2C_IsErrorOccurred+0x54>
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d13a      	bne.n	8006646 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f2:	d121      	bne.n	8006638 <I2C_IsErrorOccurred+0xbc>
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065fa:	d01d      	beq.n	8006638 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80065fc:	7cfb      	ldrb	r3, [r7, #19]
 80065fe:	2b20      	cmp	r3, #32
 8006600:	d01a      	beq.n	8006638 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006610:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006612:	f7fd fca3 	bl	8003f5c <HAL_GetTick>
 8006616:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006618:	e00e      	b.n	8006638 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800661a:	f7fd fc9f 	bl	8003f5c <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	2b19      	cmp	r3, #25
 8006626:	d907      	bls.n	8006638 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006628:	6a3b      	ldr	r3, [r7, #32]
 800662a:	f043 0320 	orr.w	r3, r3, #32
 800662e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006636:	e006      	b.n	8006646 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	699b      	ldr	r3, [r3, #24]
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b20      	cmp	r3, #32
 8006644:	d1e9      	bne.n	800661a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	f003 0320 	and.w	r3, r3, #32
 8006650:	2b20      	cmp	r3, #32
 8006652:	d003      	beq.n	800665c <I2C_IsErrorOccurred+0xe0>
 8006654:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006658:	2b00      	cmp	r3, #0
 800665a:	d0aa      	beq.n	80065b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800665c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006660:	2b00      	cmp	r3, #0
 8006662:	d103      	bne.n	800666c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2220      	movs	r2, #32
 800666a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	f043 0304 	orr.w	r3, r3, #4
 8006672:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	f043 0301 	orr.w	r3, r3, #1
 8006692:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800669c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00b      	beq.n	80066c6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80066ae:	6a3b      	ldr	r3, [r7, #32]
 80066b0:	f043 0308 	orr.w	r3, r3, #8
 80066b4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80066be:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00b      	beq.n	80066e8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80066d0:	6a3b      	ldr	r3, [r7, #32]
 80066d2:	f043 0302 	orr.w	r3, r3, #2
 80066d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80066e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d01c      	beq.n	800672a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f7ff fe3b 	bl	800636c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	6859      	ldr	r1, [r3, #4]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	4b0d      	ldr	r3, [pc, #52]	@ (8006738 <I2C_IsErrorOccurred+0x1bc>)
 8006702:	400b      	ands	r3, r1
 8006704:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800670a:	6a3b      	ldr	r3, [r7, #32]
 800670c:	431a      	orrs	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2220      	movs	r2, #32
 8006716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800672a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800672e:	4618      	mov	r0, r3
 8006730:	3728      	adds	r7, #40	@ 0x28
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	fe00e800 	.word	0xfe00e800

0800673c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800673c:	b480      	push	{r7}
 800673e:	b087      	sub	sp, #28
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	607b      	str	r3, [r7, #4]
 8006746:	460b      	mov	r3, r1
 8006748:	817b      	strh	r3, [r7, #10]
 800674a:	4613      	mov	r3, r2
 800674c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800674e:	897b      	ldrh	r3, [r7, #10]
 8006750:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006754:	7a7b      	ldrb	r3, [r7, #9]
 8006756:	041b      	lsls	r3, r3, #16
 8006758:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800675c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006762:	6a3b      	ldr	r3, [r7, #32]
 8006764:	4313      	orrs	r3, r2
 8006766:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800676a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	6a3b      	ldr	r3, [r7, #32]
 8006774:	0d5b      	lsrs	r3, r3, #21
 8006776:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800677a:	4b08      	ldr	r3, [pc, #32]	@ (800679c <I2C_TransferConfig+0x60>)
 800677c:	430b      	orrs	r3, r1
 800677e:	43db      	mvns	r3, r3
 8006780:	ea02 0103 	and.w	r1, r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	430a      	orrs	r2, r1
 800678c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800678e:	bf00      	nop
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	03ff63ff 	.word	0x03ff63ff

080067a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	d138      	bne.n	8006828 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d101      	bne.n	80067c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80067c0:	2302      	movs	r3, #2
 80067c2:	e032      	b.n	800682a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2224      	movs	r2, #36	@ 0x24
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f022 0201 	bic.w	r2, r2, #1
 80067e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6819      	ldr	r1, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	430a      	orrs	r2, r1
 8006802:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f042 0201 	orr.w	r2, r2, #1
 8006812:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2220      	movs	r2, #32
 8006818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006824:	2300      	movs	r3, #0
 8006826:	e000      	b.n	800682a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006828:	2302      	movs	r3, #2
  }
}
 800682a:	4618      	mov	r0, r3
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006836:	b480      	push	{r7}
 8006838:	b085      	sub	sp, #20
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006846:	b2db      	uxtb	r3, r3
 8006848:	2b20      	cmp	r3, #32
 800684a:	d139      	bne.n	80068c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006852:	2b01      	cmp	r3, #1
 8006854:	d101      	bne.n	800685a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006856:	2302      	movs	r3, #2
 8006858:	e033      	b.n	80068c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2224      	movs	r2, #36	@ 0x24
 8006866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 0201 	bic.w	r2, r2, #1
 8006878:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006888:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	4313      	orrs	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f042 0201 	orr.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2220      	movs	r2, #32
 80068b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068bc:	2300      	movs	r3, #0
 80068be:	e000      	b.n	80068c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80068c0:	2302      	movs	r3, #2
  }
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3714      	adds	r7, #20
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d141      	bne.n	8006962 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80068de:	4b4b      	ldr	r3, [pc, #300]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80068e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068ea:	d131      	bne.n	8006950 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80068ec:	4b47      	ldr	r3, [pc, #284]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068f2:	4a46      	ldr	r2, [pc, #280]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80068fc:	4b43      	ldr	r3, [pc, #268]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006904:	4a41      	ldr	r2, [pc, #260]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006906:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800690a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800690c:	4b40      	ldr	r3, [pc, #256]	@ (8006a10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2232      	movs	r2, #50	@ 0x32
 8006912:	fb02 f303 	mul.w	r3, r2, r3
 8006916:	4a3f      	ldr	r2, [pc, #252]	@ (8006a14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006918:	fba2 2303 	umull	r2, r3, r2, r3
 800691c:	0c9b      	lsrs	r3, r3, #18
 800691e:	3301      	adds	r3, #1
 8006920:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006922:	e002      	b.n	800692a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	3b01      	subs	r3, #1
 8006928:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800692a:	4b38      	ldr	r3, [pc, #224]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006936:	d102      	bne.n	800693e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1f2      	bne.n	8006924 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800693e:	4b33      	ldr	r3, [pc, #204]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800694a:	d158      	bne.n	80069fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e057      	b.n	8006a00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006950:	4b2e      	ldr	r3, [pc, #184]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006956:	4a2d      	ldr	r2, [pc, #180]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800695c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006960:	e04d      	b.n	80069fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d141      	bne.n	80069ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800696a:	4b28      	ldr	r3, [pc, #160]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006972:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006976:	d131      	bne.n	80069dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006978:	4b24      	ldr	r3, [pc, #144]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800697a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800697e:	4a23      	ldr	r2, [pc, #140]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006984:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006988:	4b20      	ldr	r3, [pc, #128]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006990:	4a1e      	ldr	r2, [pc, #120]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006992:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006996:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006998:	4b1d      	ldr	r3, [pc, #116]	@ (8006a10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2232      	movs	r2, #50	@ 0x32
 800699e:	fb02 f303 	mul.w	r3, r2, r3
 80069a2:	4a1c      	ldr	r2, [pc, #112]	@ (8006a14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80069a4:	fba2 2303 	umull	r2, r3, r2, r3
 80069a8:	0c9b      	lsrs	r3, r3, #18
 80069aa:	3301      	adds	r3, #1
 80069ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069ae:	e002      	b.n	80069b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	3b01      	subs	r3, #1
 80069b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069b6:	4b15      	ldr	r3, [pc, #84]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069c2:	d102      	bne.n	80069ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d1f2      	bne.n	80069b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069ca:	4b10      	ldr	r3, [pc, #64]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069d6:	d112      	bne.n	80069fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e011      	b.n	8006a00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80069dc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e2:	4a0a      	ldr	r2, [pc, #40]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80069ec:	e007      	b.n	80069fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80069ee:	4b07      	ldr	r3, [pc, #28]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80069f6:	4a05      	ldr	r2, [pc, #20]	@ (8006a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	40007000 	.word	0x40007000
 8006a10:	20000008 	.word	0x20000008
 8006a14:	431bde83 	.word	0x431bde83

08006a18 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	4a04      	ldr	r2, [pc, #16]	@ (8006a34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006a22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a26:	6093      	str	r3, [r2, #8]
}
 8006a28:	bf00      	nop
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40007000 	.word	0x40007000

08006a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b088      	sub	sp, #32
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e2fe      	b.n	8007048 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d075      	beq.n	8006b42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a56:	4b97      	ldr	r3, [pc, #604]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f003 030c 	and.w	r3, r3, #12
 8006a5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a60:	4b94      	ldr	r3, [pc, #592]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f003 0303 	and.w	r3, r3, #3
 8006a68:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	2b0c      	cmp	r3, #12
 8006a6e:	d102      	bne.n	8006a76 <HAL_RCC_OscConfig+0x3e>
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2b03      	cmp	r3, #3
 8006a74:	d002      	beq.n	8006a7c <HAL_RCC_OscConfig+0x44>
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d10b      	bne.n	8006a94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a7c:	4b8d      	ldr	r3, [pc, #564]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d05b      	beq.n	8006b40 <HAL_RCC_OscConfig+0x108>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d157      	bne.n	8006b40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e2d9      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a9c:	d106      	bne.n	8006aac <HAL_RCC_OscConfig+0x74>
 8006a9e:	4b85      	ldr	r3, [pc, #532]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a84      	ldr	r2, [pc, #528]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aa8:	6013      	str	r3, [r2, #0]
 8006aaa:	e01d      	b.n	8006ae8 <HAL_RCC_OscConfig+0xb0>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ab4:	d10c      	bne.n	8006ad0 <HAL_RCC_OscConfig+0x98>
 8006ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a7e      	ldr	r2, [pc, #504]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ac0:	6013      	str	r3, [r2, #0]
 8006ac2:	4b7c      	ldr	r3, [pc, #496]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a7b      	ldr	r2, [pc, #492]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006acc:	6013      	str	r3, [r2, #0]
 8006ace:	e00b      	b.n	8006ae8 <HAL_RCC_OscConfig+0xb0>
 8006ad0:	4b78      	ldr	r3, [pc, #480]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a77      	ldr	r2, [pc, #476]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ada:	6013      	str	r3, [r2, #0]
 8006adc:	4b75      	ldr	r3, [pc, #468]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a74      	ldr	r2, [pc, #464]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d013      	beq.n	8006b18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006af0:	f7fd fa34 	bl	8003f5c <HAL_GetTick>
 8006af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006af6:	e008      	b.n	8006b0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006af8:	f7fd fa30 	bl	8003f5c <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	2b64      	cmp	r3, #100	@ 0x64
 8006b04:	d901      	bls.n	8006b0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e29e      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b0a:	4b6a      	ldr	r3, [pc, #424]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0f0      	beq.n	8006af8 <HAL_RCC_OscConfig+0xc0>
 8006b16:	e014      	b.n	8006b42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b18:	f7fd fa20 	bl	8003f5c <HAL_GetTick>
 8006b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b1e:	e008      	b.n	8006b32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b20:	f7fd fa1c 	bl	8003f5c <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	2b64      	cmp	r3, #100	@ 0x64
 8006b2c:	d901      	bls.n	8006b32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e28a      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b32:	4b60      	ldr	r3, [pc, #384]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1f0      	bne.n	8006b20 <HAL_RCC_OscConfig+0xe8>
 8006b3e:	e000      	b.n	8006b42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d075      	beq.n	8006c3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b4e:	4b59      	ldr	r3, [pc, #356]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 030c 	and.w	r3, r3, #12
 8006b56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b58:	4b56      	ldr	r3, [pc, #344]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	f003 0303 	and.w	r3, r3, #3
 8006b60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	2b0c      	cmp	r3, #12
 8006b66:	d102      	bne.n	8006b6e <HAL_RCC_OscConfig+0x136>
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d002      	beq.n	8006b74 <HAL_RCC_OscConfig+0x13c>
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	2b04      	cmp	r3, #4
 8006b72:	d11f      	bne.n	8006bb4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b74:	4b4f      	ldr	r3, [pc, #316]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d005      	beq.n	8006b8c <HAL_RCC_OscConfig+0x154>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e25d      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b8c:	4b49      	ldr	r3, [pc, #292]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	061b      	lsls	r3, r3, #24
 8006b9a:	4946      	ldr	r1, [pc, #280]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006ba0:	4b45      	ldr	r3, [pc, #276]	@ (8006cb8 <HAL_RCC_OscConfig+0x280>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7fb fd87 	bl	80026b8 <HAL_InitTick>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d043      	beq.n	8006c38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e249      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d023      	beq.n	8006c04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bbc:	4b3d      	ldr	r3, [pc, #244]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a3c      	ldr	r2, [pc, #240]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bc8:	f7fd f9c8 	bl	8003f5c <HAL_GetTick>
 8006bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bce:	e008      	b.n	8006be2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bd0:	f7fd f9c4 	bl	8003f5c <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	2b02      	cmp	r3, #2
 8006bdc:	d901      	bls.n	8006be2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e232      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006be2:	4b34      	ldr	r3, [pc, #208]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d0f0      	beq.n	8006bd0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bee:	4b31      	ldr	r3, [pc, #196]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	061b      	lsls	r3, r3, #24
 8006bfc:	492d      	ldr	r1, [pc, #180]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	604b      	str	r3, [r1, #4]
 8006c02:	e01a      	b.n	8006c3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c04:	4b2b      	ldr	r3, [pc, #172]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a2a      	ldr	r2, [pc, #168]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c10:	f7fd f9a4 	bl	8003f5c <HAL_GetTick>
 8006c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c16:	e008      	b.n	8006c2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c18:	f7fd f9a0 	bl	8003f5c <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e20e      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c2a:	4b22      	ldr	r3, [pc, #136]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1f0      	bne.n	8006c18 <HAL_RCC_OscConfig+0x1e0>
 8006c36:	e000      	b.n	8006c3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 0308 	and.w	r3, r3, #8
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d041      	beq.n	8006cca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d01c      	beq.n	8006c88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c4e:	4b19      	ldr	r3, [pc, #100]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c54:	4a17      	ldr	r2, [pc, #92]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c56:	f043 0301 	orr.w	r3, r3, #1
 8006c5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c5e:	f7fd f97d 	bl	8003f5c <HAL_GetTick>
 8006c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c64:	e008      	b.n	8006c78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c66:	f7fd f979 	bl	8003f5c <HAL_GetTick>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	1ad3      	subs	r3, r2, r3
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d901      	bls.n	8006c78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e1e7      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c78:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d0ef      	beq.n	8006c66 <HAL_RCC_OscConfig+0x22e>
 8006c86:	e020      	b.n	8006cca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c88:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c8e:	4a09      	ldr	r2, [pc, #36]	@ (8006cb4 <HAL_RCC_OscConfig+0x27c>)
 8006c90:	f023 0301 	bic.w	r3, r3, #1
 8006c94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c98:	f7fd f960 	bl	8003f5c <HAL_GetTick>
 8006c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c9e:	e00d      	b.n	8006cbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ca0:	f7fd f95c 	bl	8003f5c <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d906      	bls.n	8006cbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e1ca      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
 8006cb2:	bf00      	nop
 8006cb4:	40021000 	.word	0x40021000
 8006cb8:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006cbc:	4b8c      	ldr	r3, [pc, #560]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cc2:	f003 0302 	and.w	r3, r3, #2
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1ea      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0304 	and.w	r3, r3, #4
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 80a6 	beq.w	8006e24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006cdc:	4b84      	ldr	r3, [pc, #528]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <HAL_RCC_OscConfig+0x2b4>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e000      	b.n	8006cee <HAL_RCC_OscConfig+0x2b6>
 8006cec:	2300      	movs	r3, #0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00d      	beq.n	8006d0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cf2:	4b7f      	ldr	r3, [pc, #508]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cf6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cfe:	4b7c      	ldr	r3, [pc, #496]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d06:	60fb      	str	r3, [r7, #12]
 8006d08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d0e:	4b79      	ldr	r3, [pc, #484]	@ (8006ef4 <HAL_RCC_OscConfig+0x4bc>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d118      	bne.n	8006d4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d1a:	4b76      	ldr	r3, [pc, #472]	@ (8006ef4 <HAL_RCC_OscConfig+0x4bc>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a75      	ldr	r2, [pc, #468]	@ (8006ef4 <HAL_RCC_OscConfig+0x4bc>)
 8006d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d26:	f7fd f919 	bl	8003f5c <HAL_GetTick>
 8006d2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d2c:	e008      	b.n	8006d40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d2e:	f7fd f915 	bl	8003f5c <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d901      	bls.n	8006d40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e183      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d40:	4b6c      	ldr	r3, [pc, #432]	@ (8006ef4 <HAL_RCC_OscConfig+0x4bc>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d0f0      	beq.n	8006d2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d108      	bne.n	8006d66 <HAL_RCC_OscConfig+0x32e>
 8006d54:	4b66      	ldr	r3, [pc, #408]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d5a:	4a65      	ldr	r2, [pc, #404]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d5c:	f043 0301 	orr.w	r3, r3, #1
 8006d60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d64:	e024      	b.n	8006db0 <HAL_RCC_OscConfig+0x378>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	2b05      	cmp	r3, #5
 8006d6c:	d110      	bne.n	8006d90 <HAL_RCC_OscConfig+0x358>
 8006d6e:	4b60      	ldr	r3, [pc, #384]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d74:	4a5e      	ldr	r2, [pc, #376]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d76:	f043 0304 	orr.w	r3, r3, #4
 8006d7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d7e:	4b5c      	ldr	r3, [pc, #368]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d84:	4a5a      	ldr	r2, [pc, #360]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d86:	f043 0301 	orr.w	r3, r3, #1
 8006d8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d8e:	e00f      	b.n	8006db0 <HAL_RCC_OscConfig+0x378>
 8006d90:	4b57      	ldr	r3, [pc, #348]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d96:	4a56      	ldr	r2, [pc, #344]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006d98:	f023 0301 	bic.w	r3, r3, #1
 8006d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006da0:	4b53      	ldr	r3, [pc, #332]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da6:	4a52      	ldr	r2, [pc, #328]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006da8:	f023 0304 	bic.w	r3, r3, #4
 8006dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d016      	beq.n	8006de6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006db8:	f7fd f8d0 	bl	8003f5c <HAL_GetTick>
 8006dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dbe:	e00a      	b.n	8006dd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dc0:	f7fd f8cc 	bl	8003f5c <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e138      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dd6:	4b46      	ldr	r3, [pc, #280]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ddc:	f003 0302 	and.w	r3, r3, #2
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0ed      	beq.n	8006dc0 <HAL_RCC_OscConfig+0x388>
 8006de4:	e015      	b.n	8006e12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006de6:	f7fd f8b9 	bl	8003f5c <HAL_GetTick>
 8006dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006dec:	e00a      	b.n	8006e04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dee:	f7fd f8b5 	bl	8003f5c <HAL_GetTick>
 8006df2:	4602      	mov	r2, r0
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d901      	bls.n	8006e04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e121      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e04:	4b3a      	ldr	r3, [pc, #232]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1ed      	bne.n	8006dee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006e12:	7ffb      	ldrb	r3, [r7, #31]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d105      	bne.n	8006e24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e18:	4b35      	ldr	r3, [pc, #212]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1c:	4a34      	ldr	r2, [pc, #208]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0320 	and.w	r3, r3, #32
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d03c      	beq.n	8006eaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01c      	beq.n	8006e72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006e38:	4b2d      	ldr	r3, [pc, #180]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e3e:	4a2c      	ldr	r2, [pc, #176]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e40:	f043 0301 	orr.w	r3, r3, #1
 8006e44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e48:	f7fd f888 	bl	8003f5c <HAL_GetTick>
 8006e4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e50:	f7fd f884 	bl	8003f5c <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e0f2      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006e62:	4b23      	ldr	r3, [pc, #140]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e68:	f003 0302 	and.w	r3, r3, #2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d0ef      	beq.n	8006e50 <HAL_RCC_OscConfig+0x418>
 8006e70:	e01b      	b.n	8006eaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006e72:	4b1f      	ldr	r3, [pc, #124]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e78:	4a1d      	ldr	r2, [pc, #116]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e7a:	f023 0301 	bic.w	r3, r3, #1
 8006e7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e82:	f7fd f86b 	bl	8003f5c <HAL_GetTick>
 8006e86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006e88:	e008      	b.n	8006e9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e8a:	f7fd f867 	bl	8003f5c <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d901      	bls.n	8006e9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e0d5      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006e9c:	4b14      	ldr	r3, [pc, #80]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006e9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ea2:	f003 0302 	and.w	r3, r3, #2
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1ef      	bne.n	8006e8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f000 80c9 	beq.w	8007046 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f003 030c 	and.w	r3, r3, #12
 8006ebc:	2b0c      	cmp	r3, #12
 8006ebe:	f000 8083 	beq.w	8006fc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d15e      	bne.n	8006f88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eca:	4b09      	ldr	r3, [pc, #36]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a08      	ldr	r2, [pc, #32]	@ (8006ef0 <HAL_RCC_OscConfig+0x4b8>)
 8006ed0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed6:	f7fd f841 	bl	8003f5c <HAL_GetTick>
 8006eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006edc:	e00c      	b.n	8006ef8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ede:	f7fd f83d 	bl	8003f5c <HAL_GetTick>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d905      	bls.n	8006ef8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e0ab      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
 8006ef0:	40021000 	.word	0x40021000
 8006ef4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ef8:	4b55      	ldr	r3, [pc, #340]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1ec      	bne.n	8006ede <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f04:	4b52      	ldr	r3, [pc, #328]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f06:	68da      	ldr	r2, [r3, #12]
 8006f08:	4b52      	ldr	r3, [pc, #328]	@ (8007054 <HAL_RCC_OscConfig+0x61c>)
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	6a11      	ldr	r1, [r2, #32]
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006f14:	3a01      	subs	r2, #1
 8006f16:	0112      	lsls	r2, r2, #4
 8006f18:	4311      	orrs	r1, r2
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006f1e:	0212      	lsls	r2, r2, #8
 8006f20:	4311      	orrs	r1, r2
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006f26:	0852      	lsrs	r2, r2, #1
 8006f28:	3a01      	subs	r2, #1
 8006f2a:	0552      	lsls	r2, r2, #21
 8006f2c:	4311      	orrs	r1, r2
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006f32:	0852      	lsrs	r2, r2, #1
 8006f34:	3a01      	subs	r2, #1
 8006f36:	0652      	lsls	r2, r2, #25
 8006f38:	4311      	orrs	r1, r2
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006f3e:	06d2      	lsls	r2, r2, #27
 8006f40:	430a      	orrs	r2, r1
 8006f42:	4943      	ldr	r1, [pc, #268]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f48:	4b41      	ldr	r3, [pc, #260]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a40      	ldr	r2, [pc, #256]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f54:	4b3e      	ldr	r3, [pc, #248]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	4a3d      	ldr	r2, [pc, #244]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f60:	f7fc fffc 	bl	8003f5c <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f66:	e008      	b.n	8006f7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f68:	f7fc fff8 	bl	8003f5c <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e066      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f7a:	4b35      	ldr	r3, [pc, #212]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0f0      	beq.n	8006f68 <HAL_RCC_OscConfig+0x530>
 8006f86:	e05e      	b.n	8007046 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f88:	4b31      	ldr	r3, [pc, #196]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a30      	ldr	r2, [pc, #192]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006f8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f94:	f7fc ffe2 	bl	8003f5c <HAL_GetTick>
 8006f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f9a:	e008      	b.n	8006fae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f9c:	f7fc ffde 	bl	8003f5c <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d901      	bls.n	8006fae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e04c      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fae:	4b28      	ldr	r3, [pc, #160]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1f0      	bne.n	8006f9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006fba:	4b25      	ldr	r3, [pc, #148]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	4924      	ldr	r1, [pc, #144]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006fc0:	4b25      	ldr	r3, [pc, #148]	@ (8007058 <HAL_RCC_OscConfig+0x620>)
 8006fc2:	4013      	ands	r3, r2
 8006fc4:	60cb      	str	r3, [r1, #12]
 8006fc6:	e03e      	b.n	8007046 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d101      	bne.n	8006fd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e039      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8007050 <HAL_RCC_OscConfig+0x618>)
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	f003 0203 	and.w	r2, r3, #3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6a1b      	ldr	r3, [r3, #32]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d12c      	bne.n	8007042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d123      	bne.n	8007042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007004:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007006:	429a      	cmp	r2, r3
 8007008:	d11b      	bne.n	8007042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007014:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007016:	429a      	cmp	r2, r3
 8007018:	d113      	bne.n	8007042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007024:	085b      	lsrs	r3, r3, #1
 8007026:	3b01      	subs	r3, #1
 8007028:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800702a:	429a      	cmp	r2, r3
 800702c:	d109      	bne.n	8007042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007038:	085b      	lsrs	r3, r3, #1
 800703a:	3b01      	subs	r3, #1
 800703c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800703e:	429a      	cmp	r2, r3
 8007040:	d001      	beq.n	8007046 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e000      	b.n	8007048 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3720      	adds	r7, #32
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	40021000 	.word	0x40021000
 8007054:	019f800c 	.word	0x019f800c
 8007058:	feeefffc 	.word	0xfeeefffc

0800705c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007066:	2300      	movs	r3, #0
 8007068:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d101      	bne.n	8007074 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e11e      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007074:	4b91      	ldr	r3, [pc, #580]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 030f 	and.w	r3, r3, #15
 800707c:	683a      	ldr	r2, [r7, #0]
 800707e:	429a      	cmp	r2, r3
 8007080:	d910      	bls.n	80070a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007082:	4b8e      	ldr	r3, [pc, #568]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f023 020f 	bic.w	r2, r3, #15
 800708a:	498c      	ldr	r1, [pc, #560]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	4313      	orrs	r3, r2
 8007090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007092:	4b8a      	ldr	r3, [pc, #552]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 030f 	and.w	r3, r3, #15
 800709a:	683a      	ldr	r2, [r7, #0]
 800709c:	429a      	cmp	r2, r3
 800709e:	d001      	beq.n	80070a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e106      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d073      	beq.n	8007198 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	2b03      	cmp	r3, #3
 80070b6:	d129      	bne.n	800710c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070b8:	4b81      	ldr	r3, [pc, #516]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d101      	bne.n	80070c8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e0f4      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80070c8:	f000 f9ce 	bl	8007468 <RCC_GetSysClockFreqFromPLLSource>
 80070cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	4a7c      	ldr	r2, [pc, #496]	@ (80072c4 <HAL_RCC_ClockConfig+0x268>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d93f      	bls.n	8007156 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80070d6:	4b7a      	ldr	r3, [pc, #488]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d009      	beq.n	80070f6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d033      	beq.n	8007156 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d12f      	bne.n	8007156 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80070f6:	4b72      	ldr	r3, [pc, #456]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070fe:	4a70      	ldr	r2, [pc, #448]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007104:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007106:	2380      	movs	r3, #128	@ 0x80
 8007108:	617b      	str	r3, [r7, #20]
 800710a:	e024      	b.n	8007156 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	2b02      	cmp	r3, #2
 8007112:	d107      	bne.n	8007124 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007114:	4b6a      	ldr	r3, [pc, #424]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d109      	bne.n	8007134 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e0c6      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007124:	4b66      	ldr	r3, [pc, #408]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e0be      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007134:	f000 f8ce 	bl	80072d4 <HAL_RCC_GetSysClockFreq>
 8007138:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	4a61      	ldr	r2, [pc, #388]	@ (80072c4 <HAL_RCC_ClockConfig+0x268>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d909      	bls.n	8007156 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007142:	4b5f      	ldr	r3, [pc, #380]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800714a:	4a5d      	ldr	r2, [pc, #372]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 800714c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007150:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007152:	2380      	movs	r3, #128	@ 0x80
 8007154:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007156:	4b5a      	ldr	r3, [pc, #360]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f023 0203 	bic.w	r2, r3, #3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	4957      	ldr	r1, [pc, #348]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007164:	4313      	orrs	r3, r2
 8007166:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007168:	f7fc fef8 	bl	8003f5c <HAL_GetTick>
 800716c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800716e:	e00a      	b.n	8007186 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007170:	f7fc fef4 	bl	8003f5c <HAL_GetTick>
 8007174:	4602      	mov	r2, r0
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800717e:	4293      	cmp	r3, r2
 8007180:	d901      	bls.n	8007186 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007182:	2303      	movs	r3, #3
 8007184:	e095      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007186:	4b4e      	ldr	r3, [pc, #312]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f003 020c 	and.w	r2, r3, #12
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	429a      	cmp	r2, r3
 8007196:	d1eb      	bne.n	8007170 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0302 	and.w	r3, r3, #2
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d023      	beq.n	80071ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0304 	and.w	r3, r3, #4
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071b0:	4b43      	ldr	r3, [pc, #268]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	4a42      	ldr	r2, [pc, #264]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80071ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 0308 	and.w	r3, r3, #8
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d007      	beq.n	80071d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80071c8:	4b3d      	ldr	r3, [pc, #244]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80071d0:	4a3b      	ldr	r2, [pc, #236]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80071d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071d8:	4b39      	ldr	r3, [pc, #228]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	4936      	ldr	r1, [pc, #216]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	608b      	str	r3, [r1, #8]
 80071ea:	e008      	b.n	80071fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	2b80      	cmp	r3, #128	@ 0x80
 80071f0:	d105      	bne.n	80071fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80071f2:	4b33      	ldr	r3, [pc, #204]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	4a32      	ldr	r2, [pc, #200]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 80071f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071fe:	4b2f      	ldr	r3, [pc, #188]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 030f 	and.w	r3, r3, #15
 8007206:	683a      	ldr	r2, [r7, #0]
 8007208:	429a      	cmp	r2, r3
 800720a:	d21d      	bcs.n	8007248 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800720c:	4b2b      	ldr	r3, [pc, #172]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f023 020f 	bic.w	r2, r3, #15
 8007214:	4929      	ldr	r1, [pc, #164]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	4313      	orrs	r3, r2
 800721a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800721c:	f7fc fe9e 	bl	8003f5c <HAL_GetTick>
 8007220:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007222:	e00a      	b.n	800723a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007224:	f7fc fe9a 	bl	8003f5c <HAL_GetTick>
 8007228:	4602      	mov	r2, r0
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	1ad3      	subs	r3, r2, r3
 800722e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007232:	4293      	cmp	r3, r2
 8007234:	d901      	bls.n	800723a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e03b      	b.n	80072b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800723a:	4b20      	ldr	r3, [pc, #128]	@ (80072bc <HAL_RCC_ClockConfig+0x260>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 030f 	and.w	r3, r3, #15
 8007242:	683a      	ldr	r2, [r7, #0]
 8007244:	429a      	cmp	r2, r3
 8007246:	d1ed      	bne.n	8007224 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b00      	cmp	r3, #0
 8007252:	d008      	beq.n	8007266 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007254:	4b1a      	ldr	r3, [pc, #104]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	4917      	ldr	r1, [pc, #92]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007262:	4313      	orrs	r3, r2
 8007264:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0308 	and.w	r3, r3, #8
 800726e:	2b00      	cmp	r3, #0
 8007270:	d009      	beq.n	8007286 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007272:	4b13      	ldr	r3, [pc, #76]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	00db      	lsls	r3, r3, #3
 8007280:	490f      	ldr	r1, [pc, #60]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 8007282:	4313      	orrs	r3, r2
 8007284:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007286:	f000 f825 	bl	80072d4 <HAL_RCC_GetSysClockFreq>
 800728a:	4602      	mov	r2, r0
 800728c:	4b0c      	ldr	r3, [pc, #48]	@ (80072c0 <HAL_RCC_ClockConfig+0x264>)
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	091b      	lsrs	r3, r3, #4
 8007292:	f003 030f 	and.w	r3, r3, #15
 8007296:	490c      	ldr	r1, [pc, #48]	@ (80072c8 <HAL_RCC_ClockConfig+0x26c>)
 8007298:	5ccb      	ldrb	r3, [r1, r3]
 800729a:	f003 031f 	and.w	r3, r3, #31
 800729e:	fa22 f303 	lsr.w	r3, r2, r3
 80072a2:	4a0a      	ldr	r2, [pc, #40]	@ (80072cc <HAL_RCC_ClockConfig+0x270>)
 80072a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80072a6:	4b0a      	ldr	r3, [pc, #40]	@ (80072d0 <HAL_RCC_ClockConfig+0x274>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7fb fa04 	bl	80026b8 <HAL_InitTick>
 80072b0:	4603      	mov	r3, r0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3718      	adds	r7, #24
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	40022000 	.word	0x40022000
 80072c0:	40021000 	.word	0x40021000
 80072c4:	04c4b400 	.word	0x04c4b400
 80072c8:	08015944 	.word	0x08015944
 80072cc:	20000008 	.word	0x20000008
 80072d0:	20000010 	.word	0x20000010

080072d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80072da:	4b2c      	ldr	r3, [pc, #176]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 030c 	and.w	r3, r3, #12
 80072e2:	2b04      	cmp	r3, #4
 80072e4:	d102      	bne.n	80072ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80072e6:	4b2a      	ldr	r3, [pc, #168]	@ (8007390 <HAL_RCC_GetSysClockFreq+0xbc>)
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	e047      	b.n	800737c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80072ec:	4b27      	ldr	r3, [pc, #156]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	f003 030c 	and.w	r3, r3, #12
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d102      	bne.n	80072fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80072f8:	4b25      	ldr	r3, [pc, #148]	@ (8007390 <HAL_RCC_GetSysClockFreq+0xbc>)
 80072fa:	613b      	str	r3, [r7, #16]
 80072fc:	e03e      	b.n	800737c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80072fe:	4b23      	ldr	r3, [pc, #140]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 030c 	and.w	r3, r3, #12
 8007306:	2b0c      	cmp	r3, #12
 8007308:	d136      	bne.n	8007378 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800730a:	4b20      	ldr	r3, [pc, #128]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	f003 0303 	and.w	r3, r3, #3
 8007312:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007314:	4b1d      	ldr	r3, [pc, #116]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	091b      	lsrs	r3, r3, #4
 800731a:	f003 030f 	and.w	r3, r3, #15
 800731e:	3301      	adds	r3, #1
 8007320:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2b03      	cmp	r3, #3
 8007326:	d10c      	bne.n	8007342 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007328:	4a19      	ldr	r2, [pc, #100]	@ (8007390 <HAL_RCC_GetSysClockFreq+0xbc>)
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007330:	4a16      	ldr	r2, [pc, #88]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007332:	68d2      	ldr	r2, [r2, #12]
 8007334:	0a12      	lsrs	r2, r2, #8
 8007336:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800733a:	fb02 f303 	mul.w	r3, r2, r3
 800733e:	617b      	str	r3, [r7, #20]
      break;
 8007340:	e00c      	b.n	800735c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007342:	4a13      	ldr	r2, [pc, #76]	@ (8007390 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	fbb2 f3f3 	udiv	r3, r2, r3
 800734a:	4a10      	ldr	r2, [pc, #64]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 800734c:	68d2      	ldr	r2, [r2, #12]
 800734e:	0a12      	lsrs	r2, r2, #8
 8007350:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007354:	fb02 f303 	mul.w	r3, r2, r3
 8007358:	617b      	str	r3, [r7, #20]
      break;
 800735a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800735c:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <HAL_RCC_GetSysClockFreq+0xb8>)
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	0e5b      	lsrs	r3, r3, #25
 8007362:	f003 0303 	and.w	r3, r3, #3
 8007366:	3301      	adds	r3, #1
 8007368:	005b      	lsls	r3, r3, #1
 800736a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800736c:	697a      	ldr	r2, [r7, #20]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	fbb2 f3f3 	udiv	r3, r2, r3
 8007374:	613b      	str	r3, [r7, #16]
 8007376:	e001      	b.n	800737c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007378:	2300      	movs	r3, #0
 800737a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800737c:	693b      	ldr	r3, [r7, #16]
}
 800737e:	4618      	mov	r0, r3
 8007380:	371c      	adds	r7, #28
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr
 800738a:	bf00      	nop
 800738c:	40021000 	.word	0x40021000
 8007390:	00f42400 	.word	0x00f42400

08007394 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007394:	b480      	push	{r7}
 8007396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007398:	4b03      	ldr	r3, [pc, #12]	@ (80073a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800739a:	681b      	ldr	r3, [r3, #0]
}
 800739c:	4618      	mov	r0, r3
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	20000008 	.word	0x20000008

080073ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80073b0:	f7ff fff0 	bl	8007394 <HAL_RCC_GetHCLKFreq>
 80073b4:	4602      	mov	r2, r0
 80073b6:	4b06      	ldr	r3, [pc, #24]	@ (80073d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	0a1b      	lsrs	r3, r3, #8
 80073bc:	f003 0307 	and.w	r3, r3, #7
 80073c0:	4904      	ldr	r1, [pc, #16]	@ (80073d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80073c2:	5ccb      	ldrb	r3, [r1, r3]
 80073c4:	f003 031f 	and.w	r3, r3, #31
 80073c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	40021000 	.word	0x40021000
 80073d4:	08015954 	.word	0x08015954

080073d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80073dc:	f7ff ffda 	bl	8007394 <HAL_RCC_GetHCLKFreq>
 80073e0:	4602      	mov	r2, r0
 80073e2:	4b06      	ldr	r3, [pc, #24]	@ (80073fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	0adb      	lsrs	r3, r3, #11
 80073e8:	f003 0307 	and.w	r3, r3, #7
 80073ec:	4904      	ldr	r1, [pc, #16]	@ (8007400 <HAL_RCC_GetPCLK2Freq+0x28>)
 80073ee:	5ccb      	ldrb	r3, [r1, r3]
 80073f0:	f003 031f 	and.w	r3, r3, #31
 80073f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	40021000 	.word	0x40021000
 8007400:	08015954 	.word	0x08015954

08007404 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	220f      	movs	r2, #15
 8007412:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007414:	4b12      	ldr	r3, [pc, #72]	@ (8007460 <HAL_RCC_GetClockConfig+0x5c>)
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f003 0203 	and.w	r2, r3, #3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007420:	4b0f      	ldr	r3, [pc, #60]	@ (8007460 <HAL_RCC_GetClockConfig+0x5c>)
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800742c:	4b0c      	ldr	r3, [pc, #48]	@ (8007460 <HAL_RCC_GetClockConfig+0x5c>)
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007438:	4b09      	ldr	r3, [pc, #36]	@ (8007460 <HAL_RCC_GetClockConfig+0x5c>)
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	08db      	lsrs	r3, r3, #3
 800743e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007446:	4b07      	ldr	r3, [pc, #28]	@ (8007464 <HAL_RCC_GetClockConfig+0x60>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 020f 	and.w	r2, r3, #15
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	601a      	str	r2, [r3, #0]
}
 8007452:	bf00      	nop
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	40021000 	.word	0x40021000
 8007464:	40022000 	.word	0x40022000

08007468 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007468:	b480      	push	{r7}
 800746a:	b087      	sub	sp, #28
 800746c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800746e:	4b1e      	ldr	r3, [pc, #120]	@ (80074e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f003 0303 	and.w	r3, r3, #3
 8007476:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007478:	4b1b      	ldr	r3, [pc, #108]	@ (80074e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	091b      	lsrs	r3, r3, #4
 800747e:	f003 030f 	and.w	r3, r3, #15
 8007482:	3301      	adds	r3, #1
 8007484:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	2b03      	cmp	r3, #3
 800748a:	d10c      	bne.n	80074a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800748c:	4a17      	ldr	r2, [pc, #92]	@ (80074ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	fbb2 f3f3 	udiv	r3, r2, r3
 8007494:	4a14      	ldr	r2, [pc, #80]	@ (80074e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007496:	68d2      	ldr	r2, [r2, #12]
 8007498:	0a12      	lsrs	r2, r2, #8
 800749a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800749e:	fb02 f303 	mul.w	r3, r2, r3
 80074a2:	617b      	str	r3, [r7, #20]
    break;
 80074a4:	e00c      	b.n	80074c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80074a6:	4a11      	ldr	r2, [pc, #68]	@ (80074ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ae:	4a0e      	ldr	r2, [pc, #56]	@ (80074e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80074b0:	68d2      	ldr	r2, [r2, #12]
 80074b2:	0a12      	lsrs	r2, r2, #8
 80074b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80074b8:	fb02 f303 	mul.w	r3, r2, r3
 80074bc:	617b      	str	r3, [r7, #20]
    break;
 80074be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80074c0:	4b09      	ldr	r3, [pc, #36]	@ (80074e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	0e5b      	lsrs	r3, r3, #25
 80074c6:	f003 0303 	and.w	r3, r3, #3
 80074ca:	3301      	adds	r3, #1
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80074da:	687b      	ldr	r3, [r7, #4]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	371c      	adds	r7, #28
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr
 80074e8:	40021000 	.word	0x40021000
 80074ec:	00f42400 	.word	0x00f42400

080074f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80074f8:	2300      	movs	r3, #0
 80074fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80074fc:	2300      	movs	r3, #0
 80074fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 8098 	beq.w	800763e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800750e:	2300      	movs	r3, #0
 8007510:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007512:	4b43      	ldr	r3, [pc, #268]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10d      	bne.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800751e:	4b40      	ldr	r3, [pc, #256]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007522:	4a3f      	ldr	r2, [pc, #252]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007528:	6593      	str	r3, [r2, #88]	@ 0x58
 800752a:	4b3d      	ldr	r3, [pc, #244]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800752c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800752e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007532:	60bb      	str	r3, [r7, #8]
 8007534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007536:	2301      	movs	r3, #1
 8007538:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800753a:	4b3a      	ldr	r3, [pc, #232]	@ (8007624 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a39      	ldr	r2, [pc, #228]	@ (8007624 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007544:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007546:	f7fc fd09 	bl	8003f5c <HAL_GetTick>
 800754a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800754c:	e009      	b.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800754e:	f7fc fd05 	bl	8003f5c <HAL_GetTick>
 8007552:	4602      	mov	r2, r0
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	1ad3      	subs	r3, r2, r3
 8007558:	2b02      	cmp	r3, #2
 800755a:	d902      	bls.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800755c:	2303      	movs	r3, #3
 800755e:	74fb      	strb	r3, [r7, #19]
        break;
 8007560:	e005      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007562:	4b30      	ldr	r3, [pc, #192]	@ (8007624 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756a:	2b00      	cmp	r3, #0
 800756c:	d0ef      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800756e:	7cfb      	ldrb	r3, [r7, #19]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d159      	bne.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007574:	4b2a      	ldr	r3, [pc, #168]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800757a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800757e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d01e      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800758a:	697a      	ldr	r2, [r7, #20]
 800758c:	429a      	cmp	r2, r3
 800758e:	d019      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007590:	4b23      	ldr	r3, [pc, #140]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007596:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800759a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800759c:	4b20      	ldr	r3, [pc, #128]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800759e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075a2:	4a1f      	ldr	r2, [pc, #124]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80075ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075b2:	4a1b      	ldr	r2, [pc, #108]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80075bc:	4a18      	ldr	r2, [pc, #96]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f003 0301 	and.w	r3, r3, #1
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d016      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ce:	f7fc fcc5 	bl	8003f5c <HAL_GetTick>
 80075d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075d4:	e00b      	b.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d6:	f7fc fcc1 	bl	8003f5c <HAL_GetTick>
 80075da:	4602      	mov	r2, r0
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d902      	bls.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	74fb      	strb	r3, [r7, #19]
            break;
 80075ec:	e006      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d0ec      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80075fc:	7cfb      	ldrb	r3, [r7, #19]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d10b      	bne.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007602:	4b07      	ldr	r3, [pc, #28]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007608:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007610:	4903      	ldr	r1, [pc, #12]	@ (8007620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007612:	4313      	orrs	r3, r2
 8007614:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007618:	e008      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800761a:	7cfb      	ldrb	r3, [r7, #19]
 800761c:	74bb      	strb	r3, [r7, #18]
 800761e:	e005      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007620:	40021000 	.word	0x40021000
 8007624:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007628:	7cfb      	ldrb	r3, [r7, #19]
 800762a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800762c:	7c7b      	ldrb	r3, [r7, #17]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d105      	bne.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007632:	4ba6      	ldr	r3, [pc, #664]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007636:	4aa5      	ldr	r2, [pc, #660]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007638:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800763c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00a      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800764a:	4ba0      	ldr	r3, [pc, #640]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800764c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007650:	f023 0203 	bic.w	r2, r3, #3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	499c      	ldr	r1, [pc, #624]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800765a:	4313      	orrs	r3, r2
 800765c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00a      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800766c:	4b97      	ldr	r3, [pc, #604]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800766e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007672:	f023 020c 	bic.w	r2, r3, #12
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	4994      	ldr	r1, [pc, #592]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800767c:	4313      	orrs	r3, r2
 800767e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0304 	and.w	r3, r3, #4
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00a      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800768e:	4b8f      	ldr	r3, [pc, #572]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007694:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	498b      	ldr	r1, [pc, #556]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0308 	and.w	r3, r3, #8
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00a      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80076b0:	4b86      	ldr	r3, [pc, #536]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	4983      	ldr	r1, [pc, #524]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076c0:	4313      	orrs	r3, r2
 80076c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0320 	and.w	r3, r3, #32
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80076d2:	4b7e      	ldr	r3, [pc, #504]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	695b      	ldr	r3, [r3, #20]
 80076e0:	497a      	ldr	r1, [pc, #488]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076e2:	4313      	orrs	r3, r2
 80076e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00a      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80076f4:	4b75      	ldr	r3, [pc, #468]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076fa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	4972      	ldr	r1, [pc, #456]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007704:	4313      	orrs	r3, r2
 8007706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00a      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007716:	4b6d      	ldr	r3, [pc, #436]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800771c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	69db      	ldr	r3, [r3, #28]
 8007724:	4969      	ldr	r1, [pc, #420]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00a      	beq.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007738:	4b64      	ldr	r3, [pc, #400]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800773a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800773e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a1b      	ldr	r3, [r3, #32]
 8007746:	4961      	ldr	r1, [pc, #388]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007748:	4313      	orrs	r3, r2
 800774a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00a      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800775a:	4b5c      	ldr	r3, [pc, #368]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800775c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007760:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007768:	4958      	ldr	r1, [pc, #352]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800776a:	4313      	orrs	r3, r2
 800776c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007778:	2b00      	cmp	r3, #0
 800777a:	d015      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800777c:	4b53      	ldr	r3, [pc, #332]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800777e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007782:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778a:	4950      	ldr	r1, [pc, #320]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800778c:	4313      	orrs	r3, r2
 800778e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800779a:	d105      	bne.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800779c:	4b4b      	ldr	r3, [pc, #300]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	4a4a      	ldr	r2, [pc, #296]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077a6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d015      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80077b4:	4b45      	ldr	r3, [pc, #276]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c2:	4942      	ldr	r1, [pc, #264]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80077d2:	d105      	bne.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077d4:	4b3d      	ldr	r3, [pc, #244]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	4a3c      	ldr	r2, [pc, #240]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077de:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d015      	beq.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077ec:	4b37      	ldr	r3, [pc, #220]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077fa:	4934      	ldr	r1, [pc, #208]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007806:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800780a:	d105      	bne.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800780c:	4b2f      	ldr	r3, [pc, #188]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	4a2e      	ldr	r2, [pc, #184]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007816:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007820:	2b00      	cmp	r3, #0
 8007822:	d015      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007824:	4b29      	ldr	r3, [pc, #164]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800782a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007832:	4926      	ldr	r1, [pc, #152]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007834:	4313      	orrs	r3, r2
 8007836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800783e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007842:	d105      	bne.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007844:	4b21      	ldr	r3, [pc, #132]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	4a20      	ldr	r2, [pc, #128]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800784a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800784e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007858:	2b00      	cmp	r3, #0
 800785a:	d015      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800785c:	4b1b      	ldr	r3, [pc, #108]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800785e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007862:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	4918      	ldr	r1, [pc, #96]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800786c:	4313      	orrs	r3, r2
 800786e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007876:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800787a:	d105      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800787c:	4b13      	ldr	r3, [pc, #76]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	4a12      	ldr	r2, [pc, #72]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007882:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007886:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d015      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007894:	4b0d      	ldr	r3, [pc, #52]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800789a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a2:	490a      	ldr	r1, [pc, #40]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078b2:	d105      	bne.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80078b4:	4b05      	ldr	r3, [pc, #20]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	4a04      	ldr	r2, [pc, #16]	@ (80078cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078be:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80078c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3718      	adds	r7, #24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	40021000 	.word	0x40021000

080078d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d101      	bne.n	80078e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e09d      	b.n	8007a1e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d108      	bne.n	80078fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078f2:	d009      	beq.n	8007908 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	61da      	str	r2, [r3, #28]
 80078fa:	e005      	b.n	8007908 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d106      	bne.n	8007928 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7fa fe5c 	bl	80025e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2202      	movs	r2, #2
 800792c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800793e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007948:	d902      	bls.n	8007950 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800794a:	2300      	movs	r3, #0
 800794c:	60fb      	str	r3, [r7, #12]
 800794e:	e002      	b.n	8007956 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007954:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800795e:	d007      	beq.n	8007970 <HAL_SPI_Init+0xa0>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007968:	d002      	beq.n	8007970 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007980:	431a      	orrs	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	f003 0302 	and.w	r3, r3, #2
 800798a:	431a      	orrs	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	695b      	ldr	r3, [r3, #20]
 8007990:	f003 0301 	and.w	r3, r3, #1
 8007994:	431a      	orrs	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800799e:	431a      	orrs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	69db      	ldr	r3, [r3, #28]
 80079a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079a8:	431a      	orrs	r2, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b2:	ea42 0103 	orr.w	r1, r2, r3
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	699b      	ldr	r3, [r3, #24]
 80079ca:	0c1b      	lsrs	r3, r3, #16
 80079cc:	f003 0204 	and.w	r2, r3, #4
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d4:	f003 0310 	and.w	r3, r3, #16
 80079d8:	431a      	orrs	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079de:	f003 0308 	and.w	r3, r3, #8
 80079e2:	431a      	orrs	r2, r3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80079ec:	ea42 0103 	orr.w	r1, r2, r3
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	69da      	ldr	r2, [r3, #28]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b08a      	sub	sp, #40	@ 0x28
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	60f8      	str	r0, [r7, #12]
 8007a2e:	60b9      	str	r1, [r7, #8]
 8007a30:	607a      	str	r2, [r7, #4]
 8007a32:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007a34:	2301      	movs	r3, #1
 8007a36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a38:	f7fc fa90 	bl	8003f5c <HAL_GetTick>
 8007a3c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007a44:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007a4c:	887b      	ldrh	r3, [r7, #2]
 8007a4e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007a50:	887b      	ldrh	r3, [r7, #2]
 8007a52:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a54:	7ffb      	ldrb	r3, [r7, #31]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d00c      	beq.n	8007a74 <HAL_SPI_TransmitReceive+0x4e>
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a60:	d106      	bne.n	8007a70 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d102      	bne.n	8007a70 <HAL_SPI_TransmitReceive+0x4a>
 8007a6a:	7ffb      	ldrb	r3, [r7, #31]
 8007a6c:	2b04      	cmp	r3, #4
 8007a6e:	d001      	beq.n	8007a74 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007a70:	2302      	movs	r3, #2
 8007a72:	e1f3      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d005      	beq.n	8007a86 <HAL_SPI_TransmitReceive+0x60>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d002      	beq.n	8007a86 <HAL_SPI_TransmitReceive+0x60>
 8007a80:	887b      	ldrh	r3, [r7, #2]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d101      	bne.n	8007a8a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e1e8      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_SPI_TransmitReceive+0x72>
 8007a94:	2302      	movs	r3, #2
 8007a96:	e1e1      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	2b04      	cmp	r3, #4
 8007aaa:	d003      	beq.n	8007ab4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2205      	movs	r2, #5
 8007ab0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	887a      	ldrh	r2, [r7, #2]
 8007ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	887a      	ldrh	r2, [r7, #2]
 8007acc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	887a      	ldrh	r2, [r7, #2]
 8007ada:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	887a      	ldrh	r2, [r7, #2]
 8007ae0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007af6:	d802      	bhi.n	8007afe <HAL_SPI_TransmitReceive+0xd8>
 8007af8:	8abb      	ldrh	r3, [r7, #20]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d908      	bls.n	8007b10 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	685a      	ldr	r2, [r3, #4]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007b0c:	605a      	str	r2, [r3, #4]
 8007b0e:	e007      	b.n	8007b20 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007b1e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b2a:	2b40      	cmp	r3, #64	@ 0x40
 8007b2c:	d007      	beq.n	8007b3e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b46:	f240 8083 	bls.w	8007c50 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d002      	beq.n	8007b58 <HAL_SPI_TransmitReceive+0x132>
 8007b52:	8afb      	ldrh	r3, [r7, #22]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d16f      	bne.n	8007c38 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b5c:	881a      	ldrh	r2, [r3, #0]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b68:	1c9a      	adds	r2, r3, #2
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	3b01      	subs	r3, #1
 8007b76:	b29a      	uxth	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b7c:	e05c      	b.n	8007c38 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f003 0302 	and.w	r3, r3, #2
 8007b88:	2b02      	cmp	r3, #2
 8007b8a:	d11b      	bne.n	8007bc4 <HAL_SPI_TransmitReceive+0x19e>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d016      	beq.n	8007bc4 <HAL_SPI_TransmitReceive+0x19e>
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d113      	bne.n	8007bc4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba0:	881a      	ldrh	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bac:	1c9a      	adds	r2, r3, #2
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d11c      	bne.n	8007c0c <HAL_SPI_TransmitReceive+0x1e6>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d016      	beq.n	8007c0c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68da      	ldr	r2, [r3, #12]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be8:	b292      	uxth	r2, r2
 8007bea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf0:	1c9a      	adds	r2, r3, #2
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	b29a      	uxth	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c0c:	f7fc f9a6 	bl	8003f5c <HAL_GetTick>
 8007c10:	4602      	mov	r2, r0
 8007c12:	6a3b      	ldr	r3, [r7, #32]
 8007c14:	1ad3      	subs	r3, r2, r3
 8007c16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d80d      	bhi.n	8007c38 <HAL_SPI_TransmitReceive+0x212>
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c22:	d009      	beq.n	8007c38 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007c34:	2303      	movs	r3, #3
 8007c36:	e111      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d19d      	bne.n	8007b7e <HAL_SPI_TransmitReceive+0x158>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d197      	bne.n	8007b7e <HAL_SPI_TransmitReceive+0x158>
 8007c4e:	e0e5      	b.n	8007e1c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d003      	beq.n	8007c60 <HAL_SPI_TransmitReceive+0x23a>
 8007c58:	8afb      	ldrh	r3, [r7, #22]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	f040 80d1 	bne.w	8007e02 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d912      	bls.n	8007c90 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6e:	881a      	ldrh	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7a:	1c9a      	adds	r2, r3, #2
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b02      	subs	r3, #2
 8007c88:	b29a      	uxth	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c8e:	e0b8      	b.n	8007e02 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	330c      	adds	r3, #12
 8007c9a:	7812      	ldrb	r2, [r2, #0]
 8007c9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cb6:	e0a4      	b.n	8007e02 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f003 0302 	and.w	r3, r3, #2
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d134      	bne.n	8007d30 <HAL_SPI_TransmitReceive+0x30a>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d02f      	beq.n	8007d30 <HAL_SPI_TransmitReceive+0x30a>
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d12c      	bne.n	8007d30 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d912      	bls.n	8007d06 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce4:	881a      	ldrh	r2, [r3, #0]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf0:	1c9a      	adds	r2, r3, #2
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	3b02      	subs	r3, #2
 8007cfe:	b29a      	uxth	r2, r3
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007d04:	e012      	b.n	8007d2c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	330c      	adds	r3, #12
 8007d10:	7812      	ldrb	r2, [r2, #0]
 8007d12:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d18:	1c5a      	adds	r2, r3, #1
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	3b01      	subs	r3, #1
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	f003 0301 	and.w	r3, r3, #1
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d148      	bne.n	8007dd0 <HAL_SPI_TransmitReceive+0x3aa>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d042      	beq.n	8007dd0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d923      	bls.n	8007d9e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68da      	ldr	r2, [r3, #12]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d60:	b292      	uxth	r2, r2
 8007d62:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d68:	1c9a      	adds	r2, r3, #2
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	3b02      	subs	r3, #2
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d81f      	bhi.n	8007dcc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d9a:	605a      	str	r2, [r3, #4]
 8007d9c:	e016      	b.n	8007dcc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f103 020c 	add.w	r2, r3, #12
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007daa:	7812      	ldrb	r2, [r2, #0]
 8007dac:	b2d2      	uxtb	r2, r2
 8007dae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db4:	1c5a      	adds	r2, r3, #1
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007dd0:	f7fc f8c4 	bl	8003f5c <HAL_GetTick>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	6a3b      	ldr	r3, [r7, #32]
 8007dd8:	1ad3      	subs	r3, r2, r3
 8007dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d803      	bhi.n	8007de8 <HAL_SPI_TransmitReceive+0x3c2>
 8007de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de6:	d102      	bne.n	8007dee <HAL_SPI_TransmitReceive+0x3c8>
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d109      	bne.n	8007e02 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e02c      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f47f af55 	bne.w	8007cb8 <HAL_SPI_TransmitReceive+0x292>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f47f af4e 	bne.w	8007cb8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e1c:	6a3a      	ldr	r2, [r7, #32]
 8007e1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f000 f93d 	bl	80080a0 <SPI_EndRxTxTransaction>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d008      	beq.n	8007e3e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e00e      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2201      	movs	r2, #1
 8007e42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e000      	b.n	8007e5c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
  }
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3728      	adds	r7, #40	@ 0x28
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b088      	sub	sp, #32
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	603b      	str	r3, [r7, #0]
 8007e70:	4613      	mov	r3, r2
 8007e72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e74:	f7fc f872 	bl	8003f5c <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7c:	1a9b      	subs	r3, r3, r2
 8007e7e:	683a      	ldr	r2, [r7, #0]
 8007e80:	4413      	add	r3, r2
 8007e82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e84:	f7fc f86a 	bl	8003f5c <HAL_GetTick>
 8007e88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e8a:	4b39      	ldr	r3, [pc, #228]	@ (8007f70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	015b      	lsls	r3, r3, #5
 8007e90:	0d1b      	lsrs	r3, r3, #20
 8007e92:	69fa      	ldr	r2, [r7, #28]
 8007e94:	fb02 f303 	mul.w	r3, r2, r3
 8007e98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e9a:	e054      	b.n	8007f46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea2:	d050      	beq.n	8007f46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ea4:	f7fc f85a 	bl	8003f5c <HAL_GetTick>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	69fa      	ldr	r2, [r7, #28]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d902      	bls.n	8007eba <SPI_WaitFlagStateUntilTimeout+0x56>
 8007eb4:	69fb      	ldr	r3, [r7, #28]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d13d      	bne.n	8007f36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	685a      	ldr	r2, [r3, #4]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ec8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ed2:	d111      	bne.n	8007ef8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007edc:	d004      	beq.n	8007ee8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	689b      	ldr	r3, [r3, #8]
 8007ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ee6:	d107      	bne.n	8007ef8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ef6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f00:	d10f      	bne.n	8007f22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2201      	movs	r2, #1
 8007f26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e017      	b.n	8007f66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d101      	bne.n	8007f40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	3b01      	subs	r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	689a      	ldr	r2, [r3, #8]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	4013      	ands	r3, r2
 8007f50:	68ba      	ldr	r2, [r7, #8]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	bf0c      	ite	eq
 8007f56:	2301      	moveq	r3, #1
 8007f58:	2300      	movne	r3, #0
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	79fb      	ldrb	r3, [r7, #7]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d19b      	bne.n	8007e9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3720      	adds	r7, #32
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	20000008 	.word	0x20000008

08007f74 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b08a      	sub	sp, #40	@ 0x28
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007f82:	2300      	movs	r3, #0
 8007f84:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007f86:	f7fb ffe9 	bl	8003f5c <HAL_GetTick>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8e:	1a9b      	subs	r3, r3, r2
 8007f90:	683a      	ldr	r2, [r7, #0]
 8007f92:	4413      	add	r3, r2
 8007f94:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007f96:	f7fb ffe1 	bl	8003f5c <HAL_GetTick>
 8007f9a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	330c      	adds	r3, #12
 8007fa2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007fa4:	4b3d      	ldr	r3, [pc, #244]	@ (800809c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	4613      	mov	r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	4413      	add	r3, r2
 8007fae:	00da      	lsls	r2, r3, #3
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	0d1b      	lsrs	r3, r3, #20
 8007fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fb6:	fb02 f303 	mul.w	r3, r2, r3
 8007fba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007fbc:	e060      	b.n	8008080 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007fc4:	d107      	bne.n	8007fd6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d104      	bne.n	8007fd6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007fd4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fdc:	d050      	beq.n	8008080 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fde:	f7fb ffbd 	bl	8003f5c <HAL_GetTick>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	1ad3      	subs	r3, r2, r3
 8007fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d902      	bls.n	8007ff4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d13d      	bne.n	8008070 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	685a      	ldr	r2, [r3, #4]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008002:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800800c:	d111      	bne.n	8008032 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008016:	d004      	beq.n	8008022 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008020:	d107      	bne.n	8008032 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008030:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008036:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800803a:	d10f      	bne.n	800805c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800804a:	601a      	str	r2, [r3, #0]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800805a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800806c:	2303      	movs	r3, #3
 800806e:	e010      	b.n	8008092 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d101      	bne.n	800807a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008076:	2300      	movs	r3, #0
 8008078:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	3b01      	subs	r3, #1
 800807e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	689a      	ldr	r2, [r3, #8]
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	4013      	ands	r3, r2
 800808a:	687a      	ldr	r2, [r7, #4]
 800808c:	429a      	cmp	r2, r3
 800808e:	d196      	bne.n	8007fbe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	3728      	adds	r7, #40	@ 0x28
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	20000008 	.word	0x20000008

080080a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af02      	add	r7, sp, #8
 80080a6:	60f8      	str	r0, [r7, #12]
 80080a8:	60b9      	str	r1, [r7, #8]
 80080aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f7ff ff5b 	bl	8007f74 <SPI_WaitFifoStateUntilTimeout>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d007      	beq.n	80080d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080c8:	f043 0220 	orr.w	r2, r3, #32
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80080d0:	2303      	movs	r3, #3
 80080d2:	e027      	b.n	8008124 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2200      	movs	r2, #0
 80080dc:	2180      	movs	r1, #128	@ 0x80
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f7ff fec0 	bl	8007e64 <SPI_WaitFlagStateUntilTimeout>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d007      	beq.n	80080fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ee:	f043 0220 	orr.w	r2, r3, #32
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e014      	b.n	8008124 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	2200      	movs	r2, #0
 8008102:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f7ff ff34 	bl	8007f74 <SPI_WaitFifoStateUntilTimeout>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d007      	beq.n	8008122 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008116:	f043 0220 	orr.w	r2, r3, #32
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e000      	b.n	8008124 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3710      	adds	r7, #16
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b082      	sub	sp, #8
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e049      	b.n	80081d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d106      	bne.n	8008158 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f7fa ff32 	bl	8002fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2202      	movs	r2, #2
 800815c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	3304      	adds	r3, #4
 8008168:	4619      	mov	r1, r3
 800816a:	4610      	mov	r0, r2
 800816c:	f001 f874 	bl	8009258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
	...

080081dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d001      	beq.n	80081f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e04a      	b.n	800828a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2202      	movs	r2, #2
 80081f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68da      	ldr	r2, [r3, #12]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f042 0201 	orr.w	r2, r2, #1
 800820a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a21      	ldr	r2, [pc, #132]	@ (8008298 <HAL_TIM_Base_Start_IT+0xbc>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d018      	beq.n	8008248 <HAL_TIM_Base_Start_IT+0x6c>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800821e:	d013      	beq.n	8008248 <HAL_TIM_Base_Start_IT+0x6c>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a1d      	ldr	r2, [pc, #116]	@ (800829c <HAL_TIM_Base_Start_IT+0xc0>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d00e      	beq.n	8008248 <HAL_TIM_Base_Start_IT+0x6c>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a1c      	ldr	r2, [pc, #112]	@ (80082a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d009      	beq.n	8008248 <HAL_TIM_Base_Start_IT+0x6c>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a1a      	ldr	r2, [pc, #104]	@ (80082a4 <HAL_TIM_Base_Start_IT+0xc8>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d004      	beq.n	8008248 <HAL_TIM_Base_Start_IT+0x6c>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a19      	ldr	r2, [pc, #100]	@ (80082a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d115      	bne.n	8008274 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	689a      	ldr	r2, [r3, #8]
 800824e:	4b17      	ldr	r3, [pc, #92]	@ (80082ac <HAL_TIM_Base_Start_IT+0xd0>)
 8008250:	4013      	ands	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2b06      	cmp	r3, #6
 8008258:	d015      	beq.n	8008286 <HAL_TIM_Base_Start_IT+0xaa>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008260:	d011      	beq.n	8008286 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0201 	orr.w	r2, r2, #1
 8008270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008272:	e008      	b.n	8008286 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0201 	orr.w	r2, r2, #1
 8008282:	601a      	str	r2, [r3, #0]
 8008284:	e000      	b.n	8008288 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008286:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	40012c00 	.word	0x40012c00
 800829c:	40000400 	.word	0x40000400
 80082a0:	40000800 	.word	0x40000800
 80082a4:	40013400 	.word	0x40013400
 80082a8:	40014000 	.word	0x40014000
 80082ac:	00010007 	.word	0x00010007

080082b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d101      	bne.n	80082c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	e049      	b.n	8008356 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d106      	bne.n	80082dc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f841 	bl	800835e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	3304      	adds	r3, #4
 80082ec:	4619      	mov	r1, r3
 80082ee:	4610      	mov	r0, r2
 80082f0:	f000 ffb2 	bl	8009258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2201      	movs	r2, #1
 8008300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008354:	2300      	movs	r3, #0
}
 8008356:	4618      	mov	r0, r3
 8008358:	3708      	adds	r7, #8
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800835e:	b480      	push	{r7}
 8008360:	b083      	sub	sp, #12
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008366:	bf00      	nop
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
	...

08008374 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b086      	sub	sp, #24
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
 8008380:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8008382:	2300      	movs	r3, #0
 8008384:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d109      	bne.n	80083a0 <HAL_TIM_PWM_Start_DMA+0x2c>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008392:	b2db      	uxtb	r3, r3
 8008394:	2b02      	cmp	r3, #2
 8008396:	bf0c      	ite	eq
 8008398:	2301      	moveq	r3, #1
 800839a:	2300      	movne	r3, #0
 800839c:	b2db      	uxtb	r3, r3
 800839e:	e03c      	b.n	800841a <HAL_TIM_PWM_Start_DMA+0xa6>
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	2b04      	cmp	r3, #4
 80083a4:	d109      	bne.n	80083ba <HAL_TIM_PWM_Start_DMA+0x46>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	bf0c      	ite	eq
 80083b2:	2301      	moveq	r3, #1
 80083b4:	2300      	movne	r3, #0
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	e02f      	b.n	800841a <HAL_TIM_PWM_Start_DMA+0xa6>
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	2b08      	cmp	r3, #8
 80083be:	d109      	bne.n	80083d4 <HAL_TIM_PWM_Start_DMA+0x60>
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	bf0c      	ite	eq
 80083cc:	2301      	moveq	r3, #1
 80083ce:	2300      	movne	r3, #0
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	e022      	b.n	800841a <HAL_TIM_PWM_Start_DMA+0xa6>
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	2b0c      	cmp	r3, #12
 80083d8:	d109      	bne.n	80083ee <HAL_TIM_PWM_Start_DMA+0x7a>
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	bf0c      	ite	eq
 80083e6:	2301      	moveq	r3, #1
 80083e8:	2300      	movne	r3, #0
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	e015      	b.n	800841a <HAL_TIM_PWM_Start_DMA+0xa6>
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b10      	cmp	r3, #16
 80083f2:	d109      	bne.n	8008408 <HAL_TIM_PWM_Start_DMA+0x94>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b02      	cmp	r3, #2
 80083fe:	bf0c      	ite	eq
 8008400:	2301      	moveq	r3, #1
 8008402:	2300      	movne	r3, #0
 8008404:	b2db      	uxtb	r3, r3
 8008406:	e008      	b.n	800841a <HAL_TIM_PWM_Start_DMA+0xa6>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b02      	cmp	r3, #2
 8008412:	bf0c      	ite	eq
 8008414:	2301      	moveq	r3, #1
 8008416:	2300      	movne	r3, #0
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b00      	cmp	r3, #0
 800841c:	d001      	beq.n	8008422 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800841e:	2302      	movs	r3, #2
 8008420:	e1a6      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d109      	bne.n	800843c <HAL_TIM_PWM_Start_DMA+0xc8>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b01      	cmp	r3, #1
 8008432:	bf0c      	ite	eq
 8008434:	2301      	moveq	r3, #1
 8008436:	2300      	movne	r3, #0
 8008438:	b2db      	uxtb	r3, r3
 800843a:	e03c      	b.n	80084b6 <HAL_TIM_PWM_Start_DMA+0x142>
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	2b04      	cmp	r3, #4
 8008440:	d109      	bne.n	8008456 <HAL_TIM_PWM_Start_DMA+0xe2>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008448:	b2db      	uxtb	r3, r3
 800844a:	2b01      	cmp	r3, #1
 800844c:	bf0c      	ite	eq
 800844e:	2301      	moveq	r3, #1
 8008450:	2300      	movne	r3, #0
 8008452:	b2db      	uxtb	r3, r3
 8008454:	e02f      	b.n	80084b6 <HAL_TIM_PWM_Start_DMA+0x142>
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	2b08      	cmp	r3, #8
 800845a:	d109      	bne.n	8008470 <HAL_TIM_PWM_Start_DMA+0xfc>
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b01      	cmp	r3, #1
 8008466:	bf0c      	ite	eq
 8008468:	2301      	moveq	r3, #1
 800846a:	2300      	movne	r3, #0
 800846c:	b2db      	uxtb	r3, r3
 800846e:	e022      	b.n	80084b6 <HAL_TIM_PWM_Start_DMA+0x142>
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2b0c      	cmp	r3, #12
 8008474:	d109      	bne.n	800848a <HAL_TIM_PWM_Start_DMA+0x116>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800847c:	b2db      	uxtb	r3, r3
 800847e:	2b01      	cmp	r3, #1
 8008480:	bf0c      	ite	eq
 8008482:	2301      	moveq	r3, #1
 8008484:	2300      	movne	r3, #0
 8008486:	b2db      	uxtb	r3, r3
 8008488:	e015      	b.n	80084b6 <HAL_TIM_PWM_Start_DMA+0x142>
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	2b10      	cmp	r3, #16
 800848e:	d109      	bne.n	80084a4 <HAL_TIM_PWM_Start_DMA+0x130>
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008496:	b2db      	uxtb	r3, r3
 8008498:	2b01      	cmp	r3, #1
 800849a:	bf0c      	ite	eq
 800849c:	2301      	moveq	r3, #1
 800849e:	2300      	movne	r3, #0
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	e008      	b.n	80084b6 <HAL_TIM_PWM_Start_DMA+0x142>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	bf0c      	ite	eq
 80084b0:	2301      	moveq	r3, #1
 80084b2:	2300      	movne	r3, #0
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d034      	beq.n	8008524 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d002      	beq.n	80084c6 <HAL_TIM_PWM_Start_DMA+0x152>
 80084c0:	887b      	ldrh	r3, [r7, #2]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d101      	bne.n	80084ca <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e152      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d104      	bne.n	80084da <HAL_TIM_PWM_Start_DMA+0x166>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2202      	movs	r2, #2
 80084d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084d8:	e026      	b.n	8008528 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	2b04      	cmp	r3, #4
 80084de:	d104      	bne.n	80084ea <HAL_TIM_PWM_Start_DMA+0x176>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2202      	movs	r2, #2
 80084e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084e8:	e01e      	b.n	8008528 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b08      	cmp	r3, #8
 80084ee:	d104      	bne.n	80084fa <HAL_TIM_PWM_Start_DMA+0x186>
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084f8:	e016      	b.n	8008528 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	2b0c      	cmp	r3, #12
 80084fe:	d104      	bne.n	800850a <HAL_TIM_PWM_Start_DMA+0x196>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2202      	movs	r2, #2
 8008504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008508:	e00e      	b.n	8008528 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b10      	cmp	r3, #16
 800850e:	d104      	bne.n	800851a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2202      	movs	r2, #2
 8008514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008518:	e006      	b.n	8008528 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2202      	movs	r2, #2
 800851e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008522:	e001      	b.n	8008528 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	e123      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }

  switch (Channel)
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	2b0c      	cmp	r3, #12
 800852c:	f200 80ae 	bhi.w	800868c <HAL_TIM_PWM_Start_DMA+0x318>
 8008530:	a201      	add	r2, pc, #4	@ (adr r2, 8008538 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8008532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008536:	bf00      	nop
 8008538:	0800856d 	.word	0x0800856d
 800853c:	0800868d 	.word	0x0800868d
 8008540:	0800868d 	.word	0x0800868d
 8008544:	0800868d 	.word	0x0800868d
 8008548:	080085b5 	.word	0x080085b5
 800854c:	0800868d 	.word	0x0800868d
 8008550:	0800868d 	.word	0x0800868d
 8008554:	0800868d 	.word	0x0800868d
 8008558:	080085fd 	.word	0x080085fd
 800855c:	0800868d 	.word	0x0800868d
 8008560:	0800868d 	.word	0x0800868d
 8008564:	0800868d 	.word	0x0800868d
 8008568:	08008645 	.word	0x08008645
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008570:	4a81      	ldr	r2, [pc, #516]	@ (8008778 <HAL_TIM_PWM_Start_DMA+0x404>)
 8008572:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008578:	4a80      	ldr	r2, [pc, #512]	@ (800877c <HAL_TIM_PWM_Start_DMA+0x408>)
 800857a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008580:	4a7f      	ldr	r2, [pc, #508]	@ (8008780 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8008582:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8008588:	6879      	ldr	r1, [r7, #4]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	3334      	adds	r3, #52	@ 0x34
 8008590:	461a      	mov	r2, r3
 8008592:	887b      	ldrh	r3, [r7, #2]
 8008594:	f7fd f8d6 	bl	8005744 <HAL_DMA_Start_IT>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e0e6      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68da      	ldr	r2, [r3, #12]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085b0:	60da      	str	r2, [r3, #12]
      break;
 80085b2:	e06e      	b.n	8008692 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b8:	4a6f      	ldr	r2, [pc, #444]	@ (8008778 <HAL_TIM_PWM_Start_DMA+0x404>)
 80085ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c0:	4a6e      	ldr	r2, [pc, #440]	@ (800877c <HAL_TIM_PWM_Start_DMA+0x408>)
 80085c2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c8:	4a6d      	ldr	r2, [pc, #436]	@ (8008780 <HAL_TIM_PWM_Start_DMA+0x40c>)
 80085ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80085d0:	6879      	ldr	r1, [r7, #4]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	3338      	adds	r3, #56	@ 0x38
 80085d8:	461a      	mov	r2, r3
 80085da:	887b      	ldrh	r3, [r7, #2]
 80085dc:	f7fd f8b2 	bl	8005744 <HAL_DMA_Start_IT>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d001      	beq.n	80085ea <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	e0c2      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	68da      	ldr	r2, [r3, #12]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80085f8:	60da      	str	r2, [r3, #12]
      break;
 80085fa:	e04a      	b.n	8008692 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008600:	4a5d      	ldr	r2, [pc, #372]	@ (8008778 <HAL_TIM_PWM_Start_DMA+0x404>)
 8008602:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008608:	4a5c      	ldr	r2, [pc, #368]	@ (800877c <HAL_TIM_PWM_Start_DMA+0x408>)
 800860a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008610:	4a5b      	ldr	r2, [pc, #364]	@ (8008780 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8008612:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8008618:	6879      	ldr	r1, [r7, #4]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	333c      	adds	r3, #60	@ 0x3c
 8008620:	461a      	mov	r2, r3
 8008622:	887b      	ldrh	r3, [r7, #2]
 8008624:	f7fd f88e 	bl	8005744 <HAL_DMA_Start_IT>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d001      	beq.n	8008632 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e09e      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68da      	ldr	r2, [r3, #12]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008640:	60da      	str	r2, [r3, #12]
      break;
 8008642:	e026      	b.n	8008692 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008648:	4a4b      	ldr	r2, [pc, #300]	@ (8008778 <HAL_TIM_PWM_Start_DMA+0x404>)
 800864a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008650:	4a4a      	ldr	r2, [pc, #296]	@ (800877c <HAL_TIM_PWM_Start_DMA+0x408>)
 8008652:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008658:	4a49      	ldr	r2, [pc, #292]	@ (8008780 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800865a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008660:	6879      	ldr	r1, [r7, #4]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	3340      	adds	r3, #64	@ 0x40
 8008668:	461a      	mov	r2, r3
 800866a:	887b      	ldrh	r3, [r7, #2]
 800866c:	f7fd f86a 	bl	8005744 <HAL_DMA_Start_IT>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d001      	beq.n	800867a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e07a      	b.n	8008770 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68da      	ldr	r2, [r3, #12]
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008688:	60da      	str	r2, [r3, #12]
      break;
 800868a:	e002      	b.n	8008692 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	75fb      	strb	r3, [r7, #23]
      break;
 8008690:	bf00      	nop
  }

  if (status == HAL_OK)
 8008692:	7dfb      	ldrb	r3, [r7, #23]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d16a      	bne.n	800876e <HAL_TIM_PWM_Start_DMA+0x3fa>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2201      	movs	r2, #1
 800869e:	68b9      	ldr	r1, [r7, #8]
 80086a0:	4618      	mov	r0, r3
 80086a2:	f001 fa07 	bl	8009ab4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a36      	ldr	r2, [pc, #216]	@ (8008784 <HAL_TIM_PWM_Start_DMA+0x410>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d013      	beq.n	80086d8 <HAL_TIM_PWM_Start_DMA+0x364>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a34      	ldr	r2, [pc, #208]	@ (8008788 <HAL_TIM_PWM_Start_DMA+0x414>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d00e      	beq.n	80086d8 <HAL_TIM_PWM_Start_DMA+0x364>
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a33      	ldr	r2, [pc, #204]	@ (800878c <HAL_TIM_PWM_Start_DMA+0x418>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d009      	beq.n	80086d8 <HAL_TIM_PWM_Start_DMA+0x364>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a31      	ldr	r2, [pc, #196]	@ (8008790 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d004      	beq.n	80086d8 <HAL_TIM_PWM_Start_DMA+0x364>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a30      	ldr	r2, [pc, #192]	@ (8008794 <HAL_TIM_PWM_Start_DMA+0x420>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d101      	bne.n	80086dc <HAL_TIM_PWM_Start_DMA+0x368>
 80086d8:	2301      	movs	r3, #1
 80086da:	e000      	b.n	80086de <HAL_TIM_PWM_Start_DMA+0x36a>
 80086dc:	2300      	movs	r3, #0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d007      	beq.n	80086f2 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80086f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a23      	ldr	r2, [pc, #140]	@ (8008784 <HAL_TIM_PWM_Start_DMA+0x410>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d018      	beq.n	800872e <HAL_TIM_PWM_Start_DMA+0x3ba>
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008704:	d013      	beq.n	800872e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a23      	ldr	r2, [pc, #140]	@ (8008798 <HAL_TIM_PWM_Start_DMA+0x424>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d00e      	beq.n	800872e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a21      	ldr	r2, [pc, #132]	@ (800879c <HAL_TIM_PWM_Start_DMA+0x428>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d009      	beq.n	800872e <HAL_TIM_PWM_Start_DMA+0x3ba>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a1a      	ldr	r2, [pc, #104]	@ (8008788 <HAL_TIM_PWM_Start_DMA+0x414>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d004      	beq.n	800872e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a18      	ldr	r2, [pc, #96]	@ (800878c <HAL_TIM_PWM_Start_DMA+0x418>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d115      	bne.n	800875a <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689a      	ldr	r2, [r3, #8]
 8008734:	4b1a      	ldr	r3, [pc, #104]	@ (80087a0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8008736:	4013      	ands	r3, r2
 8008738:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	2b06      	cmp	r3, #6
 800873e:	d015      	beq.n	800876c <HAL_TIM_PWM_Start_DMA+0x3f8>
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008746:	d011      	beq.n	800876c <HAL_TIM_PWM_Start_DMA+0x3f8>
      {
        __HAL_TIM_ENABLE(htim);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f042 0201 	orr.w	r2, r2, #1
 8008756:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008758:	e008      	b.n	800876c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f042 0201 	orr.w	r2, r2, #1
 8008768:	601a      	str	r2, [r3, #0]
 800876a:	e000      	b.n	800876e <HAL_TIM_PWM_Start_DMA+0x3fa>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800876c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800876e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008770:	4618      	mov	r0, r3
 8008772:	3718      	adds	r7, #24
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	08009147 	.word	0x08009147
 800877c:	080091ef 	.word	0x080091ef
 8008780:	080090b5 	.word	0x080090b5
 8008784:	40012c00 	.word	0x40012c00
 8008788:	40013400 	.word	0x40013400
 800878c:	40014000 	.word	0x40014000
 8008790:	40014400 	.word	0x40014400
 8008794:	40014800 	.word	0x40014800
 8008798:	40000400 	.word	0x40000400
 800879c:	40000800 	.word	0x40000800
 80087a0:	00010007 	.word	0x00010007

080087a4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087ae:	2300      	movs	r3, #0
 80087b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	2b0c      	cmp	r3, #12
 80087b6:	d855      	bhi.n	8008864 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80087b8:	a201      	add	r2, pc, #4	@ (adr r2, 80087c0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80087ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087be:	bf00      	nop
 80087c0:	080087f5 	.word	0x080087f5
 80087c4:	08008865 	.word	0x08008865
 80087c8:	08008865 	.word	0x08008865
 80087cc:	08008865 	.word	0x08008865
 80087d0:	08008811 	.word	0x08008811
 80087d4:	08008865 	.word	0x08008865
 80087d8:	08008865 	.word	0x08008865
 80087dc:	08008865 	.word	0x08008865
 80087e0:	0800882d 	.word	0x0800882d
 80087e4:	08008865 	.word	0x08008865
 80087e8:	08008865 	.word	0x08008865
 80087ec:	08008865 	.word	0x08008865
 80087f0:	08008849 	.word	0x08008849
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68da      	ldr	r2, [r3, #12]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008802:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008808:	4618      	mov	r0, r3
 800880a:	f7fd f86f 	bl	80058ec <HAL_DMA_Abort_IT>
      break;
 800880e:	e02c      	b.n	800886a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68da      	ldr	r2, [r3, #12]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800881e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008824:	4618      	mov	r0, r3
 8008826:	f7fd f861 	bl	80058ec <HAL_DMA_Abort_IT>
      break;
 800882a:	e01e      	b.n	800886a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68da      	ldr	r2, [r3, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800883a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008840:	4618      	mov	r0, r3
 8008842:	f7fd f853 	bl	80058ec <HAL_DMA_Abort_IT>
      break;
 8008846:	e010      	b.n	800886a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68da      	ldr	r2, [r3, #12]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008856:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885c:	4618      	mov	r0, r3
 800885e:	f7fd f845 	bl	80058ec <HAL_DMA_Abort_IT>
      break;
 8008862:	e002      	b.n	800886a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	73fb      	strb	r3, [r7, #15]
      break;
 8008868:	bf00      	nop
  }

  if (status == HAL_OK)
 800886a:	7bfb      	ldrb	r3, [r7, #15]
 800886c:	2b00      	cmp	r3, #0
 800886e:	f040 8081 	bne.w	8008974 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2200      	movs	r2, #0
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	4618      	mov	r0, r3
 800887c:	f001 f91a 	bl	8009ab4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a3e      	ldr	r2, [pc, #248]	@ (8008980 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d013      	beq.n	80088b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a3d      	ldr	r2, [pc, #244]	@ (8008984 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d00e      	beq.n	80088b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a3b      	ldr	r2, [pc, #236]	@ (8008988 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d009      	beq.n	80088b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a3a      	ldr	r2, [pc, #232]	@ (800898c <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d004      	beq.n	80088b2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a38      	ldr	r2, [pc, #224]	@ (8008990 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d101      	bne.n	80088b6 <HAL_TIM_PWM_Stop_DMA+0x112>
 80088b2:	2301      	movs	r3, #1
 80088b4:	e000      	b.n	80088b8 <HAL_TIM_PWM_Stop_DMA+0x114>
 80088b6:	2300      	movs	r3, #0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d017      	beq.n	80088ec <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	6a1a      	ldr	r2, [r3, #32]
 80088c2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80088c6:	4013      	ands	r3, r2
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10f      	bne.n	80088ec <HAL_TIM_PWM_Stop_DMA+0x148>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	6a1a      	ldr	r2, [r3, #32]
 80088d2:	f244 4344 	movw	r3, #17476	@ 0x4444
 80088d6:	4013      	ands	r3, r2
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d107      	bne.n	80088ec <HAL_TIM_PWM_Stop_DMA+0x148>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80088ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	6a1a      	ldr	r2, [r3, #32]
 80088f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80088f6:	4013      	ands	r3, r2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d10f      	bne.n	800891c <HAL_TIM_PWM_Stop_DMA+0x178>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6a1a      	ldr	r2, [r3, #32]
 8008902:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008906:	4013      	ands	r3, r2
 8008908:	2b00      	cmp	r3, #0
 800890a:	d107      	bne.n	800891c <HAL_TIM_PWM_Stop_DMA+0x178>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f022 0201 	bic.w	r2, r2, #1
 800891a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d104      	bne.n	800892c <HAL_TIM_PWM_Stop_DMA+0x188>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800892a:	e023      	b.n	8008974 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b04      	cmp	r3, #4
 8008930:	d104      	bne.n	800893c <HAL_TIM_PWM_Stop_DMA+0x198>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800893a:	e01b      	b.n	8008974 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	2b08      	cmp	r3, #8
 8008940:	d104      	bne.n	800894c <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2201      	movs	r2, #1
 8008946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800894a:	e013      	b.n	8008974 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2b0c      	cmp	r3, #12
 8008950:	d104      	bne.n	800895c <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800895a:	e00b      	b.n	8008974 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	2b10      	cmp	r3, #16
 8008960:	d104      	bne.n	800896c <HAL_TIM_PWM_Stop_DMA+0x1c8>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800896a:	e003      	b.n	8008974 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8008974:	7bfb      	ldrb	r3, [r7, #15]
}
 8008976:	4618      	mov	r0, r3
 8008978:	3710      	adds	r7, #16
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	40012c00 	.word	0x40012c00
 8008984:	40013400 	.word	0x40013400
 8008988:	40014000 	.word	0x40014000
 800898c:	40014400 	.word	0x40014400
 8008990:	40014800 	.word	0x40014800

08008994 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	f003 0302 	and.w	r3, r3, #2
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d020      	beq.n	80089f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f003 0302 	and.w	r3, r3, #2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d01b      	beq.n	80089f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f06f 0202 	mvn.w	r2, #2
 80089c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2201      	movs	r2, #1
 80089ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	699b      	ldr	r3, [r3, #24]
 80089d6:	f003 0303 	and.w	r3, r3, #3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d003      	beq.n	80089e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 fb40 	bl	8009064 <HAL_TIM_IC_CaptureCallback>
 80089e4:	e005      	b.n	80089f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fb32 	bl	8009050 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f7f9 fb69 	bl	80020c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2200      	movs	r2, #0
 80089f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	f003 0304 	and.w	r3, r3, #4
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d020      	beq.n	8008a44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f003 0304 	and.w	r3, r3, #4
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d01b      	beq.n	8008a44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f06f 0204 	mvn.w	r2, #4
 8008a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2202      	movs	r2, #2
 8008a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	699b      	ldr	r3, [r3, #24]
 8008a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d003      	beq.n	8008a32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fb1a 	bl	8009064 <HAL_TIM_IC_CaptureCallback>
 8008a30:	e005      	b.n	8008a3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fb0c 	bl	8009050 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f7f9 fb43 	bl	80020c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	f003 0308 	and.w	r3, r3, #8
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d020      	beq.n	8008a90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f003 0308 	and.w	r3, r3, #8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d01b      	beq.n	8008a90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f06f 0208 	mvn.w	r2, #8
 8008a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2204      	movs	r2, #4
 8008a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	69db      	ldr	r3, [r3, #28]
 8008a6e:	f003 0303 	and.w	r3, r3, #3
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d003      	beq.n	8008a7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 faf4 	bl	8009064 <HAL_TIM_IC_CaptureCallback>
 8008a7c:	e005      	b.n	8008a8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 fae6 	bl	8009050 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f7f9 fb1d 	bl	80020c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	f003 0310 	and.w	r3, r3, #16
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d020      	beq.n	8008adc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f003 0310 	and.w	r3, r3, #16
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d01b      	beq.n	8008adc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0210 	mvn.w	r2, #16
 8008aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2208      	movs	r2, #8
 8008ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	69db      	ldr	r3, [r3, #28]
 8008aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 face 	bl	8009064 <HAL_TIM_IC_CaptureCallback>
 8008ac8:	e005      	b.n	8008ad6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 fac0 	bl	8009050 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f7f9 faf7 	bl	80020c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	f003 0301 	and.w	r3, r3, #1
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00c      	beq.n	8008b00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d007      	beq.n	8008b00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f06f 0201 	mvn.w	r2, #1
 8008af8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7f9 fbea 	bl	80022d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d104      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00c      	beq.n	8008b2e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d007      	beq.n	8008b2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f001 f875 	bl	8009c18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d00c      	beq.n	8008b52 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d007      	beq.n	8008b52 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f001 f86d 	bl	8009c2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00c      	beq.n	8008b76 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d007      	beq.n	8008b76 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 fa8b 	bl	800908c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	f003 0320 	and.w	r3, r3, #32
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00c      	beq.n	8008b9a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f003 0320 	and.w	r3, r3, #32
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d007      	beq.n	8008b9a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f06f 0220 	mvn.w	r2, #32
 8008b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f001 f835 	bl	8009c04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00c      	beq.n	8008bbe <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d007      	beq.n	8008bbe <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f001 f841 	bl	8009c40 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d00c      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d007      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f001 f839 	bl	8009c54 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00c      	beq.n	8008c06 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d007      	beq.n	8008c06 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f001 f831 	bl	8009c68 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00c      	beq.n	8008c2a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d007      	beq.n	8008c2a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f001 f829 	bl	8009c7c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c2a:	bf00      	nop
 8008c2c:	3710      	adds	r7, #16
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
	...

08008c34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b086      	sub	sp, #24
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	60f8      	str	r0, [r7, #12]
 8008c3c:	60b9      	str	r1, [r7, #8]
 8008c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c40:	2300      	movs	r3, #0
 8008c42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d101      	bne.n	8008c52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008c4e:	2302      	movs	r3, #2
 8008c50:	e0ff      	b.n	8008e52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2b14      	cmp	r3, #20
 8008c5e:	f200 80f0 	bhi.w	8008e42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008c62:	a201      	add	r2, pc, #4	@ (adr r2, 8008c68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c68:	08008cbd 	.word	0x08008cbd
 8008c6c:	08008e43 	.word	0x08008e43
 8008c70:	08008e43 	.word	0x08008e43
 8008c74:	08008e43 	.word	0x08008e43
 8008c78:	08008cfd 	.word	0x08008cfd
 8008c7c:	08008e43 	.word	0x08008e43
 8008c80:	08008e43 	.word	0x08008e43
 8008c84:	08008e43 	.word	0x08008e43
 8008c88:	08008d3f 	.word	0x08008d3f
 8008c8c:	08008e43 	.word	0x08008e43
 8008c90:	08008e43 	.word	0x08008e43
 8008c94:	08008e43 	.word	0x08008e43
 8008c98:	08008d7f 	.word	0x08008d7f
 8008c9c:	08008e43 	.word	0x08008e43
 8008ca0:	08008e43 	.word	0x08008e43
 8008ca4:	08008e43 	.word	0x08008e43
 8008ca8:	08008dc1 	.word	0x08008dc1
 8008cac:	08008e43 	.word	0x08008e43
 8008cb0:	08008e43 	.word	0x08008e43
 8008cb4:	08008e43 	.word	0x08008e43
 8008cb8:	08008e01 	.word	0x08008e01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68b9      	ldr	r1, [r7, #8]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f000 fb64 	bl	8009390 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	699a      	ldr	r2, [r3, #24]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f042 0208 	orr.w	r2, r2, #8
 8008cd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	699a      	ldr	r2, [r3, #24]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f022 0204 	bic.w	r2, r2, #4
 8008ce6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	6999      	ldr	r1, [r3, #24]
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	691a      	ldr	r2, [r3, #16]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	430a      	orrs	r2, r1
 8008cf8:	619a      	str	r2, [r3, #24]
      break;
 8008cfa:	e0a5      	b.n	8008e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68b9      	ldr	r1, [r7, #8]
 8008d02:	4618      	mov	r0, r3
 8008d04:	f000 fbd4 	bl	80094b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	699a      	ldr	r2, [r3, #24]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	699a      	ldr	r2, [r3, #24]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	6999      	ldr	r1, [r3, #24]
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	021a      	lsls	r2, r3, #8
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	430a      	orrs	r2, r1
 8008d3a:	619a      	str	r2, [r3, #24]
      break;
 8008d3c:	e084      	b.n	8008e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68b9      	ldr	r1, [r7, #8]
 8008d44:	4618      	mov	r0, r3
 8008d46:	f000 fc3d 	bl	80095c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	69da      	ldr	r2, [r3, #28]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f042 0208 	orr.w	r2, r2, #8
 8008d58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	69da      	ldr	r2, [r3, #28]
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f022 0204 	bic.w	r2, r2, #4
 8008d68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	69d9      	ldr	r1, [r3, #28]
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	691a      	ldr	r2, [r3, #16]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	430a      	orrs	r2, r1
 8008d7a:	61da      	str	r2, [r3, #28]
      break;
 8008d7c:	e064      	b.n	8008e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68b9      	ldr	r1, [r7, #8]
 8008d84:	4618      	mov	r0, r3
 8008d86:	f000 fca5 	bl	80096d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	69da      	ldr	r2, [r3, #28]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	69da      	ldr	r2, [r3, #28]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	69d9      	ldr	r1, [r3, #28]
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	021a      	lsls	r2, r3, #8
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	430a      	orrs	r2, r1
 8008dbc:	61da      	str	r2, [r3, #28]
      break;
 8008dbe:	e043      	b.n	8008e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	68b9      	ldr	r1, [r7, #8]
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 fd0e 	bl	80097e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f042 0208 	orr.w	r2, r2, #8
 8008dda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f022 0204 	bic.w	r2, r2, #4
 8008dea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	691a      	ldr	r2, [r3, #16]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	430a      	orrs	r2, r1
 8008dfc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008dfe:	e023      	b.n	8008e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68b9      	ldr	r1, [r7, #8]
 8008e06:	4618      	mov	r0, r3
 8008e08:	f000 fd52 	bl	80098b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	021a      	lsls	r2, r3, #8
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	430a      	orrs	r2, r1
 8008e3e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008e40:	e002      	b.n	8008e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	75fb      	strb	r3, [r7, #23]
      break;
 8008e46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3718      	adds	r7, #24
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop

08008e5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e66:	2300      	movs	r3, #0
 8008e68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d101      	bne.n	8008e78 <HAL_TIM_ConfigClockSource+0x1c>
 8008e74:	2302      	movs	r3, #2
 8008e76:	e0de      	b.n	8009036 <HAL_TIM_ConfigClockSource+0x1da>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2202      	movs	r2, #2
 8008e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008e96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008e9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ea2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a63      	ldr	r2, [pc, #396]	@ (8009040 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	f000 80a9 	beq.w	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008eb8:	4a61      	ldr	r2, [pc, #388]	@ (8009040 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	f200 80ae 	bhi.w	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008ec0:	4a60      	ldr	r2, [pc, #384]	@ (8009044 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	f000 80a1 	beq.w	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008ec8:	4a5e      	ldr	r2, [pc, #376]	@ (8009044 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	f200 80a6 	bhi.w	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008ed0:	4a5d      	ldr	r2, [pc, #372]	@ (8009048 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	f000 8099 	beq.w	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008ed8:	4a5b      	ldr	r2, [pc, #364]	@ (8009048 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	f200 809e 	bhi.w	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008ee0:	4a5a      	ldr	r2, [pc, #360]	@ (800904c <HAL_TIM_ConfigClockSource+0x1f0>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	f000 8091 	beq.w	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008ee8:	4a58      	ldr	r2, [pc, #352]	@ (800904c <HAL_TIM_ConfigClockSource+0x1f0>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	f200 8096 	bhi.w	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008ef0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008ef4:	f000 8089 	beq.w	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008ef8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008efc:	f200 808e 	bhi.w	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f04:	d03e      	beq.n	8008f84 <HAL_TIM_ConfigClockSource+0x128>
 8008f06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f0a:	f200 8087 	bhi.w	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f12:	f000 8086 	beq.w	8009022 <HAL_TIM_ConfigClockSource+0x1c6>
 8008f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f1a:	d87f      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f1c:	2b70      	cmp	r3, #112	@ 0x70
 8008f1e:	d01a      	beq.n	8008f56 <HAL_TIM_ConfigClockSource+0xfa>
 8008f20:	2b70      	cmp	r3, #112	@ 0x70
 8008f22:	d87b      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f24:	2b60      	cmp	r3, #96	@ 0x60
 8008f26:	d050      	beq.n	8008fca <HAL_TIM_ConfigClockSource+0x16e>
 8008f28:	2b60      	cmp	r3, #96	@ 0x60
 8008f2a:	d877      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f2c:	2b50      	cmp	r3, #80	@ 0x50
 8008f2e:	d03c      	beq.n	8008faa <HAL_TIM_ConfigClockSource+0x14e>
 8008f30:	2b50      	cmp	r3, #80	@ 0x50
 8008f32:	d873      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f34:	2b40      	cmp	r3, #64	@ 0x40
 8008f36:	d058      	beq.n	8008fea <HAL_TIM_ConfigClockSource+0x18e>
 8008f38:	2b40      	cmp	r3, #64	@ 0x40
 8008f3a:	d86f      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f3c:	2b30      	cmp	r3, #48	@ 0x30
 8008f3e:	d064      	beq.n	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008f40:	2b30      	cmp	r3, #48	@ 0x30
 8008f42:	d86b      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f44:	2b20      	cmp	r3, #32
 8008f46:	d060      	beq.n	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008f48:	2b20      	cmp	r3, #32
 8008f4a:	d867      	bhi.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d05c      	beq.n	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008f50:	2b10      	cmp	r3, #16
 8008f52:	d05a      	beq.n	800900a <HAL_TIM_ConfigClockSource+0x1ae>
 8008f54:	e062      	b.n	800901c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f66:	f000 fd85 	bl	8009a74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008f78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68ba      	ldr	r2, [r7, #8]
 8008f80:	609a      	str	r2, [r3, #8]
      break;
 8008f82:	e04f      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f94:	f000 fd6e 	bl	8009a74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	689a      	ldr	r2, [r3, #8]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008fa6:	609a      	str	r2, [r3, #8]
      break;
 8008fa8:	e03c      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	f000 fce0 	bl	800997c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2150      	movs	r1, #80	@ 0x50
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f000 fd39 	bl	8009a3a <TIM_ITRx_SetConfig>
      break;
 8008fc8:	e02c      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	f000 fcff 	bl	80099da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	2160      	movs	r1, #96	@ 0x60
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f000 fd29 	bl	8009a3a <TIM_ITRx_SetConfig>
      break;
 8008fe8:	e01c      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	f000 fcc0 	bl	800997c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2140      	movs	r1, #64	@ 0x40
 8009002:	4618      	mov	r0, r3
 8009004:	f000 fd19 	bl	8009a3a <TIM_ITRx_SetConfig>
      break;
 8009008:	e00c      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4619      	mov	r1, r3
 8009014:	4610      	mov	r0, r2
 8009016:	f000 fd10 	bl	8009a3a <TIM_ITRx_SetConfig>
      break;
 800901a:	e003      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	73fb      	strb	r3, [r7, #15]
      break;
 8009020:	e000      	b.n	8009024 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8009022:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2201      	movs	r2, #1
 8009028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009034:	7bfb      	ldrb	r3, [r7, #15]
}
 8009036:	4618      	mov	r0, r3
 8009038:	3710      	adds	r7, #16
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}
 800903e:	bf00      	nop
 8009040:	00100070 	.word	0x00100070
 8009044:	00100040 	.word	0x00100040
 8009048:	00100030 	.word	0x00100030
 800904c:	00100020 	.word	0x00100020

08009050 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009058:	bf00      	nop
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800906c:	bf00      	nop
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009094:	bf00      	nop
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b084      	sub	sp, #16
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090c0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d107      	bne.n	80090dc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2201      	movs	r2, #1
 80090d0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2201      	movs	r2, #1
 80090d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80090da:	e02a      	b.n	8009132 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d107      	bne.n	80090f6 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2202      	movs	r2, #2
 80090ea:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80090f4:	e01d      	b.n	8009132 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d107      	bne.n	8009110 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2204      	movs	r2, #4
 8009104:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800910e:	e010      	b.n	8009132 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	429a      	cmp	r2, r3
 8009118:	d107      	bne.n	800912a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2208      	movs	r2, #8
 800911e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2201      	movs	r2, #1
 8009124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009128:	e003      	b.n	8009132 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2201      	movs	r2, #1
 800912e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f7ff ffb4 	bl	80090a0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2200      	movs	r2, #0
 800913c:	771a      	strb	r2, [r3, #28]
}
 800913e:	bf00      	nop
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b084      	sub	sp, #16
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009152:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	429a      	cmp	r2, r3
 800915c:	d10b      	bne.n	8009176 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2201      	movs	r2, #1
 8009162:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	69db      	ldr	r3, [r3, #28]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d136      	bne.n	80091da <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2201      	movs	r2, #1
 8009170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009174:	e031      	b.n	80091da <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	429a      	cmp	r2, r3
 800917e:	d10b      	bne.n	8009198 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2202      	movs	r2, #2
 8009184:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	69db      	ldr	r3, [r3, #28]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d125      	bne.n	80091da <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2201      	movs	r2, #1
 8009192:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009196:	e020      	b.n	80091da <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d10b      	bne.n	80091ba <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2204      	movs	r2, #4
 80091a6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	69db      	ldr	r3, [r3, #28]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d114      	bne.n	80091da <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80091b8:	e00f      	b.n	80091da <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d10a      	bne.n	80091da <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2208      	movs	r2, #8
 80091c8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	69db      	ldr	r3, [r3, #28]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d103      	bne.n	80091da <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f7f8 ff72 	bl	80020c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	771a      	strb	r2, [r3, #28]
}
 80091e6:	bf00      	nop
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b084      	sub	sp, #16
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091fa:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	429a      	cmp	r2, r3
 8009204:	d103      	bne.n	800920e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2201      	movs	r2, #1
 800920a:	771a      	strb	r2, [r3, #28]
 800920c:	e019      	b.n	8009242 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	429a      	cmp	r2, r3
 8009216:	d103      	bne.n	8009220 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2202      	movs	r2, #2
 800921c:	771a      	strb	r2, [r3, #28]
 800921e:	e010      	b.n	8009242 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	429a      	cmp	r2, r3
 8009228:	d103      	bne.n	8009232 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2204      	movs	r2, #4
 800922e:	771a      	strb	r2, [r3, #28]
 8009230:	e007      	b.n	8009242 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	429a      	cmp	r2, r3
 800923a:	d102      	bne.n	8009242 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2208      	movs	r2, #8
 8009240:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8009242:	68f8      	ldr	r0, [r7, #12]
 8009244:	f7ff ff18 	bl	8009078 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2200      	movs	r2, #0
 800924c:	771a      	strb	r2, [r3, #28]
}
 800924e:	bf00      	nop
 8009250:	3710      	adds	r7, #16
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
	...

08009258 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009258:	b480      	push	{r7}
 800925a:	b085      	sub	sp, #20
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a42      	ldr	r2, [pc, #264]	@ (8009374 <TIM_Base_SetConfig+0x11c>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d00f      	beq.n	8009290 <TIM_Base_SetConfig+0x38>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009276:	d00b      	beq.n	8009290 <TIM_Base_SetConfig+0x38>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	4a3f      	ldr	r2, [pc, #252]	@ (8009378 <TIM_Base_SetConfig+0x120>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d007      	beq.n	8009290 <TIM_Base_SetConfig+0x38>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	4a3e      	ldr	r2, [pc, #248]	@ (800937c <TIM_Base_SetConfig+0x124>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d003      	beq.n	8009290 <TIM_Base_SetConfig+0x38>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	4a3d      	ldr	r2, [pc, #244]	@ (8009380 <TIM_Base_SetConfig+0x128>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d108      	bne.n	80092a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	68fa      	ldr	r2, [r7, #12]
 800929e:	4313      	orrs	r3, r2
 80092a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a33      	ldr	r2, [pc, #204]	@ (8009374 <TIM_Base_SetConfig+0x11c>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d01b      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092b0:	d017      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a30      	ldr	r2, [pc, #192]	@ (8009378 <TIM_Base_SetConfig+0x120>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d013      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4a2f      	ldr	r2, [pc, #188]	@ (800937c <TIM_Base_SetConfig+0x124>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d00f      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	4a2e      	ldr	r2, [pc, #184]	@ (8009380 <TIM_Base_SetConfig+0x128>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d00b      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a2d      	ldr	r2, [pc, #180]	@ (8009384 <TIM_Base_SetConfig+0x12c>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d007      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a2c      	ldr	r2, [pc, #176]	@ (8009388 <TIM_Base_SetConfig+0x130>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d003      	beq.n	80092e2 <TIM_Base_SetConfig+0x8a>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4a2b      	ldr	r2, [pc, #172]	@ (800938c <TIM_Base_SetConfig+0x134>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d108      	bne.n	80092f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	68fa      	ldr	r2, [r7, #12]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	695b      	ldr	r3, [r3, #20]
 80092fe:	4313      	orrs	r3, r2
 8009300:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	689a      	ldr	r2, [r3, #8]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a16      	ldr	r2, [pc, #88]	@ (8009374 <TIM_Base_SetConfig+0x11c>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d00f      	beq.n	8009340 <TIM_Base_SetConfig+0xe8>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a17      	ldr	r2, [pc, #92]	@ (8009380 <TIM_Base_SetConfig+0x128>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d00b      	beq.n	8009340 <TIM_Base_SetConfig+0xe8>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a16      	ldr	r2, [pc, #88]	@ (8009384 <TIM_Base_SetConfig+0x12c>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d007      	beq.n	8009340 <TIM_Base_SetConfig+0xe8>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4a15      	ldr	r2, [pc, #84]	@ (8009388 <TIM_Base_SetConfig+0x130>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d003      	beq.n	8009340 <TIM_Base_SetConfig+0xe8>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	4a14      	ldr	r2, [pc, #80]	@ (800938c <TIM_Base_SetConfig+0x134>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d103      	bne.n	8009348 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	691a      	ldr	r2, [r3, #16]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	691b      	ldr	r3, [r3, #16]
 8009352:	f003 0301 	and.w	r3, r3, #1
 8009356:	2b01      	cmp	r3, #1
 8009358:	d105      	bne.n	8009366 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	f023 0201 	bic.w	r2, r3, #1
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	611a      	str	r2, [r3, #16]
  }
}
 8009366:	bf00      	nop
 8009368:	3714      	adds	r7, #20
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	40012c00 	.word	0x40012c00
 8009378:	40000400 	.word	0x40000400
 800937c:	40000800 	.word	0x40000800
 8009380:	40013400 	.word	0x40013400
 8009384:	40014000 	.word	0x40014000
 8009388:	40014400 	.word	0x40014400
 800938c:	40014800 	.word	0x40014800

08009390 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6a1b      	ldr	r3, [r3, #32]
 800939e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6a1b      	ldr	r3, [r3, #32]
 80093a4:	f023 0201 	bic.w	r2, r3, #1
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	699b      	ldr	r3, [r3, #24]
 80093b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f023 0303 	bic.w	r3, r3, #3
 80093ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	4313      	orrs	r3, r2
 80093d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	f023 0302 	bic.w	r3, r3, #2
 80093dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	697a      	ldr	r2, [r7, #20]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a2c      	ldr	r2, [pc, #176]	@ (800949c <TIM_OC1_SetConfig+0x10c>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d00f      	beq.n	8009410 <TIM_OC1_SetConfig+0x80>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a2b      	ldr	r2, [pc, #172]	@ (80094a0 <TIM_OC1_SetConfig+0x110>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d00b      	beq.n	8009410 <TIM_OC1_SetConfig+0x80>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a2a      	ldr	r2, [pc, #168]	@ (80094a4 <TIM_OC1_SetConfig+0x114>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d007      	beq.n	8009410 <TIM_OC1_SetConfig+0x80>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a29      	ldr	r2, [pc, #164]	@ (80094a8 <TIM_OC1_SetConfig+0x118>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d003      	beq.n	8009410 <TIM_OC1_SetConfig+0x80>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	4a28      	ldr	r2, [pc, #160]	@ (80094ac <TIM_OC1_SetConfig+0x11c>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d10c      	bne.n	800942a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	f023 0308 	bic.w	r3, r3, #8
 8009416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	697a      	ldr	r2, [r7, #20]
 800941e:	4313      	orrs	r3, r2
 8009420:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	f023 0304 	bic.w	r3, r3, #4
 8009428:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a1b      	ldr	r2, [pc, #108]	@ (800949c <TIM_OC1_SetConfig+0x10c>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d00f      	beq.n	8009452 <TIM_OC1_SetConfig+0xc2>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a1a      	ldr	r2, [pc, #104]	@ (80094a0 <TIM_OC1_SetConfig+0x110>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d00b      	beq.n	8009452 <TIM_OC1_SetConfig+0xc2>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	4a19      	ldr	r2, [pc, #100]	@ (80094a4 <TIM_OC1_SetConfig+0x114>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d007      	beq.n	8009452 <TIM_OC1_SetConfig+0xc2>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	4a18      	ldr	r2, [pc, #96]	@ (80094a8 <TIM_OC1_SetConfig+0x118>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d003      	beq.n	8009452 <TIM_OC1_SetConfig+0xc2>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4a17      	ldr	r2, [pc, #92]	@ (80094ac <TIM_OC1_SetConfig+0x11c>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d111      	bne.n	8009476 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	4313      	orrs	r3, r2
 800946a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	699b      	ldr	r3, [r3, #24]
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	4313      	orrs	r3, r2
 8009474:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	693a      	ldr	r2, [r7, #16]
 800947a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	685a      	ldr	r2, [r3, #4]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	697a      	ldr	r2, [r7, #20]
 800948e:	621a      	str	r2, [r3, #32]
}
 8009490:	bf00      	nop
 8009492:	371c      	adds	r7, #28
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr
 800949c:	40012c00 	.word	0x40012c00
 80094a0:	40013400 	.word	0x40013400
 80094a4:	40014000 	.word	0x40014000
 80094a8:	40014400 	.word	0x40014400
 80094ac:	40014800 	.word	0x40014800

080094b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b087      	sub	sp, #28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a1b      	ldr	r3, [r3, #32]
 80094be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a1b      	ldr	r3, [r3, #32]
 80094c4:	f023 0210 	bic.w	r2, r3, #16
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	699b      	ldr	r3, [r3, #24]
 80094d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	021b      	lsls	r3, r3, #8
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	f023 0320 	bic.w	r3, r3, #32
 80094fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	011b      	lsls	r3, r3, #4
 8009506:	697a      	ldr	r2, [r7, #20]
 8009508:	4313      	orrs	r3, r2
 800950a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a28      	ldr	r2, [pc, #160]	@ (80095b0 <TIM_OC2_SetConfig+0x100>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d003      	beq.n	800951c <TIM_OC2_SetConfig+0x6c>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	4a27      	ldr	r2, [pc, #156]	@ (80095b4 <TIM_OC2_SetConfig+0x104>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d10d      	bne.n	8009538 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009522:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	011b      	lsls	r3, r3, #4
 800952a:	697a      	ldr	r2, [r7, #20]
 800952c:	4313      	orrs	r3, r2
 800952e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009536:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	4a1d      	ldr	r2, [pc, #116]	@ (80095b0 <TIM_OC2_SetConfig+0x100>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d00f      	beq.n	8009560 <TIM_OC2_SetConfig+0xb0>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a1c      	ldr	r2, [pc, #112]	@ (80095b4 <TIM_OC2_SetConfig+0x104>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d00b      	beq.n	8009560 <TIM_OC2_SetConfig+0xb0>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a1b      	ldr	r2, [pc, #108]	@ (80095b8 <TIM_OC2_SetConfig+0x108>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d007      	beq.n	8009560 <TIM_OC2_SetConfig+0xb0>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a1a      	ldr	r2, [pc, #104]	@ (80095bc <TIM_OC2_SetConfig+0x10c>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d003      	beq.n	8009560 <TIM_OC2_SetConfig+0xb0>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	4a19      	ldr	r2, [pc, #100]	@ (80095c0 <TIM_OC2_SetConfig+0x110>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d113      	bne.n	8009588 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009566:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800956e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	695b      	ldr	r3, [r3, #20]
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	693a      	ldr	r2, [r7, #16]
 8009578:	4313      	orrs	r3, r2
 800957a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	699b      	ldr	r3, [r3, #24]
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	693a      	ldr	r2, [r7, #16]
 8009584:	4313      	orrs	r3, r2
 8009586:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	68fa      	ldr	r2, [r7, #12]
 8009592:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	685a      	ldr	r2, [r3, #4]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	697a      	ldr	r2, [r7, #20]
 80095a0:	621a      	str	r2, [r3, #32]
}
 80095a2:	bf00      	nop
 80095a4:	371c      	adds	r7, #28
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	40012c00 	.word	0x40012c00
 80095b4:	40013400 	.word	0x40013400
 80095b8:	40014000 	.word	0x40014000
 80095bc:	40014400 	.word	0x40014400
 80095c0:	40014800 	.word	0x40014800

080095c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b087      	sub	sp, #28
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6a1b      	ldr	r3, [r3, #32]
 80095d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6a1b      	ldr	r3, [r3, #32]
 80095d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	69db      	ldr	r3, [r3, #28]
 80095ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f023 0303 	bic.w	r3, r3, #3
 80095fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68fa      	ldr	r2, [r7, #12]
 8009606:	4313      	orrs	r3, r2
 8009608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009610:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	021b      	lsls	r3, r3, #8
 8009618:	697a      	ldr	r2, [r7, #20]
 800961a:	4313      	orrs	r3, r2
 800961c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a27      	ldr	r2, [pc, #156]	@ (80096c0 <TIM_OC3_SetConfig+0xfc>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d003      	beq.n	800962e <TIM_OC3_SetConfig+0x6a>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a26      	ldr	r2, [pc, #152]	@ (80096c4 <TIM_OC3_SetConfig+0x100>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d10d      	bne.n	800964a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009634:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	021b      	lsls	r3, r3, #8
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	4313      	orrs	r3, r2
 8009640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009648:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a1c      	ldr	r2, [pc, #112]	@ (80096c0 <TIM_OC3_SetConfig+0xfc>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d00f      	beq.n	8009672 <TIM_OC3_SetConfig+0xae>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a1b      	ldr	r2, [pc, #108]	@ (80096c4 <TIM_OC3_SetConfig+0x100>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d00b      	beq.n	8009672 <TIM_OC3_SetConfig+0xae>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a1a      	ldr	r2, [pc, #104]	@ (80096c8 <TIM_OC3_SetConfig+0x104>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d007      	beq.n	8009672 <TIM_OC3_SetConfig+0xae>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a19      	ldr	r2, [pc, #100]	@ (80096cc <TIM_OC3_SetConfig+0x108>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d003      	beq.n	8009672 <TIM_OC3_SetConfig+0xae>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a18      	ldr	r2, [pc, #96]	@ (80096d0 <TIM_OC3_SetConfig+0x10c>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d113      	bne.n	800969a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009678:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009680:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	695b      	ldr	r3, [r3, #20]
 8009686:	011b      	lsls	r3, r3, #4
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	4313      	orrs	r3, r2
 800968c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	699b      	ldr	r3, [r3, #24]
 8009692:	011b      	lsls	r3, r3, #4
 8009694:	693a      	ldr	r2, [r7, #16]
 8009696:	4313      	orrs	r3, r2
 8009698:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	693a      	ldr	r2, [r7, #16]
 800969e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	685a      	ldr	r2, [r3, #4]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	621a      	str	r2, [r3, #32]
}
 80096b4:	bf00      	nop
 80096b6:	371c      	adds	r7, #28
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr
 80096c0:	40012c00 	.word	0x40012c00
 80096c4:	40013400 	.word	0x40013400
 80096c8:	40014000 	.word	0x40014000
 80096cc:	40014400 	.word	0x40014400
 80096d0:	40014800 	.word	0x40014800

080096d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b087      	sub	sp, #28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6a1b      	ldr	r3, [r3, #32]
 80096e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6a1b      	ldr	r3, [r3, #32]
 80096e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	69db      	ldr	r3, [r3, #28]
 80096fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009702:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800970e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	021b      	lsls	r3, r3, #8
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	4313      	orrs	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009722:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	031b      	lsls	r3, r3, #12
 800972a:	697a      	ldr	r2, [r7, #20]
 800972c:	4313      	orrs	r3, r2
 800972e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4a28      	ldr	r2, [pc, #160]	@ (80097d4 <TIM_OC4_SetConfig+0x100>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d003      	beq.n	8009740 <TIM_OC4_SetConfig+0x6c>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a27      	ldr	r2, [pc, #156]	@ (80097d8 <TIM_OC4_SetConfig+0x104>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d10d      	bne.n	800975c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009746:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	68db      	ldr	r3, [r3, #12]
 800974c:	031b      	lsls	r3, r3, #12
 800974e:	697a      	ldr	r2, [r7, #20]
 8009750:	4313      	orrs	r3, r2
 8009752:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800975a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a1d      	ldr	r2, [pc, #116]	@ (80097d4 <TIM_OC4_SetConfig+0x100>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d00f      	beq.n	8009784 <TIM_OC4_SetConfig+0xb0>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a1c      	ldr	r2, [pc, #112]	@ (80097d8 <TIM_OC4_SetConfig+0x104>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d00b      	beq.n	8009784 <TIM_OC4_SetConfig+0xb0>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a1b      	ldr	r2, [pc, #108]	@ (80097dc <TIM_OC4_SetConfig+0x108>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d007      	beq.n	8009784 <TIM_OC4_SetConfig+0xb0>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a1a      	ldr	r2, [pc, #104]	@ (80097e0 <TIM_OC4_SetConfig+0x10c>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d003      	beq.n	8009784 <TIM_OC4_SetConfig+0xb0>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a19      	ldr	r2, [pc, #100]	@ (80097e4 <TIM_OC4_SetConfig+0x110>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d113      	bne.n	80097ac <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800978a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009792:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	695b      	ldr	r3, [r3, #20]
 8009798:	019b      	lsls	r3, r3, #6
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	4313      	orrs	r3, r2
 800979e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	699b      	ldr	r3, [r3, #24]
 80097a4:	019b      	lsls	r3, r3, #6
 80097a6:	693a      	ldr	r2, [r7, #16]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	697a      	ldr	r2, [r7, #20]
 80097c4:	621a      	str	r2, [r3, #32]
}
 80097c6:	bf00      	nop
 80097c8:	371c      	adds	r7, #28
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	40012c00 	.word	0x40012c00
 80097d8:	40013400 	.word	0x40013400
 80097dc:	40014000 	.word	0x40014000
 80097e0:	40014400 	.word	0x40014400
 80097e4:	40014800 	.word	0x40014800

080097e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b087      	sub	sp, #28
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a1b      	ldr	r3, [r3, #32]
 80097f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a1b      	ldr	r3, [r3, #32]
 80097fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800980e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800981a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68fa      	ldr	r2, [r7, #12]
 8009822:	4313      	orrs	r3, r2
 8009824:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800982c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	041b      	lsls	r3, r3, #16
 8009834:	693a      	ldr	r2, [r7, #16]
 8009836:	4313      	orrs	r3, r2
 8009838:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4a17      	ldr	r2, [pc, #92]	@ (800989c <TIM_OC5_SetConfig+0xb4>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d00f      	beq.n	8009862 <TIM_OC5_SetConfig+0x7a>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	4a16      	ldr	r2, [pc, #88]	@ (80098a0 <TIM_OC5_SetConfig+0xb8>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d00b      	beq.n	8009862 <TIM_OC5_SetConfig+0x7a>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a15      	ldr	r2, [pc, #84]	@ (80098a4 <TIM_OC5_SetConfig+0xbc>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d007      	beq.n	8009862 <TIM_OC5_SetConfig+0x7a>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a14      	ldr	r2, [pc, #80]	@ (80098a8 <TIM_OC5_SetConfig+0xc0>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d003      	beq.n	8009862 <TIM_OC5_SetConfig+0x7a>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a13      	ldr	r2, [pc, #76]	@ (80098ac <TIM_OC5_SetConfig+0xc4>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d109      	bne.n	8009876 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009868:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	695b      	ldr	r3, [r3, #20]
 800986e:	021b      	lsls	r3, r3, #8
 8009870:	697a      	ldr	r2, [r7, #20]
 8009872:	4313      	orrs	r3, r2
 8009874:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	697a      	ldr	r2, [r7, #20]
 800987a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	68fa      	ldr	r2, [r7, #12]
 8009880:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	685a      	ldr	r2, [r3, #4]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	621a      	str	r2, [r3, #32]
}
 8009890:	bf00      	nop
 8009892:	371c      	adds	r7, #28
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr
 800989c:	40012c00 	.word	0x40012c00
 80098a0:	40013400 	.word	0x40013400
 80098a4:	40014000 	.word	0x40014000
 80098a8:	40014400 	.word	0x40014400
 80098ac:	40014800 	.word	0x40014800

080098b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b087      	sub	sp, #28
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
 80098b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a1b      	ldr	r3, [r3, #32]
 80098be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6a1b      	ldr	r3, [r3, #32]
 80098c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	021b      	lsls	r3, r3, #8
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80098f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	051b      	lsls	r3, r3, #20
 80098fe:	693a      	ldr	r2, [r7, #16]
 8009900:	4313      	orrs	r3, r2
 8009902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4a18      	ldr	r2, [pc, #96]	@ (8009968 <TIM_OC6_SetConfig+0xb8>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d00f      	beq.n	800992c <TIM_OC6_SetConfig+0x7c>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a17      	ldr	r2, [pc, #92]	@ (800996c <TIM_OC6_SetConfig+0xbc>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d00b      	beq.n	800992c <TIM_OC6_SetConfig+0x7c>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	4a16      	ldr	r2, [pc, #88]	@ (8009970 <TIM_OC6_SetConfig+0xc0>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d007      	beq.n	800992c <TIM_OC6_SetConfig+0x7c>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a15      	ldr	r2, [pc, #84]	@ (8009974 <TIM_OC6_SetConfig+0xc4>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d003      	beq.n	800992c <TIM_OC6_SetConfig+0x7c>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4a14      	ldr	r2, [pc, #80]	@ (8009978 <TIM_OC6_SetConfig+0xc8>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d109      	bne.n	8009940 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009932:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	695b      	ldr	r3, [r3, #20]
 8009938:	029b      	lsls	r3, r3, #10
 800993a:	697a      	ldr	r2, [r7, #20]
 800993c:	4313      	orrs	r3, r2
 800993e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	68fa      	ldr	r2, [r7, #12]
 800994a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	685a      	ldr	r2, [r3, #4]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	693a      	ldr	r2, [r7, #16]
 8009958:	621a      	str	r2, [r3, #32]
}
 800995a:	bf00      	nop
 800995c:	371c      	adds	r7, #28
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr
 8009966:	bf00      	nop
 8009968:	40012c00 	.word	0x40012c00
 800996c:	40013400 	.word	0x40013400
 8009970:	40014000 	.word	0x40014000
 8009974:	40014400 	.word	0x40014400
 8009978:	40014800 	.word	0x40014800

0800997c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800997c:	b480      	push	{r7}
 800997e:	b087      	sub	sp, #28
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6a1b      	ldr	r3, [r3, #32]
 800998c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	6a1b      	ldr	r3, [r3, #32]
 8009992:	f023 0201 	bic.w	r2, r3, #1
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80099a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	011b      	lsls	r3, r3, #4
 80099ac:	693a      	ldr	r2, [r7, #16]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	f023 030a 	bic.w	r3, r3, #10
 80099b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	4313      	orrs	r3, r2
 80099c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	697a      	ldr	r2, [r7, #20]
 80099cc:	621a      	str	r2, [r3, #32]
}
 80099ce:	bf00      	nop
 80099d0:	371c      	adds	r7, #28
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099da:	b480      	push	{r7}
 80099dc:	b087      	sub	sp, #28
 80099de:	af00      	add	r7, sp, #0
 80099e0:	60f8      	str	r0, [r7, #12]
 80099e2:	60b9      	str	r1, [r7, #8]
 80099e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6a1b      	ldr	r3, [r3, #32]
 80099f0:	f023 0210 	bic.w	r2, r3, #16
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	699b      	ldr	r3, [r3, #24]
 80099fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009a04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	031b      	lsls	r3, r3, #12
 8009a0a:	693a      	ldr	r2, [r7, #16]
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009a16:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	011b      	lsls	r3, r3, #4
 8009a1c:	697a      	ldr	r2, [r7, #20]
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	693a      	ldr	r2, [r7, #16]
 8009a26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	697a      	ldr	r2, [r7, #20]
 8009a2c:	621a      	str	r2, [r3, #32]
}
 8009a2e:	bf00      	nop
 8009a30:	371c      	adds	r7, #28
 8009a32:	46bd      	mov	sp, r7
 8009a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a38:	4770      	bx	lr

08009a3a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009a3a:	b480      	push	{r7}
 8009a3c:	b085      	sub	sp, #20
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]
 8009a42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009a50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	f043 0307 	orr.w	r3, r3, #7
 8009a60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	68fa      	ldr	r2, [r7, #12]
 8009a66:	609a      	str	r2, [r3, #8]
}
 8009a68:	bf00      	nop
 8009a6a:	3714      	adds	r7, #20
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr

08009a74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b087      	sub	sp, #28
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	689b      	ldr	r3, [r3, #8]
 8009a86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009a8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	021a      	lsls	r2, r3, #8
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	431a      	orrs	r2, r3
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	697a      	ldr	r2, [r7, #20]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	697a      	ldr	r2, [r7, #20]
 8009aa6:	609a      	str	r2, [r3, #8]
}
 8009aa8:	bf00      	nop
 8009aaa:	371c      	adds	r7, #28
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b087      	sub	sp, #28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	f003 031f 	and.w	r3, r3, #31
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8009acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	6a1a      	ldr	r2, [r3, #32]
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	43db      	mvns	r3, r3
 8009ad6:	401a      	ands	r2, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6a1a      	ldr	r2, [r3, #32]
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	f003 031f 	and.w	r3, r3, #31
 8009ae6:	6879      	ldr	r1, [r7, #4]
 8009ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8009aec:	431a      	orrs	r2, r3
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	621a      	str	r2, [r3, #32]
}
 8009af2:	bf00      	nop
 8009af4:	371c      	adds	r7, #28
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
	...

08009b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b085      	sub	sp, #20
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	d101      	bne.n	8009b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b14:	2302      	movs	r3, #2
 8009b16:	e065      	b.n	8009be4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2202      	movs	r2, #2
 8009b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	689b      	ldr	r3, [r3, #8]
 8009b36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8009bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d004      	beq.n	8009b4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4a2b      	ldr	r2, [pc, #172]	@ (8009bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d108      	bne.n	8009b5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009b52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	68fa      	ldr	r2, [r7, #12]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	68fa      	ldr	r2, [r7, #12]
 8009b70:	4313      	orrs	r3, r2
 8009b72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a1b      	ldr	r2, [pc, #108]	@ (8009bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d018      	beq.n	8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b8e:	d013      	beq.n	8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a18      	ldr	r2, [pc, #96]	@ (8009bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d00e      	beq.n	8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a17      	ldr	r2, [pc, #92]	@ (8009bfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d009      	beq.n	8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a12      	ldr	r2, [pc, #72]	@ (8009bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d004      	beq.n	8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a13      	ldr	r2, [pc, #76]	@ (8009c00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d10c      	bne.n	8009bd2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bbe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	68ba      	ldr	r2, [r7, #8]
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	68ba      	ldr	r2, [r7, #8]
 8009bd0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3714      	adds	r7, #20
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr
 8009bf0:	40012c00 	.word	0x40012c00
 8009bf4:	40013400 	.word	0x40013400
 8009bf8:	40000400 	.word	0x40000400
 8009bfc:	40000800 	.word	0x40000800
 8009c00:	40014000 	.word	0x40014000

08009c04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b083      	sub	sp, #12
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c0c:	bf00      	nop
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c20:	bf00      	nop
 8009c22:	370c      	adds	r7, #12
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b083      	sub	sp, #12
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009c34:	bf00      	nop
 8009c36:	370c      	adds	r7, #12
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr

08009c40 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b083      	sub	sp, #12
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009c48:	bf00      	nop
 8009c4a:	370c      	adds	r7, #12
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b083      	sub	sp, #12
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009c5c:	bf00      	nop
 8009c5e:	370c      	adds	r7, #12
 8009c60:	46bd      	mov	sp, r7
 8009c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c66:	4770      	bx	lr

08009c68 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b083      	sub	sp, #12
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009c70:	bf00      	nop
 8009c72:	370c      	adds	r7, #12
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr

08009c7c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009c84:	bf00      	nop
 8009c86:	370c      	adds	r7, #12
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr

08009c90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b082      	sub	sp, #8
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d101      	bne.n	8009ca2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	e042      	b.n	8009d28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d106      	bne.n	8009cba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f7f9 fab9 	bl	800322c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2224      	movs	r2, #36	@ 0x24
 8009cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f022 0201 	bic.w	r2, r2, #1
 8009cd0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d002      	beq.n	8009ce0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f001 f83e 	bl	800ad5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 fd6f 	bl	800a7c4 <UART_SetConfig>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d101      	bne.n	8009cf0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	e01b      	b.n	8009d28 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	685a      	ldr	r2, [r3, #4]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009cfe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	689a      	ldr	r2, [r3, #8]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f042 0201 	orr.w	r2, r2, #1
 8009d1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f001 f8bd 	bl	800aea0 <UART_CheckIdleState>
 8009d26:	4603      	mov	r3, r0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3708      	adds	r7, #8
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b08a      	sub	sp, #40	@ 0x28
 8009d34:	af02      	add	r7, sp, #8
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	60b9      	str	r1, [r7, #8]
 8009d3a:	603b      	str	r3, [r7, #0]
 8009d3c:	4613      	mov	r3, r2
 8009d3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d46:	2b20      	cmp	r3, #32
 8009d48:	d17b      	bne.n	8009e42 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d002      	beq.n	8009d56 <HAL_UART_Transmit+0x26>
 8009d50:	88fb      	ldrh	r3, [r7, #6]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d101      	bne.n	8009d5a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009d56:	2301      	movs	r3, #1
 8009d58:	e074      	b.n	8009e44 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2221      	movs	r2, #33	@ 0x21
 8009d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d6a:	f7fa f8f7 	bl	8003f5c <HAL_GetTick>
 8009d6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	88fa      	ldrh	r2, [r7, #6]
 8009d74:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	88fa      	ldrh	r2, [r7, #6]
 8009d7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d88:	d108      	bne.n	8009d9c <HAL_UART_Transmit+0x6c>
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	691b      	ldr	r3, [r3, #16]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d104      	bne.n	8009d9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009d92:	2300      	movs	r3, #0
 8009d94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	61bb      	str	r3, [r7, #24]
 8009d9a:	e003      	b.n	8009da4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009da0:	2300      	movs	r3, #0
 8009da2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009da4:	e030      	b.n	8009e08 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	9300      	str	r3, [sp, #0]
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	2200      	movs	r2, #0
 8009dae:	2180      	movs	r1, #128	@ 0x80
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f001 f91f 	bl	800aff4 <UART_WaitOnFlagUntilTimeout>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d005      	beq.n	8009dc8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2220      	movs	r2, #32
 8009dc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009dc4:	2303      	movs	r3, #3
 8009dc6:	e03d      	b.n	8009e44 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d10b      	bne.n	8009de6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	881b      	ldrh	r3, [r3, #0]
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ddc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	3302      	adds	r3, #2
 8009de2:	61bb      	str	r3, [r7, #24]
 8009de4:	e007      	b.n	8009df6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009de6:	69fb      	ldr	r3, [r7, #28]
 8009de8:	781a      	ldrb	r2, [r3, #0]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009df0:	69fb      	ldr	r3, [r7, #28]
 8009df2:	3301      	adds	r3, #1
 8009df4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	b29a      	uxth	r2, r3
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1c8      	bne.n	8009da6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	9300      	str	r3, [sp, #0]
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2140      	movs	r1, #64	@ 0x40
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f001 f8e8 	bl	800aff4 <UART_WaitOnFlagUntilTimeout>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d005      	beq.n	8009e36 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2220      	movs	r2, #32
 8009e2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e006      	b.n	8009e44 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2220      	movs	r2, #32
 8009e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	e000      	b.n	8009e44 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009e42:	2302      	movs	r3, #2
  }
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3720      	adds	r7, #32
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}

08009e4c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b08a      	sub	sp, #40	@ 0x28
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	4613      	mov	r3, r2
 8009e58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e60:	2b20      	cmp	r3, #32
 8009e62:	d137      	bne.n	8009ed4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d002      	beq.n	8009e70 <HAL_UART_Receive_DMA+0x24>
 8009e6a:	88fb      	ldrh	r3, [r7, #6]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d101      	bne.n	8009e74 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	e030      	b.n	8009ed6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2200      	movs	r2, #0
 8009e78:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4a18      	ldr	r2, [pc, #96]	@ (8009ee0 <HAL_UART_Receive_DMA+0x94>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d01f      	beq.n	8009ec4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d018      	beq.n	8009ec4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	613b      	str	r3, [r7, #16]
   return(result);
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb0:	623b      	str	r3, [r7, #32]
 8009eb2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	69f9      	ldr	r1, [r7, #28]
 8009eb6:	6a3a      	ldr	r2, [r7, #32]
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e6      	bne.n	8009e92 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009ec4:	88fb      	ldrh	r3, [r7, #6]
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	68b9      	ldr	r1, [r7, #8]
 8009eca:	68f8      	ldr	r0, [r7, #12]
 8009ecc:	f001 f900 	bl	800b0d0 <UART_Start_Receive_DMA>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	e000      	b.n	8009ed6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009ed4:	2302      	movs	r3, #2
  }
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3728      	adds	r7, #40	@ 0x28
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}
 8009ede:	bf00      	nop
 8009ee0:	40008000 	.word	0x40008000

08009ee4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b0a0      	sub	sp, #128	@ 0x80
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ef4:	e853 3f00 	ldrex	r3, [r3]
 8009ef8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009efa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009efc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8009f00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	461a      	mov	r2, r3
 8009f08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f0c:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f0e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009f10:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009f12:	e841 2300 	strex	r3, r2, [r1]
 8009f16:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009f18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d1e6      	bne.n	8009eec <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	3308      	adds	r3, #8
 8009f24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f28:	e853 3f00 	ldrex	r3, [r3]
 8009f2c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009f2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f30:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8009f34:	f023 0301 	bic.w	r3, r3, #1
 8009f38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	3308      	adds	r3, #8
 8009f40:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009f42:	657a      	str	r2, [r7, #84]	@ 0x54
 8009f44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f46:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f4a:	e841 2300 	strex	r3, r2, [r1]
 8009f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009f50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1e3      	bne.n	8009f1e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d118      	bne.n	8009f90 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f66:	e853 3f00 	ldrex	r3, [r3]
 8009f6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f6e:	f023 0310 	bic.w	r3, r3, #16
 8009f72:	677b      	str	r3, [r7, #116]	@ 0x74
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	461a      	mov	r2, r3
 8009f7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f7e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f84:	e841 2300 	strex	r3, r2, [r1]
 8009f88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1e6      	bne.n	8009f5e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f9a:	2b80      	cmp	r3, #128	@ 0x80
 8009f9c:	d137      	bne.n	800a00e <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	3308      	adds	r3, #8
 8009fa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa6:	6a3b      	ldr	r3, [r7, #32]
 8009fa8:	e853 3f00 	ldrex	r3, [r3]
 8009fac:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fae:	69fb      	ldr	r3, [r7, #28]
 8009fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fb4:	673b      	str	r3, [r7, #112]	@ 0x70
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	3308      	adds	r3, #8
 8009fbc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009fbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fc6:	e841 2300 	strex	r3, r2, [r1]
 8009fca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1e5      	bne.n	8009f9e <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d019      	beq.n	800a00e <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009fde:	2200      	movs	r2, #0
 8009fe0:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7fb fc27 	bl	800583a <HAL_DMA_Abort>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00d      	beq.n	800a00e <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fb fd8e 	bl	8005b18 <HAL_DMA_GetError>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	2b20      	cmp	r3, #32
 800a000:	d105      	bne.n	800a00e <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2210      	movs	r2, #16
 800a006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	e073      	b.n	800a0f6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a018:	2b40      	cmp	r3, #64	@ 0x40
 800a01a:	d13b      	bne.n	800a094 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	3308      	adds	r3, #8
 800a022:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	e853 3f00 	ldrex	r3, [r3]
 800a02a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a032:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	3308      	adds	r3, #8
 800a03a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a03c:	61ba      	str	r2, [r7, #24]
 800a03e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a040:	6979      	ldr	r1, [r7, #20]
 800a042:	69ba      	ldr	r2, [r7, #24]
 800a044:	e841 2300 	strex	r3, r2, [r1]
 800a048:	613b      	str	r3, [r7, #16]
   return(result);
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1e5      	bne.n	800a01c <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a056:	2b00      	cmp	r3, #0
 800a058:	d01c      	beq.n	800a094 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a060:	2200      	movs	r2, #0
 800a062:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a06a:	4618      	mov	r0, r3
 800a06c:	f7fb fbe5 	bl	800583a <HAL_DMA_Abort>
 800a070:	4603      	mov	r3, r0
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00e      	beq.n	800a094 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a07c:	4618      	mov	r0, r3
 800a07e:	f7fb fd4b 	bl	8005b18 <HAL_DMA_GetError>
 800a082:	4603      	mov	r3, r0
 800a084:	2b20      	cmp	r3, #32
 800a086:	d105      	bne.n	800a094 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2210      	movs	r2, #16
 800a08c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800a090:	2303      	movs	r3, #3
 800a092:	e030      	b.n	800a0f6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2200      	movs	r2, #0
 800a098:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	220f      	movs	r2, #15
 800a0aa:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a0b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0b4:	d107      	bne.n	800a0c6 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	699a      	ldr	r2, [r3, #24]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f042 0210 	orr.w	r2, r2, #16
 800a0c4:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	699a      	ldr	r2, [r3, #24]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f042 0208 	orr.w	r2, r2, #8
 800a0d4:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2220      	movs	r2, #32
 800a0da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2220      	movs	r2, #32
 800a0e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3780      	adds	r7, #128	@ 0x80
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
	...

0800a100 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b0ba      	sub	sp, #232	@ 0xe8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	69db      	ldr	r3, [r3, #28]
 800a10e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a126:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a12a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a12e:	4013      	ands	r3, r2
 800a130:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a134:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d11b      	bne.n	800a174 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a13c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a140:	f003 0320 	and.w	r3, r3, #32
 800a144:	2b00      	cmp	r3, #0
 800a146:	d015      	beq.n	800a174 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a14c:	f003 0320 	and.w	r3, r3, #32
 800a150:	2b00      	cmp	r3, #0
 800a152:	d105      	bne.n	800a160 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a154:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d009      	beq.n	800a174 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a164:	2b00      	cmp	r3, #0
 800a166:	f000 8300 	beq.w	800a76a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	4798      	blx	r3
      }
      return;
 800a172:	e2fa      	b.n	800a76a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a174:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f000 8123 	beq.w	800a3c4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a17e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a182:	4b8d      	ldr	r3, [pc, #564]	@ (800a3b8 <HAL_UART_IRQHandler+0x2b8>)
 800a184:	4013      	ands	r3, r2
 800a186:	2b00      	cmp	r3, #0
 800a188:	d106      	bne.n	800a198 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a18a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a18e:	4b8b      	ldr	r3, [pc, #556]	@ (800a3bc <HAL_UART_IRQHandler+0x2bc>)
 800a190:	4013      	ands	r3, r2
 800a192:	2b00      	cmp	r3, #0
 800a194:	f000 8116 	beq.w	800a3c4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d011      	beq.n	800a1c8 <HAL_UART_IRQHandler+0xc8>
 800a1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d00b      	beq.n	800a1c8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1be:	f043 0201 	orr.w	r2, r3, #1
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1cc:	f003 0302 	and.w	r3, r3, #2
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d011      	beq.n	800a1f8 <HAL_UART_IRQHandler+0xf8>
 800a1d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d00b      	beq.n	800a1f8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	2202      	movs	r2, #2
 800a1e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1ee:	f043 0204 	orr.w	r2, r3, #4
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1fc:	f003 0304 	and.w	r3, r3, #4
 800a200:	2b00      	cmp	r3, #0
 800a202:	d011      	beq.n	800a228 <HAL_UART_IRQHandler+0x128>
 800a204:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a208:	f003 0301 	and.w	r3, r3, #1
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00b      	beq.n	800a228 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2204      	movs	r2, #4
 800a216:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a21e:	f043 0202 	orr.w	r2, r3, #2
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a22c:	f003 0308 	and.w	r3, r3, #8
 800a230:	2b00      	cmp	r3, #0
 800a232:	d017      	beq.n	800a264 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a238:	f003 0320 	and.w	r3, r3, #32
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d105      	bne.n	800a24c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a240:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a244:	4b5c      	ldr	r3, [pc, #368]	@ (800a3b8 <HAL_UART_IRQHandler+0x2b8>)
 800a246:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d00b      	beq.n	800a264 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2208      	movs	r2, #8
 800a252:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a25a:	f043 0208 	orr.w	r2, r3, #8
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a268:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d012      	beq.n	800a296 <HAL_UART_IRQHandler+0x196>
 800a270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a274:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00c      	beq.n	800a296 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a284:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a28c:	f043 0220 	orr.w	r2, r3, #32
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f000 8266 	beq.w	800a76e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a2a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2a6:	f003 0320 	and.w	r3, r3, #32
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d013      	beq.n	800a2d6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a2ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2b2:	f003 0320 	and.w	r3, r3, #32
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d105      	bne.n	800a2c6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a2ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d007      	beq.n	800a2d6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d003      	beq.n	800a2d6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	689b      	ldr	r3, [r3, #8]
 800a2e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2ea:	2b40      	cmp	r3, #64	@ 0x40
 800a2ec:	d005      	beq.n	800a2fa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a2ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a2f2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d054      	beq.n	800a3a4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 ffcf 	bl	800b29e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	689b      	ldr	r3, [r3, #8]
 800a306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a30a:	2b40      	cmp	r3, #64	@ 0x40
 800a30c:	d146      	bne.n	800a39c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	3308      	adds	r3, #8
 800a314:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a318:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a31c:	e853 3f00 	ldrex	r3, [r3]
 800a320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a324:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a328:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a32c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	3308      	adds	r3, #8
 800a336:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a33a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a33e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a342:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a346:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a34a:	e841 2300 	strex	r3, r2, [r1]
 800a34e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d1d9      	bne.n	800a30e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a360:	2b00      	cmp	r3, #0
 800a362:	d017      	beq.n	800a394 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a36a:	4a15      	ldr	r2, [pc, #84]	@ (800a3c0 <HAL_UART_IRQHandler+0x2c0>)
 800a36c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a374:	4618      	mov	r0, r3
 800a376:	f7fb fab9 	bl	80058ec <HAL_DMA_Abort_IT>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d019      	beq.n	800a3b4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a38e:	4610      	mov	r0, r2
 800a390:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a392:	e00f      	b.n	800a3b4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 f9ff 	bl	800a798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a39a:	e00b      	b.n	800a3b4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 f9fb 	bl	800a798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3a2:	e007      	b.n	800a3b4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 f9f7 	bl	800a798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a3b2:	e1dc      	b.n	800a76e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3b4:	bf00      	nop
    return;
 800a3b6:	e1da      	b.n	800a76e <HAL_UART_IRQHandler+0x66e>
 800a3b8:	10000001 	.word	0x10000001
 800a3bc:	04000120 	.word	0x04000120
 800a3c0:	0800b555 	.word	0x0800b555

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	f040 8170 	bne.w	800a6ae <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a3ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3d2:	f003 0310 	and.w	r3, r3, #16
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f000 8169 	beq.w	800a6ae <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a3dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3e0:	f003 0310 	and.w	r3, r3, #16
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 8162 	beq.w	800a6ae <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2210      	movs	r2, #16
 800a3f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3fc:	2b40      	cmp	r3, #64	@ 0x40
 800a3fe:	f040 80d8 	bne.w	800a5b2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a410:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a414:	2b00      	cmp	r3, #0
 800a416:	f000 80af 	beq.w	800a578 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a420:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a424:	429a      	cmp	r2, r3
 800a426:	f080 80a7 	bcs.w	800a578 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a430:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f003 0320 	and.w	r3, r3, #32
 800a442:	2b00      	cmp	r3, #0
 800a444:	f040 8087 	bne.w	800a556 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a450:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a454:	e853 3f00 	ldrex	r3, [r3]
 800a458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a45c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a464:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	461a      	mov	r2, r3
 800a46e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a472:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a476:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a47e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a482:	e841 2300 	strex	r3, r2, [r1]
 800a486:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a48a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d1da      	bne.n	800a448 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	3308      	adds	r3, #8
 800a498:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a49c:	e853 3f00 	ldrex	r3, [r3]
 800a4a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a4a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a4a4:	f023 0301 	bic.w	r3, r3, #1
 800a4a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	3308      	adds	r3, #8
 800a4b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a4b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a4ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a4be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a4c2:	e841 2300 	strex	r3, r2, [r1]
 800a4c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a4c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d1e1      	bne.n	800a492 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	3308      	adds	r3, #8
 800a4d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4d8:	e853 3f00 	ldrex	r3, [r3]
 800a4dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a4de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	3308      	adds	r3, #8
 800a4ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a4f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a4f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a4f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a4fa:	e841 2300 	strex	r3, r2, [r1]
 800a4fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a502:	2b00      	cmp	r3, #0
 800a504:	d1e3      	bne.n	800a4ce <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2220      	movs	r2, #32
 800a50a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a51a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a51c:	e853 3f00 	ldrex	r3, [r3]
 800a520:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a522:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a524:	f023 0310 	bic.w	r3, r3, #16
 800a528:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	461a      	mov	r2, r3
 800a532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a536:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a538:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a53c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a53e:	e841 2300 	strex	r3, r2, [r1]
 800a542:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1e4      	bne.n	800a514 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a550:	4618      	mov	r0, r3
 800a552:	f7fb f972 	bl	800583a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2202      	movs	r2, #2
 800a55a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a568:	b29b      	uxth	r3, r3
 800a56a:	1ad3      	subs	r3, r2, r3
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	4619      	mov	r1, r3
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 f91b 	bl	800a7ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a576:	e0fc      	b.n	800a772 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a57e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a582:	429a      	cmp	r2, r3
 800a584:	f040 80f5 	bne.w	800a772 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f003 0320 	and.w	r3, r3, #32
 800a596:	2b20      	cmp	r3, #32
 800a598:	f040 80eb 	bne.w	800a772 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2202      	movs	r2, #2
 800a5a0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 f8fe 	bl	800a7ac <HAL_UARTEx_RxEventCallback>
      return;
 800a5b0:	e0df      	b.n	800a772 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	1ad3      	subs	r3, r2, r3
 800a5c2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5cc:	b29b      	uxth	r3, r3
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	f000 80d1 	beq.w	800a776 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a5d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f000 80cc 	beq.w	800a776 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e6:	e853 3f00 	ldrex	r3, [r3]
 800a5ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a5ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a5f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a600:	647b      	str	r3, [r7, #68]	@ 0x44
 800a602:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a604:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a608:	e841 2300 	strex	r3, r2, [r1]
 800a60c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a60e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a610:	2b00      	cmp	r3, #0
 800a612:	d1e4      	bne.n	800a5de <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	3308      	adds	r3, #8
 800a61a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a61c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61e:	e853 3f00 	ldrex	r3, [r3]
 800a622:	623b      	str	r3, [r7, #32]
   return(result);
 800a624:	6a3b      	ldr	r3, [r7, #32]
 800a626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a62a:	f023 0301 	bic.w	r3, r3, #1
 800a62e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	3308      	adds	r3, #8
 800a638:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a63c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a63e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a640:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a644:	e841 2300 	strex	r3, r2, [r1]
 800a648:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d1e1      	bne.n	800a614 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2220      	movs	r2, #32
 800a654:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	e853 3f00 	ldrex	r3, [r3]
 800a670:	60fb      	str	r3, [r7, #12]
   return(result);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f023 0310 	bic.w	r3, r3, #16
 800a678:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	461a      	mov	r2, r3
 800a682:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a686:	61fb      	str	r3, [r7, #28]
 800a688:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a68a:	69b9      	ldr	r1, [r7, #24]
 800a68c:	69fa      	ldr	r2, [r7, #28]
 800a68e:	e841 2300 	strex	r3, r2, [r1]
 800a692:	617b      	str	r3, [r7, #20]
   return(result);
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d1e4      	bne.n	800a664 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2202      	movs	r2, #2
 800a69e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a6a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 f880 	bl	800a7ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a6ac:	e063      	b.n	800a776 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a6ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d00e      	beq.n	800a6d8 <HAL_UART_IRQHandler+0x5d8>
 800a6ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d008      	beq.n	800a6d8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a6ce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f000 ff7c 	bl	800b5ce <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a6d6:	e051      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a6d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d014      	beq.n	800a70e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a6e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d105      	bne.n	800a6fc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a6f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d008      	beq.n	800a70e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a700:	2b00      	cmp	r3, #0
 800a702:	d03a      	beq.n	800a77a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	4798      	blx	r3
    }
    return;
 800a70c:	e035      	b.n	800a77a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a70e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a716:	2b00      	cmp	r3, #0
 800a718:	d009      	beq.n	800a72e <HAL_UART_IRQHandler+0x62e>
 800a71a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a71e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a722:	2b00      	cmp	r3, #0
 800a724:	d003      	beq.n	800a72e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 ff26 	bl	800b578 <UART_EndTransmit_IT>
    return;
 800a72c:	e026      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a72e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a732:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a736:	2b00      	cmp	r3, #0
 800a738:	d009      	beq.n	800a74e <HAL_UART_IRQHandler+0x64e>
 800a73a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a73e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a742:	2b00      	cmp	r3, #0
 800a744:	d003      	beq.n	800a74e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 ff55 	bl	800b5f6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a74c:	e016      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a74e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a752:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a756:	2b00      	cmp	r3, #0
 800a758:	d010      	beq.n	800a77c <HAL_UART_IRQHandler+0x67c>
 800a75a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	da0c      	bge.n	800a77c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 ff3d 	bl	800b5e2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a768:	e008      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
      return;
 800a76a:	bf00      	nop
 800a76c:	e006      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
    return;
 800a76e:	bf00      	nop
 800a770:	e004      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
      return;
 800a772:	bf00      	nop
 800a774:	e002      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
      return;
 800a776:	bf00      	nop
 800a778:	e000      	b.n	800a77c <HAL_UART_IRQHandler+0x67c>
    return;
 800a77a:	bf00      	nop
  }
}
 800a77c:	37e8      	adds	r7, #232	@ 0xe8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop

0800a784 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a784:	b480      	push	{r7}
 800a786:	b083      	sub	sp, #12
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a78c:	bf00      	nop
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a798:	b480      	push	{r7}
 800a79a:	b083      	sub	sp, #12
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a7a0:	bf00      	nop
 800a7a2:	370c      	adds	r7, #12
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	4770      	bx	lr

0800a7ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a7c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7c8:	b08c      	sub	sp, #48	@ 0x30
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	689a      	ldr	r2, [r3, #8]
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	691b      	ldr	r3, [r3, #16]
 800a7dc:	431a      	orrs	r2, r3
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	695b      	ldr	r3, [r3, #20]
 800a7e2:	431a      	orrs	r2, r3
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	69db      	ldr	r3, [r3, #28]
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	4bab      	ldr	r3, [pc, #684]	@ (800aaa0 <UART_SetConfig+0x2dc>)
 800a7f4:	4013      	ands	r3, r2
 800a7f6:	697a      	ldr	r2, [r7, #20]
 800a7f8:	6812      	ldr	r2, [r2, #0]
 800a7fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7fc:	430b      	orrs	r3, r1
 800a7fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	68da      	ldr	r2, [r3, #12]
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	430a      	orrs	r2, r1
 800a814:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	699b      	ldr	r3, [r3, #24]
 800a81a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4aa0      	ldr	r2, [pc, #640]	@ (800aaa4 <UART_SetConfig+0x2e0>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d004      	beq.n	800a830 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	6a1b      	ldr	r3, [r3, #32]
 800a82a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a82c:	4313      	orrs	r3, r2
 800a82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a83a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a83e:	697a      	ldr	r2, [r7, #20]
 800a840:	6812      	ldr	r2, [r2, #0]
 800a842:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a844:	430b      	orrs	r3, r1
 800a846:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a84e:	f023 010f 	bic.w	r1, r3, #15
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	430a      	orrs	r2, r1
 800a85c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	4a91      	ldr	r2, [pc, #580]	@ (800aaa8 <UART_SetConfig+0x2e4>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d125      	bne.n	800a8b4 <UART_SetConfig+0xf0>
 800a868:	4b90      	ldr	r3, [pc, #576]	@ (800aaac <UART_SetConfig+0x2e8>)
 800a86a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a86e:	f003 0303 	and.w	r3, r3, #3
 800a872:	2b03      	cmp	r3, #3
 800a874:	d81a      	bhi.n	800a8ac <UART_SetConfig+0xe8>
 800a876:	a201      	add	r2, pc, #4	@ (adr r2, 800a87c <UART_SetConfig+0xb8>)
 800a878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a87c:	0800a88d 	.word	0x0800a88d
 800a880:	0800a89d 	.word	0x0800a89d
 800a884:	0800a895 	.word	0x0800a895
 800a888:	0800a8a5 	.word	0x0800a8a5
 800a88c:	2301      	movs	r3, #1
 800a88e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a892:	e0d6      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a894:	2302      	movs	r3, #2
 800a896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a89a:	e0d2      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a89c:	2304      	movs	r3, #4
 800a89e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8a2:	e0ce      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a8a4:	2308      	movs	r3, #8
 800a8a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8aa:	e0ca      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a8ac:	2310      	movs	r3, #16
 800a8ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8b2:	e0c6      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a8b4:	697b      	ldr	r3, [r7, #20]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a7d      	ldr	r2, [pc, #500]	@ (800aab0 <UART_SetConfig+0x2ec>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d138      	bne.n	800a930 <UART_SetConfig+0x16c>
 800a8be:	4b7b      	ldr	r3, [pc, #492]	@ (800aaac <UART_SetConfig+0x2e8>)
 800a8c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8c4:	f003 030c 	and.w	r3, r3, #12
 800a8c8:	2b0c      	cmp	r3, #12
 800a8ca:	d82d      	bhi.n	800a928 <UART_SetConfig+0x164>
 800a8cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a8d4 <UART_SetConfig+0x110>)
 800a8ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8d2:	bf00      	nop
 800a8d4:	0800a909 	.word	0x0800a909
 800a8d8:	0800a929 	.word	0x0800a929
 800a8dc:	0800a929 	.word	0x0800a929
 800a8e0:	0800a929 	.word	0x0800a929
 800a8e4:	0800a919 	.word	0x0800a919
 800a8e8:	0800a929 	.word	0x0800a929
 800a8ec:	0800a929 	.word	0x0800a929
 800a8f0:	0800a929 	.word	0x0800a929
 800a8f4:	0800a911 	.word	0x0800a911
 800a8f8:	0800a929 	.word	0x0800a929
 800a8fc:	0800a929 	.word	0x0800a929
 800a900:	0800a929 	.word	0x0800a929
 800a904:	0800a921 	.word	0x0800a921
 800a908:	2300      	movs	r3, #0
 800a90a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a90e:	e098      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a910:	2302      	movs	r3, #2
 800a912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a916:	e094      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a918:	2304      	movs	r3, #4
 800a91a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a91e:	e090      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a920:	2308      	movs	r3, #8
 800a922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a926:	e08c      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a928:	2310      	movs	r3, #16
 800a92a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a92e:	e088      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a5f      	ldr	r2, [pc, #380]	@ (800aab4 <UART_SetConfig+0x2f0>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d125      	bne.n	800a986 <UART_SetConfig+0x1c2>
 800a93a:	4b5c      	ldr	r3, [pc, #368]	@ (800aaac <UART_SetConfig+0x2e8>)
 800a93c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a940:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a944:	2b30      	cmp	r3, #48	@ 0x30
 800a946:	d016      	beq.n	800a976 <UART_SetConfig+0x1b2>
 800a948:	2b30      	cmp	r3, #48	@ 0x30
 800a94a:	d818      	bhi.n	800a97e <UART_SetConfig+0x1ba>
 800a94c:	2b20      	cmp	r3, #32
 800a94e:	d00a      	beq.n	800a966 <UART_SetConfig+0x1a2>
 800a950:	2b20      	cmp	r3, #32
 800a952:	d814      	bhi.n	800a97e <UART_SetConfig+0x1ba>
 800a954:	2b00      	cmp	r3, #0
 800a956:	d002      	beq.n	800a95e <UART_SetConfig+0x19a>
 800a958:	2b10      	cmp	r3, #16
 800a95a:	d008      	beq.n	800a96e <UART_SetConfig+0x1aa>
 800a95c:	e00f      	b.n	800a97e <UART_SetConfig+0x1ba>
 800a95e:	2300      	movs	r3, #0
 800a960:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a964:	e06d      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a966:	2302      	movs	r3, #2
 800a968:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a96c:	e069      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a96e:	2304      	movs	r3, #4
 800a970:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a974:	e065      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a976:	2308      	movs	r3, #8
 800a978:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a97c:	e061      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a97e:	2310      	movs	r3, #16
 800a980:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a984:	e05d      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4a4b      	ldr	r2, [pc, #300]	@ (800aab8 <UART_SetConfig+0x2f4>)
 800a98c:	4293      	cmp	r3, r2
 800a98e:	d125      	bne.n	800a9dc <UART_SetConfig+0x218>
 800a990:	4b46      	ldr	r3, [pc, #280]	@ (800aaac <UART_SetConfig+0x2e8>)
 800a992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a996:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a99a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a99c:	d016      	beq.n	800a9cc <UART_SetConfig+0x208>
 800a99e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a9a0:	d818      	bhi.n	800a9d4 <UART_SetConfig+0x210>
 800a9a2:	2b80      	cmp	r3, #128	@ 0x80
 800a9a4:	d00a      	beq.n	800a9bc <UART_SetConfig+0x1f8>
 800a9a6:	2b80      	cmp	r3, #128	@ 0x80
 800a9a8:	d814      	bhi.n	800a9d4 <UART_SetConfig+0x210>
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d002      	beq.n	800a9b4 <UART_SetConfig+0x1f0>
 800a9ae:	2b40      	cmp	r3, #64	@ 0x40
 800a9b0:	d008      	beq.n	800a9c4 <UART_SetConfig+0x200>
 800a9b2:	e00f      	b.n	800a9d4 <UART_SetConfig+0x210>
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9ba:	e042      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a9bc:	2302      	movs	r3, #2
 800a9be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9c2:	e03e      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a9c4:	2304      	movs	r3, #4
 800a9c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9ca:	e03a      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a9cc:	2308      	movs	r3, #8
 800a9ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9d2:	e036      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a9d4:	2310      	movs	r3, #16
 800a9d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9da:	e032      	b.n	800aa42 <UART_SetConfig+0x27e>
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4a30      	ldr	r2, [pc, #192]	@ (800aaa4 <UART_SetConfig+0x2e0>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d12a      	bne.n	800aa3c <UART_SetConfig+0x278>
 800a9e6:	4b31      	ldr	r3, [pc, #196]	@ (800aaac <UART_SetConfig+0x2e8>)
 800a9e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a9f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a9f4:	d01a      	beq.n	800aa2c <UART_SetConfig+0x268>
 800a9f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a9fa:	d81b      	bhi.n	800aa34 <UART_SetConfig+0x270>
 800a9fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa00:	d00c      	beq.n	800aa1c <UART_SetConfig+0x258>
 800aa02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa06:	d815      	bhi.n	800aa34 <UART_SetConfig+0x270>
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d003      	beq.n	800aa14 <UART_SetConfig+0x250>
 800aa0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa10:	d008      	beq.n	800aa24 <UART_SetConfig+0x260>
 800aa12:	e00f      	b.n	800aa34 <UART_SetConfig+0x270>
 800aa14:	2300      	movs	r3, #0
 800aa16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa1a:	e012      	b.n	800aa42 <UART_SetConfig+0x27e>
 800aa1c:	2302      	movs	r3, #2
 800aa1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa22:	e00e      	b.n	800aa42 <UART_SetConfig+0x27e>
 800aa24:	2304      	movs	r3, #4
 800aa26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa2a:	e00a      	b.n	800aa42 <UART_SetConfig+0x27e>
 800aa2c:	2308      	movs	r3, #8
 800aa2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa32:	e006      	b.n	800aa42 <UART_SetConfig+0x27e>
 800aa34:	2310      	movs	r3, #16
 800aa36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa3a:	e002      	b.n	800aa42 <UART_SetConfig+0x27e>
 800aa3c:	2310      	movs	r3, #16
 800aa3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	4a17      	ldr	r2, [pc, #92]	@ (800aaa4 <UART_SetConfig+0x2e0>)
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	f040 80a8 	bne.w	800ab9e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aa4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa52:	2b08      	cmp	r3, #8
 800aa54:	d834      	bhi.n	800aac0 <UART_SetConfig+0x2fc>
 800aa56:	a201      	add	r2, pc, #4	@ (adr r2, 800aa5c <UART_SetConfig+0x298>)
 800aa58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa5c:	0800aa81 	.word	0x0800aa81
 800aa60:	0800aac1 	.word	0x0800aac1
 800aa64:	0800aa89 	.word	0x0800aa89
 800aa68:	0800aac1 	.word	0x0800aac1
 800aa6c:	0800aa8f 	.word	0x0800aa8f
 800aa70:	0800aac1 	.word	0x0800aac1
 800aa74:	0800aac1 	.word	0x0800aac1
 800aa78:	0800aac1 	.word	0x0800aac1
 800aa7c:	0800aa97 	.word	0x0800aa97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa80:	f7fc fc94 	bl	80073ac <HAL_RCC_GetPCLK1Freq>
 800aa84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa86:	e021      	b.n	800aacc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa88:	4b0c      	ldr	r3, [pc, #48]	@ (800aabc <UART_SetConfig+0x2f8>)
 800aa8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa8c:	e01e      	b.n	800aacc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa8e:	f7fc fc21 	bl	80072d4 <HAL_RCC_GetSysClockFreq>
 800aa92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa94:	e01a      	b.n	800aacc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa9c:	e016      	b.n	800aacc <UART_SetConfig+0x308>
 800aa9e:	bf00      	nop
 800aaa0:	cfff69f3 	.word	0xcfff69f3
 800aaa4:	40008000 	.word	0x40008000
 800aaa8:	40013800 	.word	0x40013800
 800aaac:	40021000 	.word	0x40021000
 800aab0:	40004400 	.word	0x40004400
 800aab4:	40004800 	.word	0x40004800
 800aab8:	40004c00 	.word	0x40004c00
 800aabc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800aac0:	2300      	movs	r3, #0
 800aac2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aaca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f000 812a 	beq.w	800ad28 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad8:	4a9e      	ldr	r2, [pc, #632]	@ (800ad54 <UART_SetConfig+0x590>)
 800aada:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aade:	461a      	mov	r2, r3
 800aae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae2:	fbb3 f3f2 	udiv	r3, r3, r2
 800aae6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	685a      	ldr	r2, [r3, #4]
 800aaec:	4613      	mov	r3, r2
 800aaee:	005b      	lsls	r3, r3, #1
 800aaf0:	4413      	add	r3, r2
 800aaf2:	69ba      	ldr	r2, [r7, #24]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d305      	bcc.n	800ab04 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aafe:	69ba      	ldr	r2, [r7, #24]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d903      	bls.n	800ab0c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ab0a:	e10d      	b.n	800ad28 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab0e:	2200      	movs	r2, #0
 800ab10:	60bb      	str	r3, [r7, #8]
 800ab12:	60fa      	str	r2, [r7, #12]
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab18:	4a8e      	ldr	r2, [pc, #568]	@ (800ad54 <UART_SetConfig+0x590>)
 800ab1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	2200      	movs	r2, #0
 800ab22:	603b      	str	r3, [r7, #0]
 800ab24:	607a      	str	r2, [r7, #4]
 800ab26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ab2e:	f7f6 f8d3 	bl	8000cd8 <__aeabi_uldivmod>
 800ab32:	4602      	mov	r2, r0
 800ab34:	460b      	mov	r3, r1
 800ab36:	4610      	mov	r0, r2
 800ab38:	4619      	mov	r1, r3
 800ab3a:	f04f 0200 	mov.w	r2, #0
 800ab3e:	f04f 0300 	mov.w	r3, #0
 800ab42:	020b      	lsls	r3, r1, #8
 800ab44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab48:	0202      	lsls	r2, r0, #8
 800ab4a:	6979      	ldr	r1, [r7, #20]
 800ab4c:	6849      	ldr	r1, [r1, #4]
 800ab4e:	0849      	lsrs	r1, r1, #1
 800ab50:	2000      	movs	r0, #0
 800ab52:	460c      	mov	r4, r1
 800ab54:	4605      	mov	r5, r0
 800ab56:	eb12 0804 	adds.w	r8, r2, r4
 800ab5a:	eb43 0905 	adc.w	r9, r3, r5
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	685b      	ldr	r3, [r3, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	469a      	mov	sl, r3
 800ab66:	4693      	mov	fp, r2
 800ab68:	4652      	mov	r2, sl
 800ab6a:	465b      	mov	r3, fp
 800ab6c:	4640      	mov	r0, r8
 800ab6e:	4649      	mov	r1, r9
 800ab70:	f7f6 f8b2 	bl	8000cd8 <__aeabi_uldivmod>
 800ab74:	4602      	mov	r2, r0
 800ab76:	460b      	mov	r3, r1
 800ab78:	4613      	mov	r3, r2
 800ab7a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ab7c:	6a3b      	ldr	r3, [r7, #32]
 800ab7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab82:	d308      	bcc.n	800ab96 <UART_SetConfig+0x3d2>
 800ab84:	6a3b      	ldr	r3, [r7, #32]
 800ab86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab8a:	d204      	bcs.n	800ab96 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	6a3a      	ldr	r2, [r7, #32]
 800ab92:	60da      	str	r2, [r3, #12]
 800ab94:	e0c8      	b.n	800ad28 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ab9c:	e0c4      	b.n	800ad28 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	69db      	ldr	r3, [r3, #28]
 800aba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aba6:	d167      	bne.n	800ac78 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800aba8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800abac:	2b08      	cmp	r3, #8
 800abae:	d828      	bhi.n	800ac02 <UART_SetConfig+0x43e>
 800abb0:	a201      	add	r2, pc, #4	@ (adr r2, 800abb8 <UART_SetConfig+0x3f4>)
 800abb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb6:	bf00      	nop
 800abb8:	0800abdd 	.word	0x0800abdd
 800abbc:	0800abe5 	.word	0x0800abe5
 800abc0:	0800abed 	.word	0x0800abed
 800abc4:	0800ac03 	.word	0x0800ac03
 800abc8:	0800abf3 	.word	0x0800abf3
 800abcc:	0800ac03 	.word	0x0800ac03
 800abd0:	0800ac03 	.word	0x0800ac03
 800abd4:	0800ac03 	.word	0x0800ac03
 800abd8:	0800abfb 	.word	0x0800abfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800abdc:	f7fc fbe6 	bl	80073ac <HAL_RCC_GetPCLK1Freq>
 800abe0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800abe2:	e014      	b.n	800ac0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800abe4:	f7fc fbf8 	bl	80073d8 <HAL_RCC_GetPCLK2Freq>
 800abe8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800abea:	e010      	b.n	800ac0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800abec:	4b5a      	ldr	r3, [pc, #360]	@ (800ad58 <UART_SetConfig+0x594>)
 800abee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800abf0:	e00d      	b.n	800ac0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800abf2:	f7fc fb6f 	bl	80072d4 <HAL_RCC_GetSysClockFreq>
 800abf6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800abf8:	e009      	b.n	800ac0e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800abfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac00:	e005      	b.n	800ac0e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ac02:	2300      	movs	r3, #0
 800ac04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ac06:	2301      	movs	r3, #1
 800ac08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ac0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f000 8089 	beq.w	800ad28 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac1a:	4a4e      	ldr	r2, [pc, #312]	@ (800ad54 <UART_SetConfig+0x590>)
 800ac1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac20:	461a      	mov	r2, r3
 800ac22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac24:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac28:	005a      	lsls	r2, r3, #1
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	085b      	lsrs	r3, r3, #1
 800ac30:	441a      	add	r2, r3
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac3a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac3c:	6a3b      	ldr	r3, [r7, #32]
 800ac3e:	2b0f      	cmp	r3, #15
 800ac40:	d916      	bls.n	800ac70 <UART_SetConfig+0x4ac>
 800ac42:	6a3b      	ldr	r3, [r7, #32]
 800ac44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac48:	d212      	bcs.n	800ac70 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ac4a:	6a3b      	ldr	r3, [r7, #32]
 800ac4c:	b29b      	uxth	r3, r3
 800ac4e:	f023 030f 	bic.w	r3, r3, #15
 800ac52:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ac54:	6a3b      	ldr	r3, [r7, #32]
 800ac56:	085b      	lsrs	r3, r3, #1
 800ac58:	b29b      	uxth	r3, r3
 800ac5a:	f003 0307 	and.w	r3, r3, #7
 800ac5e:	b29a      	uxth	r2, r3
 800ac60:	8bfb      	ldrh	r3, [r7, #30]
 800ac62:	4313      	orrs	r3, r2
 800ac64:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	8bfa      	ldrh	r2, [r7, #30]
 800ac6c:	60da      	str	r2, [r3, #12]
 800ac6e:	e05b      	b.n	800ad28 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ac70:	2301      	movs	r3, #1
 800ac72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ac76:	e057      	b.n	800ad28 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ac78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ac7c:	2b08      	cmp	r3, #8
 800ac7e:	d828      	bhi.n	800acd2 <UART_SetConfig+0x50e>
 800ac80:	a201      	add	r2, pc, #4	@ (adr r2, 800ac88 <UART_SetConfig+0x4c4>)
 800ac82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac86:	bf00      	nop
 800ac88:	0800acad 	.word	0x0800acad
 800ac8c:	0800acb5 	.word	0x0800acb5
 800ac90:	0800acbd 	.word	0x0800acbd
 800ac94:	0800acd3 	.word	0x0800acd3
 800ac98:	0800acc3 	.word	0x0800acc3
 800ac9c:	0800acd3 	.word	0x0800acd3
 800aca0:	0800acd3 	.word	0x0800acd3
 800aca4:	0800acd3 	.word	0x0800acd3
 800aca8:	0800accb 	.word	0x0800accb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800acac:	f7fc fb7e 	bl	80073ac <HAL_RCC_GetPCLK1Freq>
 800acb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800acb2:	e014      	b.n	800acde <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800acb4:	f7fc fb90 	bl	80073d8 <HAL_RCC_GetPCLK2Freq>
 800acb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800acba:	e010      	b.n	800acde <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800acbc:	4b26      	ldr	r3, [pc, #152]	@ (800ad58 <UART_SetConfig+0x594>)
 800acbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800acc0:	e00d      	b.n	800acde <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800acc2:	f7fc fb07 	bl	80072d4 <HAL_RCC_GetSysClockFreq>
 800acc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800acc8:	e009      	b.n	800acde <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800acca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800acce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800acd0:	e005      	b.n	800acde <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800acd2:	2300      	movs	r3, #0
 800acd4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800acd6:	2301      	movs	r3, #1
 800acd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800acdc:	bf00      	nop
    }

    if (pclk != 0U)
 800acde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d021      	beq.n	800ad28 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ace8:	4a1a      	ldr	r2, [pc, #104]	@ (800ad54 <UART_SetConfig+0x590>)
 800acea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acee:	461a      	mov	r2, r3
 800acf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf2:	fbb3 f2f2 	udiv	r2, r3, r2
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	085b      	lsrs	r3, r3, #1
 800acfc:	441a      	add	r2, r3
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	2b0f      	cmp	r3, #15
 800ad0c:	d909      	bls.n	800ad22 <UART_SetConfig+0x55e>
 800ad0e:	6a3b      	ldr	r3, [r7, #32]
 800ad10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad14:	d205      	bcs.n	800ad22 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ad16:	6a3b      	ldr	r3, [r7, #32]
 800ad18:	b29a      	uxth	r2, r3
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	60da      	str	r2, [r3, #12]
 800ad20:	e002      	b.n	800ad28 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ad22:	2301      	movs	r3, #1
 800ad24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	2201      	movs	r2, #1
 800ad34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	2200      	movs	r2, #0
 800ad42:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ad44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	3730      	adds	r7, #48	@ 0x30
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad52:	bf00      	nop
 800ad54:	0801595c 	.word	0x0801595c
 800ad58:	00f42400 	.word	0x00f42400

0800ad5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b083      	sub	sp, #12
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad68:	f003 0308 	and.w	r3, r3, #8
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00a      	beq.n	800ad86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	685b      	ldr	r3, [r3, #4]
 800ad76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	430a      	orrs	r2, r1
 800ad84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad8a:	f003 0301 	and.w	r3, r3, #1
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00a      	beq.n	800ada8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	430a      	orrs	r2, r1
 800ada6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adac:	f003 0302 	and.w	r3, r3, #2
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00a      	beq.n	800adca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	430a      	orrs	r2, r1
 800adc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adce:	f003 0304 	and.w	r3, r3, #4
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00a      	beq.n	800adec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	430a      	orrs	r2, r1
 800adea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adf0:	f003 0310 	and.w	r3, r3, #16
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d00a      	beq.n	800ae0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	689b      	ldr	r3, [r3, #8]
 800adfe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	430a      	orrs	r2, r1
 800ae0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae12:	f003 0320 	and.w	r3, r3, #32
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d00a      	beq.n	800ae30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	689b      	ldr	r3, [r3, #8]
 800ae20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	430a      	orrs	r2, r1
 800ae2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01a      	beq.n	800ae72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	685b      	ldr	r3, [r3, #4]
 800ae42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	430a      	orrs	r2, r1
 800ae50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae5a:	d10a      	bne.n	800ae72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	430a      	orrs	r2, r1
 800ae70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d00a      	beq.n	800ae94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	430a      	orrs	r2, r1
 800ae92:	605a      	str	r2, [r3, #4]
  }
}
 800ae94:	bf00      	nop
 800ae96:	370c      	adds	r7, #12
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b098      	sub	sp, #96	@ 0x60
 800aea4:	af02      	add	r7, sp, #8
 800aea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aeb0:	f7f9 f854 	bl	8003f5c <HAL_GetTick>
 800aeb4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f003 0308 	and.w	r3, r3, #8
 800aec0:	2b08      	cmp	r3, #8
 800aec2:	d12f      	bne.n	800af24 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aec4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aec8:	9300      	str	r3, [sp, #0]
 800aeca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aecc:	2200      	movs	r2, #0
 800aece:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 f88e 	bl	800aff4 <UART_WaitOnFlagUntilTimeout>
 800aed8:	4603      	mov	r3, r0
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d022      	beq.n	800af24 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aee6:	e853 3f00 	ldrex	r3, [r3]
 800aeea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aeec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aef2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	461a      	mov	r2, r3
 800aefa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aefc:	647b      	str	r3, [r7, #68]	@ 0x44
 800aefe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af04:	e841 2300 	strex	r3, r2, [r1]
 800af08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d1e6      	bne.n	800aede <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2220      	movs	r2, #32
 800af14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2200      	movs	r2, #0
 800af1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af20:	2303      	movs	r3, #3
 800af22:	e063      	b.n	800afec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f003 0304 	and.w	r3, r3, #4
 800af2e:	2b04      	cmp	r3, #4
 800af30:	d149      	bne.n	800afc6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af32:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800af36:	9300      	str	r3, [sp, #0]
 800af38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af3a:	2200      	movs	r2, #0
 800af3c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 f857 	bl	800aff4 <UART_WaitOnFlagUntilTimeout>
 800af46:	4603      	mov	r3, r0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d03c      	beq.n	800afc6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af54:	e853 3f00 	ldrex	r3, [r3]
 800af58:	623b      	str	r3, [r7, #32]
   return(result);
 800af5a:	6a3b      	ldr	r3, [r7, #32]
 800af5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	461a      	mov	r2, r3
 800af68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af6a:	633b      	str	r3, [r7, #48]	@ 0x30
 800af6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af72:	e841 2300 	strex	r3, r2, [r1]
 800af76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d1e6      	bne.n	800af4c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	3308      	adds	r3, #8
 800af84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	e853 3f00 	ldrex	r3, [r3]
 800af8c:	60fb      	str	r3, [r7, #12]
   return(result);
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f023 0301 	bic.w	r3, r3, #1
 800af94:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	3308      	adds	r3, #8
 800af9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af9e:	61fa      	str	r2, [r7, #28]
 800afa0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa2:	69b9      	ldr	r1, [r7, #24]
 800afa4:	69fa      	ldr	r2, [r7, #28]
 800afa6:	e841 2300 	strex	r3, r2, [r1]
 800afaa:	617b      	str	r3, [r7, #20]
   return(result);
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d1e5      	bne.n	800af7e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2220      	movs	r2, #32
 800afb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2200      	movs	r2, #0
 800afbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800afc2:	2303      	movs	r3, #3
 800afc4:	e012      	b.n	800afec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2220      	movs	r2, #32
 800afca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2220      	movs	r2, #32
 800afd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2200      	movs	r2, #0
 800afda:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2200      	movs	r2, #0
 800afe0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2200      	movs	r2, #0
 800afe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800afea:	2300      	movs	r3, #0
}
 800afec:	4618      	mov	r0, r3
 800afee:	3758      	adds	r7, #88	@ 0x58
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	603b      	str	r3, [r7, #0]
 800b000:	4613      	mov	r3, r2
 800b002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b004:	e04f      	b.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b006:	69bb      	ldr	r3, [r7, #24]
 800b008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b00c:	d04b      	beq.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b00e:	f7f8 ffa5 	bl	8003f5c <HAL_GetTick>
 800b012:	4602      	mov	r2, r0
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	1ad3      	subs	r3, r2, r3
 800b018:	69ba      	ldr	r2, [r7, #24]
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d302      	bcc.n	800b024 <UART_WaitOnFlagUntilTimeout+0x30>
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d101      	bne.n	800b028 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b024:	2303      	movs	r3, #3
 800b026:	e04e      	b.n	800b0c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f003 0304 	and.w	r3, r3, #4
 800b032:	2b00      	cmp	r3, #0
 800b034:	d037      	beq.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	2b80      	cmp	r3, #128	@ 0x80
 800b03a:	d034      	beq.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	2b40      	cmp	r3, #64	@ 0x40
 800b040:	d031      	beq.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	69db      	ldr	r3, [r3, #28]
 800b048:	f003 0308 	and.w	r3, r3, #8
 800b04c:	2b08      	cmp	r3, #8
 800b04e:	d110      	bne.n	800b072 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	2208      	movs	r2, #8
 800b056:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f000 f920 	bl	800b29e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2208      	movs	r2, #8
 800b062:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	2200      	movs	r2, #0
 800b06a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b06e:	2301      	movs	r3, #1
 800b070:	e029      	b.n	800b0c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	69db      	ldr	r3, [r3, #28]
 800b078:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b07c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b080:	d111      	bne.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b08a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b08c:	68f8      	ldr	r0, [r7, #12]
 800b08e:	f000 f906 	bl	800b29e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2220      	movs	r2, #32
 800b096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2200      	movs	r2, #0
 800b09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b0a2:	2303      	movs	r3, #3
 800b0a4:	e00f      	b.n	800b0c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	69da      	ldr	r2, [r3, #28]
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	4013      	ands	r3, r2
 800b0b0:	68ba      	ldr	r2, [r7, #8]
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	bf0c      	ite	eq
 800b0b6:	2301      	moveq	r3, #1
 800b0b8:	2300      	movne	r3, #0
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	461a      	mov	r2, r3
 800b0be:	79fb      	ldrb	r3, [r7, #7]
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d0a0      	beq.n	800b006 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b0c4:	2300      	movs	r3, #0
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3710      	adds	r7, #16
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
	...

0800b0d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b096      	sub	sp, #88	@ 0x58
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	4613      	mov	r3, r2
 800b0dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	68ba      	ldr	r2, [r7, #8]
 800b0e2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	88fa      	ldrh	r2, [r7, #6]
 800b0e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2222      	movs	r2, #34	@ 0x22
 800b0f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b102:	2b00      	cmp	r3, #0
 800b104:	d02d      	beq.n	800b162 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b10c:	4a40      	ldr	r2, [pc, #256]	@ (800b210 <UART_Start_Receive_DMA+0x140>)
 800b10e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b116:	4a3f      	ldr	r2, [pc, #252]	@ (800b214 <UART_Start_Receive_DMA+0x144>)
 800b118:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b120:	4a3d      	ldr	r2, [pc, #244]	@ (800b218 <UART_Start_Receive_DMA+0x148>)
 800b122:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b12a:	2200      	movs	r2, #0
 800b12c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	3324      	adds	r3, #36	@ 0x24
 800b13a:	4619      	mov	r1, r3
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b140:	461a      	mov	r2, r3
 800b142:	88fb      	ldrh	r3, [r7, #6]
 800b144:	f7fa fafe 	bl	8005744 <HAL_DMA_Start_IT>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d009      	beq.n	800b162 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2210      	movs	r2, #16
 800b152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2220      	movs	r2, #32
 800b15a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b15e:	2301      	movs	r3, #1
 800b160:	e051      	b.n	800b206 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	691b      	ldr	r3, [r3, #16]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d018      	beq.n	800b19c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b172:	e853 3f00 	ldrex	r3, [r3]
 800b176:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b17a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b17e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	461a      	mov	r2, r3
 800b186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b188:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b18a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b18c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b18e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b190:	e841 2300 	strex	r3, r2, [r1]
 800b194:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b196:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1e6      	bne.n	800b16a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	3308      	adds	r3, #8
 800b1a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1a6:	e853 3f00 	ldrex	r3, [r3]
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ae:	f043 0301 	orr.w	r3, r3, #1
 800b1b2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	3308      	adds	r3, #8
 800b1ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b1bc:	637a      	str	r2, [r7, #52]	@ 0x34
 800b1be:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b1c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1c4:	e841 2300 	strex	r3, r2, [r1]
 800b1c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b1ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d1e5      	bne.n	800b19c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	3308      	adds	r3, #8
 800b1d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	e853 3f00 	ldrex	r3, [r3]
 800b1de:	613b      	str	r3, [r7, #16]
   return(result);
 800b1e0:	693b      	ldr	r3, [r7, #16]
 800b1e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	3308      	adds	r3, #8
 800b1ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b1f0:	623a      	str	r2, [r7, #32]
 800b1f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1f4:	69f9      	ldr	r1, [r7, #28]
 800b1f6:	6a3a      	ldr	r2, [r7, #32]
 800b1f8:	e841 2300 	strex	r3, r2, [r1]
 800b1fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d1e5      	bne.n	800b1d0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b204:	2300      	movs	r3, #0
}
 800b206:	4618      	mov	r0, r3
 800b208:	3758      	adds	r7, #88	@ 0x58
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}
 800b20e:	bf00      	nop
 800b210:	0800b36b 	.word	0x0800b36b
 800b214:	0800b497 	.word	0x0800b497
 800b218:	0800b4d5 	.word	0x0800b4d5

0800b21c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b08f      	sub	sp, #60	@ 0x3c
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22a:	6a3b      	ldr	r3, [r7, #32]
 800b22c:	e853 3f00 	ldrex	r3, [r3]
 800b230:	61fb      	str	r3, [r7, #28]
   return(result);
 800b232:	69fb      	ldr	r3, [r7, #28]
 800b234:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b238:	637b      	str	r3, [r7, #52]	@ 0x34
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	461a      	mov	r2, r3
 800b240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b244:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b24a:	e841 2300 	strex	r3, r2, [r1]
 800b24e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b252:	2b00      	cmp	r3, #0
 800b254:	d1e6      	bne.n	800b224 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	3308      	adds	r3, #8
 800b25c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	e853 3f00 	ldrex	r3, [r3]
 800b264:	60bb      	str	r3, [r7, #8]
   return(result);
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b26c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	3308      	adds	r3, #8
 800b274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b276:	61ba      	str	r2, [r7, #24]
 800b278:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b27a:	6979      	ldr	r1, [r7, #20]
 800b27c:	69ba      	ldr	r2, [r7, #24]
 800b27e:	e841 2300 	strex	r3, r2, [r1]
 800b282:	613b      	str	r3, [r7, #16]
   return(result);
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d1e5      	bne.n	800b256 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2220      	movs	r2, #32
 800b28e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b292:	bf00      	nop
 800b294:	373c      	adds	r7, #60	@ 0x3c
 800b296:	46bd      	mov	sp, r7
 800b298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29c:	4770      	bx	lr

0800b29e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b29e:	b480      	push	{r7}
 800b2a0:	b095      	sub	sp, #84	@ 0x54
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2ae:	e853 3f00 	ldrex	r3, [r3]
 800b2b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b2ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2c4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2cc:	e841 2300 	strex	r3, r2, [r1]
 800b2d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b2d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d1e6      	bne.n	800b2a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	3308      	adds	r3, #8
 800b2de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e0:	6a3b      	ldr	r3, [r7, #32]
 800b2e2:	e853 3f00 	ldrex	r3, [r3]
 800b2e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2e8:	69fb      	ldr	r3, [r7, #28]
 800b2ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2ee:	f023 0301 	bic.w	r3, r3, #1
 800b2f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	3308      	adds	r3, #8
 800b2fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b2fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b2fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b300:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b304:	e841 2300 	strex	r3, r2, [r1]
 800b308:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e3      	bne.n	800b2d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b314:	2b01      	cmp	r3, #1
 800b316:	d118      	bne.n	800b34a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	e853 3f00 	ldrex	r3, [r3]
 800b324:	60bb      	str	r3, [r7, #8]
   return(result);
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	f023 0310 	bic.w	r3, r3, #16
 800b32c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	461a      	mov	r2, r3
 800b334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b336:	61bb      	str	r3, [r7, #24]
 800b338:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b33a:	6979      	ldr	r1, [r7, #20]
 800b33c:	69ba      	ldr	r2, [r7, #24]
 800b33e:	e841 2300 	strex	r3, r2, [r1]
 800b342:	613b      	str	r3, [r7, #16]
   return(result);
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d1e6      	bne.n	800b318 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2220      	movs	r2, #32
 800b34e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2200      	movs	r2, #0
 800b35c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b35e:	bf00      	nop
 800b360:	3754      	adds	r7, #84	@ 0x54
 800b362:	46bd      	mov	sp, r7
 800b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b368:	4770      	bx	lr

0800b36a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b09c      	sub	sp, #112	@ 0x70
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b376:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f003 0320 	and.w	r3, r3, #32
 800b382:	2b00      	cmp	r3, #0
 800b384:	d171      	bne.n	800b46a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b388:	2200      	movs	r2, #0
 800b38a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b38e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b396:	e853 3f00 	ldrex	r3, [r3]
 800b39a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b39c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b39e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b3a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b3ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b3ae:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b3b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b3b4:	e841 2300 	strex	r3, r2, [r1]
 800b3b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b3ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d1e6      	bne.n	800b38e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	3308      	adds	r3, #8
 800b3c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ca:	e853 3f00 	ldrex	r3, [r3]
 800b3ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d2:	f023 0301 	bic.w	r3, r3, #1
 800b3d6:	667b      	str	r3, [r7, #100]	@ 0x64
 800b3d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	3308      	adds	r3, #8
 800b3de:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b3e0:	647a      	str	r2, [r7, #68]	@ 0x44
 800b3e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b3e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3e8:	e841 2300 	strex	r3, r2, [r1]
 800b3ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1e5      	bne.n	800b3c0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	3308      	adds	r3, #8
 800b3fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3fe:	e853 3f00 	ldrex	r3, [r3]
 800b402:	623b      	str	r3, [r7, #32]
   return(result);
 800b404:	6a3b      	ldr	r3, [r7, #32]
 800b406:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b40a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b40c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	3308      	adds	r3, #8
 800b412:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b414:	633a      	str	r2, [r7, #48]	@ 0x30
 800b416:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b418:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b41a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b41c:	e841 2300 	strex	r3, r2, [r1]
 800b420:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b424:	2b00      	cmp	r3, #0
 800b426:	d1e5      	bne.n	800b3f4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b42a:	2220      	movs	r2, #32
 800b42c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b432:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b434:	2b01      	cmp	r3, #1
 800b436:	d118      	bne.n	800b46a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b438:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	e853 3f00 	ldrex	r3, [r3]
 800b444:	60fb      	str	r3, [r7, #12]
   return(result);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f023 0310 	bic.w	r3, r3, #16
 800b44c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b44e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	461a      	mov	r2, r3
 800b454:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b456:	61fb      	str	r3, [r7, #28]
 800b458:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b45a:	69b9      	ldr	r1, [r7, #24]
 800b45c:	69fa      	ldr	r2, [r7, #28]
 800b45e:	e841 2300 	strex	r3, r2, [r1]
 800b462:	617b      	str	r3, [r7, #20]
   return(result);
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d1e6      	bne.n	800b438 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b46a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b46c:	2200      	movs	r2, #0
 800b46e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b470:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b474:	2b01      	cmp	r3, #1
 800b476:	d107      	bne.n	800b488 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b47a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b47e:	4619      	mov	r1, r3
 800b480:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b482:	f7ff f993 	bl	800a7ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b486:	e002      	b.n	800b48e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b488:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b48a:	f7f7 ffc3 	bl	8003414 <HAL_UART_RxCpltCallback>
}
 800b48e:	bf00      	nop
 800b490:	3770      	adds	r7, #112	@ 0x70
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}

0800b496 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b496:	b580      	push	{r7, lr}
 800b498:	b084      	sub	sp, #16
 800b49a:	af00      	add	r7, sp, #0
 800b49c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b4ae:	2b01      	cmp	r3, #1
 800b4b0:	d109      	bne.n	800b4c6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b4b8:	085b      	lsrs	r3, r3, #1
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	4619      	mov	r1, r3
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f7ff f974 	bl	800a7ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b4c4:	e002      	b.n	800b4cc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b4c6:	68f8      	ldr	r0, [r7, #12]
 800b4c8:	f7f7 ffdc 	bl	8003484 <HAL_UART_RxHalfCpltCallback>
}
 800b4cc:	bf00      	nop
 800b4ce:	3710      	adds	r7, #16
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b086      	sub	sp, #24
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4e0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4e8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b4f0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	689b      	ldr	r3, [r3, #8]
 800b4f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4fc:	2b80      	cmp	r3, #128	@ 0x80
 800b4fe:	d109      	bne.n	800b514 <UART_DMAError+0x40>
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	2b21      	cmp	r3, #33	@ 0x21
 800b504:	d106      	bne.n	800b514 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	2200      	movs	r2, #0
 800b50a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b50e:	6978      	ldr	r0, [r7, #20]
 800b510:	f7ff fe84 	bl	800b21c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b51e:	2b40      	cmp	r3, #64	@ 0x40
 800b520:	d109      	bne.n	800b536 <UART_DMAError+0x62>
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2b22      	cmp	r3, #34	@ 0x22
 800b526:	d106      	bne.n	800b536 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	2200      	movs	r2, #0
 800b52c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b530:	6978      	ldr	r0, [r7, #20]
 800b532:	f7ff feb4 	bl	800b29e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b53c:	f043 0210 	orr.w	r2, r3, #16
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b546:	6978      	ldr	r0, [r7, #20]
 800b548:	f7ff f926 	bl	800a798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b54c:	bf00      	nop
 800b54e:	3718      	adds	r7, #24
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b560:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2200      	movs	r2, #0
 800b566:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f7ff f914 	bl	800a798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b570:	bf00      	nop
 800b572:	3710      	adds	r7, #16
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}

0800b578 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b088      	sub	sp, #32
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	e853 3f00 	ldrex	r3, [r3]
 800b58c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b594:	61fb      	str	r3, [r7, #28]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	461a      	mov	r2, r3
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	61bb      	str	r3, [r7, #24]
 800b5a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a2:	6979      	ldr	r1, [r7, #20]
 800b5a4:	69ba      	ldr	r2, [r7, #24]
 800b5a6:	e841 2300 	strex	r3, r2, [r1]
 800b5aa:	613b      	str	r3, [r7, #16]
   return(result);
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1e6      	bne.n	800b580 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2220      	movs	r2, #32
 800b5b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f7ff f8df 	bl	800a784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5c6:	bf00      	nop
 800b5c8:	3720      	adds	r7, #32
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b5ce:	b480      	push	{r7}
 800b5d0:	b083      	sub	sp, #12
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b5d6:	bf00      	nop
 800b5d8:	370c      	adds	r7, #12
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e0:	4770      	bx	lr

0800b5e2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b5e2:	b480      	push	{r7}
 800b5e4:	b083      	sub	sp, #12
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b5ea:	bf00      	nop
 800b5ec:	370c      	adds	r7, #12
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr

0800b5f6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b5f6:	b480      	push	{r7}
 800b5f8:	b083      	sub	sp, #12
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b5fe:	bf00      	nop
 800b600:	370c      	adds	r7, #12
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr

0800b60a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b60a:	b480      	push	{r7}
 800b60c:	b085      	sub	sp, #20
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b618:	2b01      	cmp	r3, #1
 800b61a:	d101      	bne.n	800b620 <HAL_UARTEx_DisableFifoMode+0x16>
 800b61c:	2302      	movs	r3, #2
 800b61e:	e027      	b.n	800b670 <HAL_UARTEx_DisableFifoMode+0x66>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2201      	movs	r2, #1
 800b624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2224      	movs	r2, #36	@ 0x24
 800b62c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f022 0201 	bic.w	r2, r2, #1
 800b646:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b64e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2220      	movs	r2, #32
 800b662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2200      	movs	r2, #0
 800b66a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b66e:	2300      	movs	r3, #0
}
 800b670:	4618      	mov	r0, r3
 800b672:	3714      	adds	r7, #20
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr

0800b67c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	d101      	bne.n	800b694 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b690:	2302      	movs	r3, #2
 800b692:	e02d      	b.n	800b6f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2201      	movs	r2, #1
 800b698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2224      	movs	r2, #36	@ 0x24
 800b6a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	681a      	ldr	r2, [r3, #0]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f022 0201 	bic.w	r2, r2, #1
 800b6ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	683a      	ldr	r2, [r7, #0]
 800b6cc:	430a      	orrs	r2, r1
 800b6ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 f84f 	bl	800b774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	68fa      	ldr	r2, [r7, #12]
 800b6dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2220      	movs	r2, #32
 800b6e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6ee:	2300      	movs	r3, #0
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3710      	adds	r7, #16
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b708:	2b01      	cmp	r3, #1
 800b70a:	d101      	bne.n	800b710 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b70c:	2302      	movs	r3, #2
 800b70e:	e02d      	b.n	800b76c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2224      	movs	r2, #36	@ 0x24
 800b71c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	681a      	ldr	r2, [r3, #0]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	f022 0201 	bic.w	r2, r2, #1
 800b736:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	430a      	orrs	r2, r1
 800b74a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 f811 	bl	800b774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2220      	movs	r2, #32
 800b75e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2200      	movs	r2, #0
 800b766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b76a:	2300      	movs	r3, #0
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3710      	adds	r7, #16
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}

0800b774 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b774:	b480      	push	{r7}
 800b776:	b085      	sub	sp, #20
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b780:	2b00      	cmp	r3, #0
 800b782:	d108      	bne.n	800b796 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2201      	movs	r2, #1
 800b788:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2201      	movs	r2, #1
 800b790:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b794:	e031      	b.n	800b7fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b796:	2308      	movs	r3, #8
 800b798:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b79a:	2308      	movs	r3, #8
 800b79c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	0e5b      	lsrs	r3, r3, #25
 800b7a6:	b2db      	uxtb	r3, r3
 800b7a8:	f003 0307 	and.w	r3, r3, #7
 800b7ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	689b      	ldr	r3, [r3, #8]
 800b7b4:	0f5b      	lsrs	r3, r3, #29
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	f003 0307 	and.w	r3, r3, #7
 800b7bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b7be:	7bbb      	ldrb	r3, [r7, #14]
 800b7c0:	7b3a      	ldrb	r2, [r7, #12]
 800b7c2:	4911      	ldr	r1, [pc, #68]	@ (800b808 <UARTEx_SetNbDataToProcess+0x94>)
 800b7c4:	5c8a      	ldrb	r2, [r1, r2]
 800b7c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b7ca:	7b3a      	ldrb	r2, [r7, #12]
 800b7cc:	490f      	ldr	r1, [pc, #60]	@ (800b80c <UARTEx_SetNbDataToProcess+0x98>)
 800b7ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b7d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7d4:	b29a      	uxth	r2, r3
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7dc:	7bfb      	ldrb	r3, [r7, #15]
 800b7de:	7b7a      	ldrb	r2, [r7, #13]
 800b7e0:	4909      	ldr	r1, [pc, #36]	@ (800b808 <UARTEx_SetNbDataToProcess+0x94>)
 800b7e2:	5c8a      	ldrb	r2, [r1, r2]
 800b7e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b7e8:	7b7a      	ldrb	r2, [r7, #13]
 800b7ea:	4908      	ldr	r1, [pc, #32]	@ (800b80c <UARTEx_SetNbDataToProcess+0x98>)
 800b7ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7f2:	b29a      	uxth	r2, r3
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b7fa:	bf00      	nop
 800b7fc:	3714      	adds	r7, #20
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr
 800b806:	bf00      	nop
 800b808:	08015974 	.word	0x08015974
 800b80c:	0801597c 	.word	0x0801597c

0800b810 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800b814:	4907      	ldr	r1, [pc, #28]	@ (800b834 <MX_FATFS_Init+0x24>)
 800b816:	4808      	ldr	r0, [pc, #32]	@ (800b838 <MX_FATFS_Init+0x28>)
 800b818:	f002 fe24 	bl	800e464 <FATFS_LinkDriver>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d002      	beq.n	800b828 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800b822:	f04f 33ff 	mov.w	r3, #4294967295
 800b826:	e003      	b.n	800b830 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800b828:	4b04      	ldr	r3, [pc, #16]	@ (800b83c <MX_FATFS_Init+0x2c>)
 800b82a:	2201      	movs	r2, #1
 800b82c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800b82e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800b830:	4618      	mov	r0, r3
 800b832:	bd80      	pop	{r7, pc}
 800b834:	20001440 	.word	0x20001440
 800b838:	20000018 	.word	0x20000018
 800b83c:	20001444 	.word	0x20001444

0800b840 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b840:	b480      	push	{r7}
 800b842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b844:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b846:	4618      	mov	r0, r3
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	4603      	mov	r3, r0
 800b858:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800b85a:	79fb      	ldrb	r3, [r7, #7]
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7f7 ffd5 	bl	800380c <USER_SPI_initialize>
 800b862:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800b864:	4618      	mov	r0, r3
 800b866:	3708      	adds	r7, #8
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af00      	add	r7, sp, #0
 800b872:	4603      	mov	r3, r0
 800b874:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800b876:	79fb      	ldrb	r3, [r7, #7]
 800b878:	4618      	mov	r0, r3
 800b87a:	f7f8 f8b3 	bl	80039e4 <USER_SPI_status>
 800b87e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800b880:	4618      	mov	r0, r3
 800b882:	3708      	adds	r7, #8
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}

0800b888 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b084      	sub	sp, #16
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	60b9      	str	r1, [r7, #8]
 800b890:	607a      	str	r2, [r7, #4]
 800b892:	603b      	str	r3, [r7, #0]
 800b894:	4603      	mov	r3, r0
 800b896:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800b898:	7bf8      	ldrb	r0, [r7, #15]
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	687a      	ldr	r2, [r7, #4]
 800b89e:	68b9      	ldr	r1, [r7, #8]
 800b8a0:	f7f8 f8b6 	bl	8003a10 <USER_SPI_read>
 800b8a4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3710      	adds	r7, #16
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b8ae:	b580      	push	{r7, lr}
 800b8b0:	b084      	sub	sp, #16
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	60b9      	str	r1, [r7, #8]
 800b8b6:	607a      	str	r2, [r7, #4]
 800b8b8:	603b      	str	r3, [r7, #0]
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800b8be:	7bf8      	ldrb	r0, [r7, #15]
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	687a      	ldr	r2, [r7, #4]
 800b8c4:	68b9      	ldr	r1, [r7, #8]
 800b8c6:	f7f8 f909 	bl	8003adc <USER_SPI_write>
 800b8ca:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3710      	adds	r7, #16
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}

0800b8d4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b082      	sub	sp, #8
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	4603      	mov	r3, r0
 800b8dc:	603a      	str	r2, [r7, #0]
 800b8de:	71fb      	strb	r3, [r7, #7]
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800b8e4:	79b9      	ldrb	r1, [r7, #6]
 800b8e6:	79fb      	ldrb	r3, [r7, #7]
 800b8e8:	683a      	ldr	r2, [r7, #0]
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7f8 f972 	bl	8003bd4 <USER_SPI_ioctl>
 800b8f0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3708      	adds	r7, #8
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}
	...

0800b8fc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b084      	sub	sp, #16
 800b900:	af00      	add	r7, sp, #0
 800b902:	4603      	mov	r3, r0
 800b904:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b906:	79fb      	ldrb	r3, [r7, #7]
 800b908:	4a08      	ldr	r2, [pc, #32]	@ (800b92c <disk_status+0x30>)
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	4413      	add	r3, r2
 800b90e:	685b      	ldr	r3, [r3, #4]
 800b910:	685b      	ldr	r3, [r3, #4]
 800b912:	79fa      	ldrb	r2, [r7, #7]
 800b914:	4905      	ldr	r1, [pc, #20]	@ (800b92c <disk_status+0x30>)
 800b916:	440a      	add	r2, r1
 800b918:	7a12      	ldrb	r2, [r2, #8]
 800b91a:	4610      	mov	r0, r2
 800b91c:	4798      	blx	r3
 800b91e:	4603      	mov	r3, r0
 800b920:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b922:	7bfb      	ldrb	r3, [r7, #15]
}
 800b924:	4618      	mov	r0, r3
 800b926:	3710      	adds	r7, #16
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}
 800b92c:	20001470 	.word	0x20001470

0800b930 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	4603      	mov	r3, r0
 800b938:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b93a:	2300      	movs	r3, #0
 800b93c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b93e:	79fb      	ldrb	r3, [r7, #7]
 800b940:	4a0d      	ldr	r2, [pc, #52]	@ (800b978 <disk_initialize+0x48>)
 800b942:	5cd3      	ldrb	r3, [r2, r3]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d111      	bne.n	800b96c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b948:	79fb      	ldrb	r3, [r7, #7]
 800b94a:	4a0b      	ldr	r2, [pc, #44]	@ (800b978 <disk_initialize+0x48>)
 800b94c:	2101      	movs	r1, #1
 800b94e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b950:	79fb      	ldrb	r3, [r7, #7]
 800b952:	4a09      	ldr	r2, [pc, #36]	@ (800b978 <disk_initialize+0x48>)
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	4413      	add	r3, r2
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	79fa      	ldrb	r2, [r7, #7]
 800b95e:	4906      	ldr	r1, [pc, #24]	@ (800b978 <disk_initialize+0x48>)
 800b960:	440a      	add	r2, r1
 800b962:	7a12      	ldrb	r2, [r2, #8]
 800b964:	4610      	mov	r0, r2
 800b966:	4798      	blx	r3
 800b968:	4603      	mov	r3, r0
 800b96a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3710      	adds	r7, #16
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}
 800b976:	bf00      	nop
 800b978:	20001470 	.word	0x20001470

0800b97c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b97c:	b590      	push	{r4, r7, lr}
 800b97e:	b087      	sub	sp, #28
 800b980:	af00      	add	r7, sp, #0
 800b982:	60b9      	str	r1, [r7, #8]
 800b984:	607a      	str	r2, [r7, #4]
 800b986:	603b      	str	r3, [r7, #0]
 800b988:	4603      	mov	r3, r0
 800b98a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b98c:	7bfb      	ldrb	r3, [r7, #15]
 800b98e:	4a0a      	ldr	r2, [pc, #40]	@ (800b9b8 <disk_read+0x3c>)
 800b990:	009b      	lsls	r3, r3, #2
 800b992:	4413      	add	r3, r2
 800b994:	685b      	ldr	r3, [r3, #4]
 800b996:	689c      	ldr	r4, [r3, #8]
 800b998:	7bfb      	ldrb	r3, [r7, #15]
 800b99a:	4a07      	ldr	r2, [pc, #28]	@ (800b9b8 <disk_read+0x3c>)
 800b99c:	4413      	add	r3, r2
 800b99e:	7a18      	ldrb	r0, [r3, #8]
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	68b9      	ldr	r1, [r7, #8]
 800b9a6:	47a0      	blx	r4
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	75fb      	strb	r3, [r7, #23]
  return res;
 800b9ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	371c      	adds	r7, #28
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd90      	pop	{r4, r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	20001470 	.word	0x20001470

0800b9bc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b9bc:	b590      	push	{r4, r7, lr}
 800b9be:	b087      	sub	sp, #28
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	60b9      	str	r1, [r7, #8]
 800b9c4:	607a      	str	r2, [r7, #4]
 800b9c6:	603b      	str	r3, [r7, #0]
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b9cc:	7bfb      	ldrb	r3, [r7, #15]
 800b9ce:	4a0a      	ldr	r2, [pc, #40]	@ (800b9f8 <disk_write+0x3c>)
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4413      	add	r3, r2
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	68dc      	ldr	r4, [r3, #12]
 800b9d8:	7bfb      	ldrb	r3, [r7, #15]
 800b9da:	4a07      	ldr	r2, [pc, #28]	@ (800b9f8 <disk_write+0x3c>)
 800b9dc:	4413      	add	r3, r2
 800b9de:	7a18      	ldrb	r0, [r3, #8]
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	68b9      	ldr	r1, [r7, #8]
 800b9e6:	47a0      	blx	r4
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	75fb      	strb	r3, [r7, #23]
  return res;
 800b9ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	371c      	adds	r7, #28
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd90      	pop	{r4, r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	20001470 	.word	0x20001470

0800b9fc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b084      	sub	sp, #16
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	4603      	mov	r3, r0
 800ba04:	603a      	str	r2, [r7, #0]
 800ba06:	71fb      	strb	r3, [r7, #7]
 800ba08:	460b      	mov	r3, r1
 800ba0a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ba0c:	79fb      	ldrb	r3, [r7, #7]
 800ba0e:	4a09      	ldr	r2, [pc, #36]	@ (800ba34 <disk_ioctl+0x38>)
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	4413      	add	r3, r2
 800ba14:	685b      	ldr	r3, [r3, #4]
 800ba16:	691b      	ldr	r3, [r3, #16]
 800ba18:	79fa      	ldrb	r2, [r7, #7]
 800ba1a:	4906      	ldr	r1, [pc, #24]	@ (800ba34 <disk_ioctl+0x38>)
 800ba1c:	440a      	add	r2, r1
 800ba1e:	7a10      	ldrb	r0, [r2, #8]
 800ba20:	79b9      	ldrb	r1, [r7, #6]
 800ba22:	683a      	ldr	r2, [r7, #0]
 800ba24:	4798      	blx	r3
 800ba26:	4603      	mov	r3, r0
 800ba28:	73fb      	strb	r3, [r7, #15]
  return res;
 800ba2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3710      	adds	r7, #16
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}
 800ba34:	20001470 	.word	0x20001470

0800ba38 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b085      	sub	sp, #20
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	3301      	adds	r3, #1
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ba48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba4c:	021b      	lsls	r3, r3, #8
 800ba4e:	b21a      	sxth	r2, r3
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	b21b      	sxth	r3, r3
 800ba56:	4313      	orrs	r3, r2
 800ba58:	b21b      	sxth	r3, r3
 800ba5a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ba5c:	89fb      	ldrh	r3, [r7, #14]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3714      	adds	r7, #20
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr

0800ba6a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ba6a:	b480      	push	{r7}
 800ba6c:	b085      	sub	sp, #20
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	3303      	adds	r3, #3
 800ba76:	781b      	ldrb	r3, [r3, #0]
 800ba78:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	021b      	lsls	r3, r3, #8
 800ba7e:	687a      	ldr	r2, [r7, #4]
 800ba80:	3202      	adds	r2, #2
 800ba82:	7812      	ldrb	r2, [r2, #0]
 800ba84:	4313      	orrs	r3, r2
 800ba86:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	021b      	lsls	r3, r3, #8
 800ba8c:	687a      	ldr	r2, [r7, #4]
 800ba8e:	3201      	adds	r2, #1
 800ba90:	7812      	ldrb	r2, [r2, #0]
 800ba92:	4313      	orrs	r3, r2
 800ba94:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	021b      	lsls	r3, r3, #8
 800ba9a:	687a      	ldr	r2, [r7, #4]
 800ba9c:	7812      	ldrb	r2, [r2, #0]
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	60fb      	str	r3, [r7, #12]
	return rv;
 800baa2:	68fb      	ldr	r3, [r7, #12]
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3714      	adds	r7, #20
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr

0800bab0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	460b      	mov	r3, r1
 800baba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	1c5a      	adds	r2, r3, #1
 800bac0:	607a      	str	r2, [r7, #4]
 800bac2:	887a      	ldrh	r2, [r7, #2]
 800bac4:	b2d2      	uxtb	r2, r2
 800bac6:	701a      	strb	r2, [r3, #0]
 800bac8:	887b      	ldrh	r3, [r7, #2]
 800baca:	0a1b      	lsrs	r3, r3, #8
 800bacc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	1c5a      	adds	r2, r3, #1
 800bad2:	607a      	str	r2, [r7, #4]
 800bad4:	887a      	ldrh	r2, [r7, #2]
 800bad6:	b2d2      	uxtb	r2, r2
 800bad8:	701a      	strb	r2, [r3, #0]
}
 800bada:	bf00      	nop
 800badc:	370c      	adds	r7, #12
 800bade:	46bd      	mov	sp, r7
 800bae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae4:	4770      	bx	lr

0800bae6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bae6:	b480      	push	{r7}
 800bae8:	b083      	sub	sp, #12
 800baea:	af00      	add	r7, sp, #0
 800baec:	6078      	str	r0, [r7, #4]
 800baee:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	1c5a      	adds	r2, r3, #1
 800baf4:	607a      	str	r2, [r7, #4]
 800baf6:	683a      	ldr	r2, [r7, #0]
 800baf8:	b2d2      	uxtb	r2, r2
 800bafa:	701a      	strb	r2, [r3, #0]
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	0a1b      	lsrs	r3, r3, #8
 800bb00:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	1c5a      	adds	r2, r3, #1
 800bb06:	607a      	str	r2, [r7, #4]
 800bb08:	683a      	ldr	r2, [r7, #0]
 800bb0a:	b2d2      	uxtb	r2, r2
 800bb0c:	701a      	strb	r2, [r3, #0]
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	0a1b      	lsrs	r3, r3, #8
 800bb12:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	1c5a      	adds	r2, r3, #1
 800bb18:	607a      	str	r2, [r7, #4]
 800bb1a:	683a      	ldr	r2, [r7, #0]
 800bb1c:	b2d2      	uxtb	r2, r2
 800bb1e:	701a      	strb	r2, [r3, #0]
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	0a1b      	lsrs	r3, r3, #8
 800bb24:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	1c5a      	adds	r2, r3, #1
 800bb2a:	607a      	str	r2, [r7, #4]
 800bb2c:	683a      	ldr	r2, [r7, #0]
 800bb2e:	b2d2      	uxtb	r2, r2
 800bb30:	701a      	strb	r2, [r3, #0]
}
 800bb32:	bf00      	nop
 800bb34:	370c      	adds	r7, #12
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr

0800bb3e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bb3e:	b480      	push	{r7}
 800bb40:	b087      	sub	sp, #28
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	60f8      	str	r0, [r7, #12]
 800bb46:	60b9      	str	r1, [r7, #8]
 800bb48:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d00d      	beq.n	800bb74 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bb58:	693a      	ldr	r2, [r7, #16]
 800bb5a:	1c53      	adds	r3, r2, #1
 800bb5c:	613b      	str	r3, [r7, #16]
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	1c59      	adds	r1, r3, #1
 800bb62:	6179      	str	r1, [r7, #20]
 800bb64:	7812      	ldrb	r2, [r2, #0]
 800bb66:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	3b01      	subs	r3, #1
 800bb6c:	607b      	str	r3, [r7, #4]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d1f1      	bne.n	800bb58 <mem_cpy+0x1a>
	}
}
 800bb74:	bf00      	nop
 800bb76:	371c      	adds	r7, #28
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bb80:	b480      	push	{r7}
 800bb82:	b087      	sub	sp, #28
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	1c5a      	adds	r2, r3, #1
 800bb94:	617a      	str	r2, [r7, #20]
 800bb96:	68ba      	ldr	r2, [r7, #8]
 800bb98:	b2d2      	uxtb	r2, r2
 800bb9a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	3b01      	subs	r3, #1
 800bba0:	607b      	str	r3, [r7, #4]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d1f3      	bne.n	800bb90 <mem_set+0x10>
}
 800bba8:	bf00      	nop
 800bbaa:	bf00      	nop
 800bbac:	371c      	adds	r7, #28
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb4:	4770      	bx	lr

0800bbb6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bbb6:	b480      	push	{r7}
 800bbb8:	b089      	sub	sp, #36	@ 0x24
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	60f8      	str	r0, [r7, #12]
 800bbbe:	60b9      	str	r1, [r7, #8]
 800bbc0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	61fb      	str	r3, [r7, #28]
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	1c5a      	adds	r2, r3, #1
 800bbd2:	61fa      	str	r2, [r7, #28]
 800bbd4:	781b      	ldrb	r3, [r3, #0]
 800bbd6:	4619      	mov	r1, r3
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	1c5a      	adds	r2, r3, #1
 800bbdc:	61ba      	str	r2, [r7, #24]
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	1acb      	subs	r3, r1, r3
 800bbe2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	3b01      	subs	r3, #1
 800bbe8:	607b      	str	r3, [r7, #4]
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d002      	beq.n	800bbf6 <mem_cmp+0x40>
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d0eb      	beq.n	800bbce <mem_cmp+0x18>

	return r;
 800bbf6:	697b      	ldr	r3, [r7, #20]
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3724      	adds	r7, #36	@ 0x24
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr

0800bc04 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bc04:	b480      	push	{r7}
 800bc06:	b083      	sub	sp, #12
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bc0e:	e002      	b.n	800bc16 <chk_chr+0x12>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	3301      	adds	r3, #1
 800bc14:	607b      	str	r3, [r7, #4]
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d005      	beq.n	800bc2a <chk_chr+0x26>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	461a      	mov	r2, r3
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	4293      	cmp	r3, r2
 800bc28:	d1f2      	bne.n	800bc10 <chk_chr+0xc>
	return *str;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	781b      	ldrb	r3, [r3, #0]
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	370c      	adds	r7, #12
 800bc32:	46bd      	mov	sp, r7
 800bc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc38:	4770      	bx	lr

0800bc3a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b082      	sub	sp, #8
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d009      	beq.n	800bc5c <lock_fs+0x22>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	68db      	ldr	r3, [r3, #12]
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f002 fc42 	bl	800e4d6 <ff_req_grant>
 800bc52:	4603      	mov	r3, r0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d001      	beq.n	800bc5c <lock_fs+0x22>
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e000      	b.n	800bc5e <lock_fs+0x24>
 800bc5c:	2300      	movs	r3, #0
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3708      	adds	r7, #8
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}

0800bc66 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800bc66:	b580      	push	{r7, lr}
 800bc68:	b082      	sub	sp, #8
 800bc6a:	af00      	add	r7, sp, #0
 800bc6c:	6078      	str	r0, [r7, #4]
 800bc6e:	460b      	mov	r3, r1
 800bc70:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d00d      	beq.n	800bc94 <unlock_fs+0x2e>
 800bc78:	78fb      	ldrb	r3, [r7, #3]
 800bc7a:	2b0c      	cmp	r3, #12
 800bc7c:	d00a      	beq.n	800bc94 <unlock_fs+0x2e>
 800bc7e:	78fb      	ldrb	r3, [r7, #3]
 800bc80:	2b0b      	cmp	r3, #11
 800bc82:	d007      	beq.n	800bc94 <unlock_fs+0x2e>
 800bc84:	78fb      	ldrb	r3, [r7, #3]
 800bc86:	2b0f      	cmp	r3, #15
 800bc88:	d004      	beq.n	800bc94 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	68db      	ldr	r3, [r3, #12]
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f002 fc36 	bl	800e500 <ff_rel_grant>
	}
}
 800bc94:	bf00      	nop
 800bc96:	3708      	adds	r7, #8
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b085      	sub	sp, #20
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bca6:	2300      	movs	r3, #0
 800bca8:	60bb      	str	r3, [r7, #8]
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	60fb      	str	r3, [r7, #12]
 800bcae:	e029      	b.n	800bd04 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bcb0:	4a27      	ldr	r2, [pc, #156]	@ (800bd50 <chk_lock+0xb4>)
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	011b      	lsls	r3, r3, #4
 800bcb6:	4413      	add	r3, r2
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d01d      	beq.n	800bcfa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bcbe:	4a24      	ldr	r2, [pc, #144]	@ (800bd50 <chk_lock+0xb4>)
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	011b      	lsls	r3, r3, #4
 800bcc4:	4413      	add	r3, r2
 800bcc6:	681a      	ldr	r2, [r3, #0]
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	429a      	cmp	r2, r3
 800bcce:	d116      	bne.n	800bcfe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bcd0:	4a1f      	ldr	r2, [pc, #124]	@ (800bd50 <chk_lock+0xb4>)
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	011b      	lsls	r3, r3, #4
 800bcd6:	4413      	add	r3, r2
 800bcd8:	3304      	adds	r3, #4
 800bcda:	681a      	ldr	r2, [r3, #0]
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d10c      	bne.n	800bcfe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bce4:	4a1a      	ldr	r2, [pc, #104]	@ (800bd50 <chk_lock+0xb4>)
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	011b      	lsls	r3, r3, #4
 800bcea:	4413      	add	r3, r2
 800bcec:	3308      	adds	r3, #8
 800bcee:	681a      	ldr	r2, [r3, #0]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	d102      	bne.n	800bcfe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bcf8:	e007      	b.n	800bd0a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	3301      	adds	r3, #1
 800bd02:	60fb      	str	r3, [r7, #12]
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	2b01      	cmp	r3, #1
 800bd08:	d9d2      	bls.n	800bcb0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2b02      	cmp	r3, #2
 800bd0e:	d109      	bne.n	800bd24 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d102      	bne.n	800bd1c <chk_lock+0x80>
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	2b02      	cmp	r3, #2
 800bd1a:	d101      	bne.n	800bd20 <chk_lock+0x84>
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	e010      	b.n	800bd42 <chk_lock+0xa6>
 800bd20:	2312      	movs	r3, #18
 800bd22:	e00e      	b.n	800bd42 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d108      	bne.n	800bd3c <chk_lock+0xa0>
 800bd2a:	4a09      	ldr	r2, [pc, #36]	@ (800bd50 <chk_lock+0xb4>)
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	011b      	lsls	r3, r3, #4
 800bd30:	4413      	add	r3, r2
 800bd32:	330c      	adds	r3, #12
 800bd34:	881b      	ldrh	r3, [r3, #0]
 800bd36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd3a:	d101      	bne.n	800bd40 <chk_lock+0xa4>
 800bd3c:	2310      	movs	r3, #16
 800bd3e:	e000      	b.n	800bd42 <chk_lock+0xa6>
 800bd40:	2300      	movs	r3, #0
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3714      	adds	r7, #20
 800bd46:	46bd      	mov	sp, r7
 800bd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4c:	4770      	bx	lr
 800bd4e:	bf00      	nop
 800bd50:	20001450 	.word	0x20001450

0800bd54 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bd54:	b480      	push	{r7}
 800bd56:	b083      	sub	sp, #12
 800bd58:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	607b      	str	r3, [r7, #4]
 800bd5e:	e002      	b.n	800bd66 <enq_lock+0x12>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	3301      	adds	r3, #1
 800bd64:	607b      	str	r3, [r7, #4]
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2b01      	cmp	r3, #1
 800bd6a:	d806      	bhi.n	800bd7a <enq_lock+0x26>
 800bd6c:	4a09      	ldr	r2, [pc, #36]	@ (800bd94 <enq_lock+0x40>)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	011b      	lsls	r3, r3, #4
 800bd72:	4413      	add	r3, r2
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1f2      	bne.n	800bd60 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b02      	cmp	r3, #2
 800bd7e:	bf14      	ite	ne
 800bd80:	2301      	movne	r3, #1
 800bd82:	2300      	moveq	r3, #0
 800bd84:	b2db      	uxtb	r3, r3
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	370c      	adds	r7, #12
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd90:	4770      	bx	lr
 800bd92:	bf00      	nop
 800bd94:	20001450 	.word	0x20001450

0800bd98 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
 800bda0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bda2:	2300      	movs	r3, #0
 800bda4:	60fb      	str	r3, [r7, #12]
 800bda6:	e01f      	b.n	800bde8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bda8:	4a41      	ldr	r2, [pc, #260]	@ (800beb0 <inc_lock+0x118>)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	011b      	lsls	r3, r3, #4
 800bdae:	4413      	add	r3, r2
 800bdb0:	681a      	ldr	r2, [r3, #0]
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d113      	bne.n	800bde2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bdba:	4a3d      	ldr	r2, [pc, #244]	@ (800beb0 <inc_lock+0x118>)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	011b      	lsls	r3, r3, #4
 800bdc0:	4413      	add	r3, r2
 800bdc2:	3304      	adds	r3, #4
 800bdc4:	681a      	ldr	r2, [r3, #0]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	d109      	bne.n	800bde2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bdce:	4a38      	ldr	r2, [pc, #224]	@ (800beb0 <inc_lock+0x118>)
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	011b      	lsls	r3, r3, #4
 800bdd4:	4413      	add	r3, r2
 800bdd6:	3308      	adds	r3, #8
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d006      	beq.n	800bdf0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	3301      	adds	r3, #1
 800bde6:	60fb      	str	r3, [r7, #12]
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2b01      	cmp	r3, #1
 800bdec:	d9dc      	bls.n	800bda8 <inc_lock+0x10>
 800bdee:	e000      	b.n	800bdf2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bdf0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2b02      	cmp	r3, #2
 800bdf6:	d132      	bne.n	800be5e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	60fb      	str	r3, [r7, #12]
 800bdfc:	e002      	b.n	800be04 <inc_lock+0x6c>
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	3301      	adds	r3, #1
 800be02:	60fb      	str	r3, [r7, #12]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2b01      	cmp	r3, #1
 800be08:	d806      	bhi.n	800be18 <inc_lock+0x80>
 800be0a:	4a29      	ldr	r2, [pc, #164]	@ (800beb0 <inc_lock+0x118>)
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	011b      	lsls	r3, r3, #4
 800be10:	4413      	add	r3, r2
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d1f2      	bne.n	800bdfe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	2b02      	cmp	r3, #2
 800be1c:	d101      	bne.n	800be22 <inc_lock+0x8a>
 800be1e:	2300      	movs	r3, #0
 800be20:	e040      	b.n	800bea4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	4922      	ldr	r1, [pc, #136]	@ (800beb0 <inc_lock+0x118>)
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	011b      	lsls	r3, r3, #4
 800be2c:	440b      	add	r3, r1
 800be2e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	689a      	ldr	r2, [r3, #8]
 800be34:	491e      	ldr	r1, [pc, #120]	@ (800beb0 <inc_lock+0x118>)
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	011b      	lsls	r3, r3, #4
 800be3a:	440b      	add	r3, r1
 800be3c:	3304      	adds	r3, #4
 800be3e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	695a      	ldr	r2, [r3, #20]
 800be44:	491a      	ldr	r1, [pc, #104]	@ (800beb0 <inc_lock+0x118>)
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	011b      	lsls	r3, r3, #4
 800be4a:	440b      	add	r3, r1
 800be4c:	3308      	adds	r3, #8
 800be4e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800be50:	4a17      	ldr	r2, [pc, #92]	@ (800beb0 <inc_lock+0x118>)
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	011b      	lsls	r3, r3, #4
 800be56:	4413      	add	r3, r2
 800be58:	330c      	adds	r3, #12
 800be5a:	2200      	movs	r2, #0
 800be5c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d009      	beq.n	800be78 <inc_lock+0xe0>
 800be64:	4a12      	ldr	r2, [pc, #72]	@ (800beb0 <inc_lock+0x118>)
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	011b      	lsls	r3, r3, #4
 800be6a:	4413      	add	r3, r2
 800be6c:	330c      	adds	r3, #12
 800be6e:	881b      	ldrh	r3, [r3, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d001      	beq.n	800be78 <inc_lock+0xe0>
 800be74:	2300      	movs	r3, #0
 800be76:	e015      	b.n	800bea4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d108      	bne.n	800be90 <inc_lock+0xf8>
 800be7e:	4a0c      	ldr	r2, [pc, #48]	@ (800beb0 <inc_lock+0x118>)
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	011b      	lsls	r3, r3, #4
 800be84:	4413      	add	r3, r2
 800be86:	330c      	adds	r3, #12
 800be88:	881b      	ldrh	r3, [r3, #0]
 800be8a:	3301      	adds	r3, #1
 800be8c:	b29a      	uxth	r2, r3
 800be8e:	e001      	b.n	800be94 <inc_lock+0xfc>
 800be90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800be94:	4906      	ldr	r1, [pc, #24]	@ (800beb0 <inc_lock+0x118>)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	011b      	lsls	r3, r3, #4
 800be9a:	440b      	add	r3, r1
 800be9c:	330c      	adds	r3, #12
 800be9e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	3301      	adds	r3, #1
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3714      	adds	r7, #20
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr
 800beb0:	20001450 	.word	0x20001450

0800beb4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b085      	sub	sp, #20
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	3b01      	subs	r3, #1
 800bec0:	607b      	str	r3, [r7, #4]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2b01      	cmp	r3, #1
 800bec6:	d825      	bhi.n	800bf14 <dec_lock+0x60>
		n = Files[i].ctr;
 800bec8:	4a17      	ldr	r2, [pc, #92]	@ (800bf28 <dec_lock+0x74>)
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	011b      	lsls	r3, r3, #4
 800bece:	4413      	add	r3, r2
 800bed0:	330c      	adds	r3, #12
 800bed2:	881b      	ldrh	r3, [r3, #0]
 800bed4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bed6:	89fb      	ldrh	r3, [r7, #14]
 800bed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bedc:	d101      	bne.n	800bee2 <dec_lock+0x2e>
 800bede:	2300      	movs	r3, #0
 800bee0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bee2:	89fb      	ldrh	r3, [r7, #14]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d002      	beq.n	800beee <dec_lock+0x3a>
 800bee8:	89fb      	ldrh	r3, [r7, #14]
 800beea:	3b01      	subs	r3, #1
 800beec:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800beee:	4a0e      	ldr	r2, [pc, #56]	@ (800bf28 <dec_lock+0x74>)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	011b      	lsls	r3, r3, #4
 800bef4:	4413      	add	r3, r2
 800bef6:	330c      	adds	r3, #12
 800bef8:	89fa      	ldrh	r2, [r7, #14]
 800befa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800befc:	89fb      	ldrh	r3, [r7, #14]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d105      	bne.n	800bf0e <dec_lock+0x5a>
 800bf02:	4a09      	ldr	r2, [pc, #36]	@ (800bf28 <dec_lock+0x74>)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	011b      	lsls	r3, r3, #4
 800bf08:	4413      	add	r3, r2
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	737b      	strb	r3, [r7, #13]
 800bf12:	e001      	b.n	800bf18 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bf14:	2302      	movs	r3, #2
 800bf16:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bf18:	7b7b      	ldrb	r3, [r7, #13]
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3714      	adds	r7, #20
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf24:	4770      	bx	lr
 800bf26:	bf00      	nop
 800bf28:	20001450 	.word	0x20001450

0800bf2c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b085      	sub	sp, #20
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bf34:	2300      	movs	r3, #0
 800bf36:	60fb      	str	r3, [r7, #12]
 800bf38:	e010      	b.n	800bf5c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bf3a:	4a0d      	ldr	r2, [pc, #52]	@ (800bf70 <clear_lock+0x44>)
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	011b      	lsls	r3, r3, #4
 800bf40:	4413      	add	r3, r2
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	687a      	ldr	r2, [r7, #4]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d105      	bne.n	800bf56 <clear_lock+0x2a>
 800bf4a:	4a09      	ldr	r2, [pc, #36]	@ (800bf70 <clear_lock+0x44>)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	011b      	lsls	r3, r3, #4
 800bf50:	4413      	add	r3, r2
 800bf52:	2200      	movs	r2, #0
 800bf54:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	60fb      	str	r3, [r7, #12]
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	2b01      	cmp	r3, #1
 800bf60:	d9eb      	bls.n	800bf3a <clear_lock+0xe>
	}
}
 800bf62:	bf00      	nop
 800bf64:	bf00      	nop
 800bf66:	3714      	adds	r7, #20
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr
 800bf70:	20001450 	.word	0x20001450

0800bf74 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b086      	sub	sp, #24
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	78db      	ldrb	r3, [r3, #3]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d034      	beq.n	800bff2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf8c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	7858      	ldrb	r0, [r3, #1]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bf98:	2301      	movs	r3, #1
 800bf9a:	697a      	ldr	r2, [r7, #20]
 800bf9c:	f7ff fd0e 	bl	800b9bc <disk_write>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d002      	beq.n	800bfac <sync_window+0x38>
			res = FR_DISK_ERR;
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	73fb      	strb	r3, [r7, #15]
 800bfaa:	e022      	b.n	800bff2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfb6:	697a      	ldr	r2, [r7, #20]
 800bfb8:	1ad2      	subs	r2, r2, r3
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	69db      	ldr	r3, [r3, #28]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	d217      	bcs.n	800bff2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	789b      	ldrb	r3, [r3, #2]
 800bfc6:	613b      	str	r3, [r7, #16]
 800bfc8:	e010      	b.n	800bfec <sync_window+0x78>
					wsect += fs->fsize;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	69db      	ldr	r3, [r3, #28]
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	7858      	ldrb	r0, [r3, #1]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bfde:	2301      	movs	r3, #1
 800bfe0:	697a      	ldr	r2, [r7, #20]
 800bfe2:	f7ff fceb 	bl	800b9bc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	3b01      	subs	r3, #1
 800bfea:	613b      	str	r3, [r7, #16]
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d8eb      	bhi.n	800bfca <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bff2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3718      	adds	r7, #24
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}

0800bffc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b084      	sub	sp, #16
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
 800c004:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c006:	2300      	movs	r3, #0
 800c008:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c00e:	683a      	ldr	r2, [r7, #0]
 800c010:	429a      	cmp	r2, r3
 800c012:	d01b      	beq.n	800c04c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f7ff ffad 	bl	800bf74 <sync_window>
 800c01a:	4603      	mov	r3, r0
 800c01c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c01e:	7bfb      	ldrb	r3, [r7, #15]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d113      	bne.n	800c04c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	7858      	ldrb	r0, [r3, #1]
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c02e:	2301      	movs	r3, #1
 800c030:	683a      	ldr	r2, [r7, #0]
 800c032:	f7ff fca3 	bl	800b97c <disk_read>
 800c036:	4603      	mov	r3, r0
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d004      	beq.n	800c046 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c03c:	f04f 33ff 	mov.w	r3, #4294967295
 800c040:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c042:	2301      	movs	r3, #1
 800c044:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	683a      	ldr	r2, [r7, #0]
 800c04a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800c04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3710      	adds	r7, #16
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
	...

0800c058 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f7ff ff87 	bl	800bf74 <sync_window>
 800c066:	4603      	mov	r3, r0
 800c068:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c06a:	7bfb      	ldrb	r3, [r7, #15]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d158      	bne.n	800c122 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	2b03      	cmp	r3, #3
 800c076:	d148      	bne.n	800c10a <sync_fs+0xb2>
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	791b      	ldrb	r3, [r3, #4]
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d144      	bne.n	800c10a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	3334      	adds	r3, #52	@ 0x34
 800c084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c088:	2100      	movs	r1, #0
 800c08a:	4618      	mov	r0, r3
 800c08c:	f7ff fd78 	bl	800bb80 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	3334      	adds	r3, #52	@ 0x34
 800c094:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c098:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c09c:	4618      	mov	r0, r3
 800c09e:	f7ff fd07 	bl	800bab0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	3334      	adds	r3, #52	@ 0x34
 800c0a6:	4921      	ldr	r1, [pc, #132]	@ (800c12c <sync_fs+0xd4>)
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f7ff fd1c 	bl	800bae6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	3334      	adds	r3, #52	@ 0x34
 800c0b2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c0b6:	491e      	ldr	r1, [pc, #120]	@ (800c130 <sync_fs+0xd8>)
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f7ff fd14 	bl	800bae6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	3334      	adds	r3, #52	@ 0x34
 800c0c2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	695b      	ldr	r3, [r3, #20]
 800c0ca:	4619      	mov	r1, r3
 800c0cc:	4610      	mov	r0, r2
 800c0ce:	f7ff fd0a 	bl	800bae6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	3334      	adds	r3, #52	@ 0x34
 800c0d6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	691b      	ldr	r3, [r3, #16]
 800c0de:	4619      	mov	r1, r3
 800c0e0:	4610      	mov	r0, r2
 800c0e2:	f7ff fd00 	bl	800bae6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6a1b      	ldr	r3, [r3, #32]
 800c0ea:	1c5a      	adds	r2, r3, #1
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	7858      	ldrb	r0, [r3, #1]
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c0fe:	2301      	movs	r3, #1
 800c100:	f7ff fc5c 	bl	800b9bc <disk_write>
			fs->fsi_flag = 0;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2200      	movs	r2, #0
 800c108:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	785b      	ldrb	r3, [r3, #1]
 800c10e:	2200      	movs	r2, #0
 800c110:	2100      	movs	r1, #0
 800c112:	4618      	mov	r0, r3
 800c114:	f7ff fc72 	bl	800b9fc <disk_ioctl>
 800c118:	4603      	mov	r3, r0
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d001      	beq.n	800c122 <sync_fs+0xca>
 800c11e:	2301      	movs	r3, #1
 800c120:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c122:	7bfb      	ldrb	r3, [r7, #15]
}
 800c124:	4618      	mov	r0, r3
 800c126:	3710      	adds	r7, #16
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	41615252 	.word	0x41615252
 800c130:	61417272 	.word	0x61417272

0800c134 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c134:	b480      	push	{r7}
 800c136:	b083      	sub	sp, #12
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	3b02      	subs	r3, #2
 800c142:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	699b      	ldr	r3, [r3, #24]
 800c148:	3b02      	subs	r3, #2
 800c14a:	683a      	ldr	r2, [r7, #0]
 800c14c:	429a      	cmp	r2, r3
 800c14e:	d301      	bcc.n	800c154 <clust2sect+0x20>
 800c150:	2300      	movs	r3, #0
 800c152:	e008      	b.n	800c166 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	895b      	ldrh	r3, [r3, #10]
 800c158:	461a      	mov	r2, r3
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	fb03 f202 	mul.w	r2, r3, r2
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c164:	4413      	add	r3, r2
}
 800c166:	4618      	mov	r0, r3
 800c168:	370c      	adds	r7, #12
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr

0800c172 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b086      	sub	sp, #24
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
 800c17a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	2b01      	cmp	r3, #1
 800c186:	d904      	bls.n	800c192 <get_fat+0x20>
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	699b      	ldr	r3, [r3, #24]
 800c18c:	683a      	ldr	r2, [r7, #0]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d302      	bcc.n	800c198 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c192:	2301      	movs	r3, #1
 800c194:	617b      	str	r3, [r7, #20]
 800c196:	e08e      	b.n	800c2b6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c198:	f04f 33ff 	mov.w	r3, #4294967295
 800c19c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	781b      	ldrb	r3, [r3, #0]
 800c1a2:	2b03      	cmp	r3, #3
 800c1a4:	d061      	beq.n	800c26a <get_fat+0xf8>
 800c1a6:	2b03      	cmp	r3, #3
 800c1a8:	dc7b      	bgt.n	800c2a2 <get_fat+0x130>
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	d002      	beq.n	800c1b4 <get_fat+0x42>
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	d041      	beq.n	800c236 <get_fat+0xc4>
 800c1b2:	e076      	b.n	800c2a2 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	60fb      	str	r3, [r7, #12]
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	085b      	lsrs	r3, r3, #1
 800c1bc:	68fa      	ldr	r2, [r7, #12]
 800c1be:	4413      	add	r3, r2
 800c1c0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	0a5b      	lsrs	r3, r3, #9
 800c1ca:	4413      	add	r3, r2
 800c1cc:	4619      	mov	r1, r3
 800c1ce:	6938      	ldr	r0, [r7, #16]
 800c1d0:	f7ff ff14 	bl	800bffc <move_window>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d166      	bne.n	800c2a8 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	1c5a      	adds	r2, r3, #1
 800c1de:	60fa      	str	r2, [r7, #12]
 800c1e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1e4:	693a      	ldr	r2, [r7, #16]
 800c1e6:	4413      	add	r3, r2
 800c1e8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c1ec:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	0a5b      	lsrs	r3, r3, #9
 800c1f6:	4413      	add	r3, r2
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	6938      	ldr	r0, [r7, #16]
 800c1fc:	f7ff fefe 	bl	800bffc <move_window>
 800c200:	4603      	mov	r3, r0
 800c202:	2b00      	cmp	r3, #0
 800c204:	d152      	bne.n	800c2ac <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c20c:	693a      	ldr	r2, [r7, #16]
 800c20e:	4413      	add	r3, r2
 800c210:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c214:	021b      	lsls	r3, r3, #8
 800c216:	68ba      	ldr	r2, [r7, #8]
 800c218:	4313      	orrs	r3, r2
 800c21a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	f003 0301 	and.w	r3, r3, #1
 800c222:	2b00      	cmp	r3, #0
 800c224:	d002      	beq.n	800c22c <get_fat+0xba>
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	091b      	lsrs	r3, r3, #4
 800c22a:	e002      	b.n	800c232 <get_fat+0xc0>
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c232:	617b      	str	r3, [r7, #20]
			break;
 800c234:	e03f      	b.n	800c2b6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	0a1b      	lsrs	r3, r3, #8
 800c23e:	4413      	add	r3, r2
 800c240:	4619      	mov	r1, r3
 800c242:	6938      	ldr	r0, [r7, #16]
 800c244:	f7ff feda 	bl	800bffc <move_window>
 800c248:	4603      	mov	r3, r0
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d130      	bne.n	800c2b0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	005b      	lsls	r3, r3, #1
 800c258:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c25c:	4413      	add	r3, r2
 800c25e:	4618      	mov	r0, r3
 800c260:	f7ff fbea 	bl	800ba38 <ld_word>
 800c264:	4603      	mov	r3, r0
 800c266:	617b      	str	r3, [r7, #20]
			break;
 800c268:	e025      	b.n	800c2b6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	09db      	lsrs	r3, r3, #7
 800c272:	4413      	add	r3, r2
 800c274:	4619      	mov	r1, r3
 800c276:	6938      	ldr	r0, [r7, #16]
 800c278:	f7ff fec0 	bl	800bffc <move_window>
 800c27c:	4603      	mov	r3, r0
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d118      	bne.n	800c2b4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c282:	693b      	ldr	r3, [r7, #16]
 800c284:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	009b      	lsls	r3, r3, #2
 800c28c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c290:	4413      	add	r3, r2
 800c292:	4618      	mov	r0, r3
 800c294:	f7ff fbe9 	bl	800ba6a <ld_dword>
 800c298:	4603      	mov	r3, r0
 800c29a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c29e:	617b      	str	r3, [r7, #20]
			break;
 800c2a0:	e009      	b.n	800c2b6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	617b      	str	r3, [r7, #20]
 800c2a6:	e006      	b.n	800c2b6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c2a8:	bf00      	nop
 800c2aa:	e004      	b.n	800c2b6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c2ac:	bf00      	nop
 800c2ae:	e002      	b.n	800c2b6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c2b0:	bf00      	nop
 800c2b2:	e000      	b.n	800c2b6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c2b4:	bf00      	nop
		}
	}

	return val;
 800c2b6:	697b      	ldr	r3, [r7, #20]
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3718      	adds	r7, #24
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c2c0:	b590      	push	{r4, r7, lr}
 800c2c2:	b089      	sub	sp, #36	@ 0x24
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	60f8      	str	r0, [r7, #12]
 800c2c8:	60b9      	str	r1, [r7, #8]
 800c2ca:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c2cc:	2302      	movs	r3, #2
 800c2ce:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	f240 80d9 	bls.w	800c48a <put_fat+0x1ca>
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	699b      	ldr	r3, [r3, #24]
 800c2dc:	68ba      	ldr	r2, [r7, #8]
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	f080 80d3 	bcs.w	800c48a <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	2b03      	cmp	r3, #3
 800c2ea:	f000 8096 	beq.w	800c41a <put_fat+0x15a>
 800c2ee:	2b03      	cmp	r3, #3
 800c2f0:	f300 80cb 	bgt.w	800c48a <put_fat+0x1ca>
 800c2f4:	2b01      	cmp	r3, #1
 800c2f6:	d002      	beq.n	800c2fe <put_fat+0x3e>
 800c2f8:	2b02      	cmp	r3, #2
 800c2fa:	d06e      	beq.n	800c3da <put_fat+0x11a>
 800c2fc:	e0c5      	b.n	800c48a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	61bb      	str	r3, [r7, #24]
 800c302:	69bb      	ldr	r3, [r7, #24]
 800c304:	085b      	lsrs	r3, r3, #1
 800c306:	69ba      	ldr	r2, [r7, #24]
 800c308:	4413      	add	r3, r2
 800c30a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c310:	69bb      	ldr	r3, [r7, #24]
 800c312:	0a5b      	lsrs	r3, r3, #9
 800c314:	4413      	add	r3, r2
 800c316:	4619      	mov	r1, r3
 800c318:	68f8      	ldr	r0, [r7, #12]
 800c31a:	f7ff fe6f 	bl	800bffc <move_window>
 800c31e:	4603      	mov	r3, r0
 800c320:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c322:	7ffb      	ldrb	r3, [r7, #31]
 800c324:	2b00      	cmp	r3, #0
 800c326:	f040 80a9 	bne.w	800c47c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	1c59      	adds	r1, r3, #1
 800c334:	61b9      	str	r1, [r7, #24]
 800c336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c33a:	4413      	add	r3, r2
 800c33c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	f003 0301 	and.w	r3, r3, #1
 800c344:	2b00      	cmp	r3, #0
 800c346:	d00d      	beq.n	800c364 <put_fat+0xa4>
 800c348:	697b      	ldr	r3, [r7, #20]
 800c34a:	781b      	ldrb	r3, [r3, #0]
 800c34c:	b25b      	sxtb	r3, r3
 800c34e:	f003 030f 	and.w	r3, r3, #15
 800c352:	b25a      	sxtb	r2, r3
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	b25b      	sxtb	r3, r3
 800c358:	011b      	lsls	r3, r3, #4
 800c35a:	b25b      	sxtb	r3, r3
 800c35c:	4313      	orrs	r3, r2
 800c35e:	b25b      	sxtb	r3, r3
 800c360:	b2db      	uxtb	r3, r3
 800c362:	e001      	b.n	800c368 <put_fat+0xa8>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	b2db      	uxtb	r3, r3
 800c368:	697a      	ldr	r2, [r7, #20]
 800c36a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	2201      	movs	r2, #1
 800c370:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c376:	69bb      	ldr	r3, [r7, #24]
 800c378:	0a5b      	lsrs	r3, r3, #9
 800c37a:	4413      	add	r3, r2
 800c37c:	4619      	mov	r1, r3
 800c37e:	68f8      	ldr	r0, [r7, #12]
 800c380:	f7ff fe3c 	bl	800bffc <move_window>
 800c384:	4603      	mov	r3, r0
 800c386:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c388:	7ffb      	ldrb	r3, [r7, #31]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d178      	bne.n	800c480 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c394:	69bb      	ldr	r3, [r7, #24]
 800c396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c39a:	4413      	add	r3, r2
 800c39c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	f003 0301 	and.w	r3, r3, #1
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d003      	beq.n	800c3b0 <put_fat+0xf0>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	091b      	lsrs	r3, r3, #4
 800c3ac:	b2db      	uxtb	r3, r3
 800c3ae:	e00e      	b.n	800c3ce <put_fat+0x10e>
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	b25b      	sxtb	r3, r3
 800c3b6:	f023 030f 	bic.w	r3, r3, #15
 800c3ba:	b25a      	sxtb	r2, r3
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	0a1b      	lsrs	r3, r3, #8
 800c3c0:	b25b      	sxtb	r3, r3
 800c3c2:	f003 030f 	and.w	r3, r3, #15
 800c3c6:	b25b      	sxtb	r3, r3
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	b25b      	sxtb	r3, r3
 800c3cc:	b2db      	uxtb	r3, r3
 800c3ce:	697a      	ldr	r2, [r7, #20]
 800c3d0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	70da      	strb	r2, [r3, #3]
			break;
 800c3d8:	e057      	b.n	800c48a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	0a1b      	lsrs	r3, r3, #8
 800c3e2:	4413      	add	r3, r2
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f7ff fe08 	bl	800bffc <move_window>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c3f0:	7ffb      	ldrb	r3, [r7, #31]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d146      	bne.n	800c484 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c3fc:	68bb      	ldr	r3, [r7, #8]
 800c3fe:	005b      	lsls	r3, r3, #1
 800c400:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c404:	4413      	add	r3, r2
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	b292      	uxth	r2, r2
 800c40a:	4611      	mov	r1, r2
 800c40c:	4618      	mov	r0, r3
 800c40e:	f7ff fb4f 	bl	800bab0 <st_word>
			fs->wflag = 1;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2201      	movs	r2, #1
 800c416:	70da      	strb	r2, [r3, #3]
			break;
 800c418:	e037      	b.n	800c48a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	09db      	lsrs	r3, r3, #7
 800c422:	4413      	add	r3, r2
 800c424:	4619      	mov	r1, r3
 800c426:	68f8      	ldr	r0, [r7, #12]
 800c428:	f7ff fde8 	bl	800bffc <move_window>
 800c42c:	4603      	mov	r3, r0
 800c42e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c430:	7ffb      	ldrb	r3, [r7, #31]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d128      	bne.n	800c488 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	009b      	lsls	r3, r3, #2
 800c446:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c44a:	4413      	add	r3, r2
 800c44c:	4618      	mov	r0, r3
 800c44e:	f7ff fb0c 	bl	800ba6a <ld_dword>
 800c452:	4603      	mov	r3, r0
 800c454:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c458:	4323      	orrs	r3, r4
 800c45a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	009b      	lsls	r3, r3, #2
 800c466:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c46a:	4413      	add	r3, r2
 800c46c:	6879      	ldr	r1, [r7, #4]
 800c46e:	4618      	mov	r0, r3
 800c470:	f7ff fb39 	bl	800bae6 <st_dword>
			fs->wflag = 1;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	2201      	movs	r2, #1
 800c478:	70da      	strb	r2, [r3, #3]
			break;
 800c47a:	e006      	b.n	800c48a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c47c:	bf00      	nop
 800c47e:	e004      	b.n	800c48a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c480:	bf00      	nop
 800c482:	e002      	b.n	800c48a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c484:	bf00      	nop
 800c486:	e000      	b.n	800c48a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c488:	bf00      	nop
		}
	}
	return res;
 800c48a:	7ffb      	ldrb	r3, [r7, #31]
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3724      	adds	r7, #36	@ 0x24
 800c490:	46bd      	mov	sp, r7
 800c492:	bd90      	pop	{r4, r7, pc}

0800c494 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b088      	sub	sp, #32
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	60b9      	str	r1, [r7, #8]
 800c49e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	2b01      	cmp	r3, #1
 800c4ae:	d904      	bls.n	800c4ba <remove_chain+0x26>
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	699b      	ldr	r3, [r3, #24]
 800c4b4:	68ba      	ldr	r2, [r7, #8]
 800c4b6:	429a      	cmp	r2, r3
 800c4b8:	d301      	bcc.n	800c4be <remove_chain+0x2a>
 800c4ba:	2302      	movs	r3, #2
 800c4bc:	e04b      	b.n	800c556 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d00c      	beq.n	800c4de <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c4c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4c8:	6879      	ldr	r1, [r7, #4]
 800c4ca:	69b8      	ldr	r0, [r7, #24]
 800c4cc:	f7ff fef8 	bl	800c2c0 <put_fat>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c4d4:	7ffb      	ldrb	r3, [r7, #31]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d001      	beq.n	800c4de <remove_chain+0x4a>
 800c4da:	7ffb      	ldrb	r3, [r7, #31]
 800c4dc:	e03b      	b.n	800c556 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c4de:	68b9      	ldr	r1, [r7, #8]
 800c4e0:	68f8      	ldr	r0, [r7, #12]
 800c4e2:	f7ff fe46 	bl	800c172 <get_fat>
 800c4e6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d031      	beq.n	800c552 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c4ee:	697b      	ldr	r3, [r7, #20]
 800c4f0:	2b01      	cmp	r3, #1
 800c4f2:	d101      	bne.n	800c4f8 <remove_chain+0x64>
 800c4f4:	2302      	movs	r3, #2
 800c4f6:	e02e      	b.n	800c556 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4fe:	d101      	bne.n	800c504 <remove_chain+0x70>
 800c500:	2301      	movs	r3, #1
 800c502:	e028      	b.n	800c556 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c504:	2200      	movs	r2, #0
 800c506:	68b9      	ldr	r1, [r7, #8]
 800c508:	69b8      	ldr	r0, [r7, #24]
 800c50a:	f7ff fed9 	bl	800c2c0 <put_fat>
 800c50e:	4603      	mov	r3, r0
 800c510:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c512:	7ffb      	ldrb	r3, [r7, #31]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d001      	beq.n	800c51c <remove_chain+0x88>
 800c518:	7ffb      	ldrb	r3, [r7, #31]
 800c51a:	e01c      	b.n	800c556 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c51c:	69bb      	ldr	r3, [r7, #24]
 800c51e:	695a      	ldr	r2, [r3, #20]
 800c520:	69bb      	ldr	r3, [r7, #24]
 800c522:	699b      	ldr	r3, [r3, #24]
 800c524:	3b02      	subs	r3, #2
 800c526:	429a      	cmp	r2, r3
 800c528:	d20b      	bcs.n	800c542 <remove_chain+0xae>
			fs->free_clst++;
 800c52a:	69bb      	ldr	r3, [r7, #24]
 800c52c:	695b      	ldr	r3, [r3, #20]
 800c52e:	1c5a      	adds	r2, r3, #1
 800c530:	69bb      	ldr	r3, [r7, #24]
 800c532:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c534:	69bb      	ldr	r3, [r7, #24]
 800c536:	791b      	ldrb	r3, [r3, #4]
 800c538:	f043 0301 	orr.w	r3, r3, #1
 800c53c:	b2da      	uxtb	r2, r3
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c542:	697b      	ldr	r3, [r7, #20]
 800c544:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c546:	69bb      	ldr	r3, [r7, #24]
 800c548:	699b      	ldr	r3, [r3, #24]
 800c54a:	68ba      	ldr	r2, [r7, #8]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d3c6      	bcc.n	800c4de <remove_chain+0x4a>
 800c550:	e000      	b.n	800c554 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c552:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c554:	2300      	movs	r3, #0
}
 800c556:	4618      	mov	r0, r3
 800c558:	3720      	adds	r7, #32
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}

0800c55e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c55e:	b580      	push	{r7, lr}
 800c560:	b088      	sub	sp, #32
 800c562:	af00      	add	r7, sp, #0
 800c564:	6078      	str	r0, [r7, #4]
 800c566:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d10d      	bne.n	800c590 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c574:	693b      	ldr	r3, [r7, #16]
 800c576:	691b      	ldr	r3, [r3, #16]
 800c578:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c57a:	69bb      	ldr	r3, [r7, #24]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d004      	beq.n	800c58a <create_chain+0x2c>
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	699b      	ldr	r3, [r3, #24]
 800c584:	69ba      	ldr	r2, [r7, #24]
 800c586:	429a      	cmp	r2, r3
 800c588:	d31b      	bcc.n	800c5c2 <create_chain+0x64>
 800c58a:	2301      	movs	r3, #1
 800c58c:	61bb      	str	r3, [r7, #24]
 800c58e:	e018      	b.n	800c5c2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c590:	6839      	ldr	r1, [r7, #0]
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7ff fded 	bl	800c172 <get_fat>
 800c598:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	d801      	bhi.n	800c5a4 <create_chain+0x46>
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	e070      	b.n	800c686 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5aa:	d101      	bne.n	800c5b0 <create_chain+0x52>
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	e06a      	b.n	800c686 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c5b0:	693b      	ldr	r3, [r7, #16]
 800c5b2:	699b      	ldr	r3, [r3, #24]
 800c5b4:	68fa      	ldr	r2, [r7, #12]
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d201      	bcs.n	800c5be <create_chain+0x60>
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	e063      	b.n	800c686 <create_chain+0x128>
		scl = clst;
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c5c2:	69bb      	ldr	r3, [r7, #24]
 800c5c4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c5c6:	69fb      	ldr	r3, [r7, #28]
 800c5c8:	3301      	adds	r3, #1
 800c5ca:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c5cc:	693b      	ldr	r3, [r7, #16]
 800c5ce:	699b      	ldr	r3, [r3, #24]
 800c5d0:	69fa      	ldr	r2, [r7, #28]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d307      	bcc.n	800c5e6 <create_chain+0x88>
				ncl = 2;
 800c5d6:	2302      	movs	r3, #2
 800c5d8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c5da:	69fa      	ldr	r2, [r7, #28]
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d901      	bls.n	800c5e6 <create_chain+0x88>
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	e04f      	b.n	800c686 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c5e6:	69f9      	ldr	r1, [r7, #28]
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f7ff fdc2 	bl	800c172 <get_fat>
 800c5ee:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d00e      	beq.n	800c614 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d003      	beq.n	800c604 <create_chain+0xa6>
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c602:	d101      	bne.n	800c608 <create_chain+0xaa>
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	e03e      	b.n	800c686 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c608:	69fa      	ldr	r2, [r7, #28]
 800c60a:	69bb      	ldr	r3, [r7, #24]
 800c60c:	429a      	cmp	r2, r3
 800c60e:	d1da      	bne.n	800c5c6 <create_chain+0x68>
 800c610:	2300      	movs	r3, #0
 800c612:	e038      	b.n	800c686 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c614:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c616:	f04f 32ff 	mov.w	r2, #4294967295
 800c61a:	69f9      	ldr	r1, [r7, #28]
 800c61c:	6938      	ldr	r0, [r7, #16]
 800c61e:	f7ff fe4f 	bl	800c2c0 <put_fat>
 800c622:	4603      	mov	r3, r0
 800c624:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c626:	7dfb      	ldrb	r3, [r7, #23]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d109      	bne.n	800c640 <create_chain+0xe2>
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d006      	beq.n	800c640 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c632:	69fa      	ldr	r2, [r7, #28]
 800c634:	6839      	ldr	r1, [r7, #0]
 800c636:	6938      	ldr	r0, [r7, #16]
 800c638:	f7ff fe42 	bl	800c2c0 <put_fat>
 800c63c:	4603      	mov	r3, r0
 800c63e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c640:	7dfb      	ldrb	r3, [r7, #23]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d116      	bne.n	800c674 <create_chain+0x116>
		fs->last_clst = ncl;
 800c646:	693b      	ldr	r3, [r7, #16]
 800c648:	69fa      	ldr	r2, [r7, #28]
 800c64a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	695a      	ldr	r2, [r3, #20]
 800c650:	693b      	ldr	r3, [r7, #16]
 800c652:	699b      	ldr	r3, [r3, #24]
 800c654:	3b02      	subs	r3, #2
 800c656:	429a      	cmp	r2, r3
 800c658:	d804      	bhi.n	800c664 <create_chain+0x106>
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	695b      	ldr	r3, [r3, #20]
 800c65e:	1e5a      	subs	r2, r3, #1
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	791b      	ldrb	r3, [r3, #4]
 800c668:	f043 0301 	orr.w	r3, r3, #1
 800c66c:	b2da      	uxtb	r2, r3
 800c66e:	693b      	ldr	r3, [r7, #16]
 800c670:	711a      	strb	r2, [r3, #4]
 800c672:	e007      	b.n	800c684 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c674:	7dfb      	ldrb	r3, [r7, #23]
 800c676:	2b01      	cmp	r3, #1
 800c678:	d102      	bne.n	800c680 <create_chain+0x122>
 800c67a:	f04f 33ff 	mov.w	r3, #4294967295
 800c67e:	e000      	b.n	800c682 <create_chain+0x124>
 800c680:	2301      	movs	r3, #1
 800c682:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c684:	69fb      	ldr	r3, [r7, #28]
}
 800c686:	4618      	mov	r0, r3
 800c688:	3720      	adds	r7, #32
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c68e:	b480      	push	{r7}
 800c690:	b087      	sub	sp, #28
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
 800c696:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6a2:	3304      	adds	r3, #4
 800c6a4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	0a5b      	lsrs	r3, r3, #9
 800c6aa:	68fa      	ldr	r2, [r7, #12]
 800c6ac:	8952      	ldrh	r2, [r2, #10]
 800c6ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6b2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	1d1a      	adds	r2, r3, #4
 800c6b8:	613a      	str	r2, [r7, #16]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c6be:	68bb      	ldr	r3, [r7, #8]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d101      	bne.n	800c6c8 <clmt_clust+0x3a>
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	e010      	b.n	800c6ea <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c6c8:	697a      	ldr	r2, [r7, #20]
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d307      	bcc.n	800c6e0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c6d0:	697a      	ldr	r2, [r7, #20]
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	1ad3      	subs	r3, r2, r3
 800c6d6:	617b      	str	r3, [r7, #20]
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	3304      	adds	r3, #4
 800c6dc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c6de:	e7e9      	b.n	800c6b4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c6e0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	681a      	ldr	r2, [r3, #0]
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	4413      	add	r3, r2
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	371c      	adds	r7, #28
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f4:	4770      	bx	lr

0800c6f6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c6f6:	b580      	push	{r7, lr}
 800c6f8:	b086      	sub	sp, #24
 800c6fa:	af00      	add	r7, sp, #0
 800c6fc:	6078      	str	r0, [r7, #4]
 800c6fe:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c70c:	d204      	bcs.n	800c718 <dir_sdi+0x22>
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	f003 031f 	and.w	r3, r3, #31
 800c714:	2b00      	cmp	r3, #0
 800c716:	d001      	beq.n	800c71c <dir_sdi+0x26>
		return FR_INT_ERR;
 800c718:	2302      	movs	r3, #2
 800c71a:	e063      	b.n	800c7e4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	683a      	ldr	r2, [r7, #0]
 800c720:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	689b      	ldr	r3, [r3, #8]
 800c726:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d106      	bne.n	800c73c <dir_sdi+0x46>
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	781b      	ldrb	r3, [r3, #0]
 800c732:	2b02      	cmp	r3, #2
 800c734:	d902      	bls.n	800c73c <dir_sdi+0x46>
		clst = fs->dirbase;
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c73a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d10c      	bne.n	800c75c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	095b      	lsrs	r3, r3, #5
 800c746:	693a      	ldr	r2, [r7, #16]
 800c748:	8912      	ldrh	r2, [r2, #8]
 800c74a:	4293      	cmp	r3, r2
 800c74c:	d301      	bcc.n	800c752 <dir_sdi+0x5c>
 800c74e:	2302      	movs	r3, #2
 800c750:	e048      	b.n	800c7e4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	61da      	str	r2, [r3, #28]
 800c75a:	e029      	b.n	800c7b0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	895b      	ldrh	r3, [r3, #10]
 800c760:	025b      	lsls	r3, r3, #9
 800c762:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c764:	e019      	b.n	800c79a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6979      	ldr	r1, [r7, #20]
 800c76a:	4618      	mov	r0, r3
 800c76c:	f7ff fd01 	bl	800c172 <get_fat>
 800c770:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c778:	d101      	bne.n	800c77e <dir_sdi+0x88>
 800c77a:	2301      	movs	r3, #1
 800c77c:	e032      	b.n	800c7e4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c77e:	697b      	ldr	r3, [r7, #20]
 800c780:	2b01      	cmp	r3, #1
 800c782:	d904      	bls.n	800c78e <dir_sdi+0x98>
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	699b      	ldr	r3, [r3, #24]
 800c788:	697a      	ldr	r2, [r7, #20]
 800c78a:	429a      	cmp	r2, r3
 800c78c:	d301      	bcc.n	800c792 <dir_sdi+0x9c>
 800c78e:	2302      	movs	r3, #2
 800c790:	e028      	b.n	800c7e4 <dir_sdi+0xee>
			ofs -= csz;
 800c792:	683a      	ldr	r2, [r7, #0]
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	1ad3      	subs	r3, r2, r3
 800c798:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c79a:	683a      	ldr	r2, [r7, #0]
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d2e1      	bcs.n	800c766 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c7a2:	6979      	ldr	r1, [r7, #20]
 800c7a4:	6938      	ldr	r0, [r7, #16]
 800c7a6:	f7ff fcc5 	bl	800c134 <clust2sect>
 800c7aa:	4602      	mov	r2, r0
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	697a      	ldr	r2, [r7, #20]
 800c7b4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	69db      	ldr	r3, [r3, #28]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d101      	bne.n	800c7c2 <dir_sdi+0xcc>
 800c7be:	2302      	movs	r3, #2
 800c7c0:	e010      	b.n	800c7e4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	69da      	ldr	r2, [r3, #28]
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	0a5b      	lsrs	r3, r3, #9
 800c7ca:	441a      	add	r2, r3
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7dc:	441a      	add	r2, r3
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c7e2:	2300      	movs	r3, #0
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3718      	adds	r7, #24
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}

0800c7ec <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b086      	sub	sp, #24
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	695b      	ldr	r3, [r3, #20]
 800c800:	3320      	adds	r3, #32
 800c802:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	69db      	ldr	r3, [r3, #28]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d003      	beq.n	800c814 <dir_next+0x28>
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c812:	d301      	bcc.n	800c818 <dir_next+0x2c>
 800c814:	2304      	movs	r3, #4
 800c816:	e0aa      	b.n	800c96e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c81e:	2b00      	cmp	r3, #0
 800c820:	f040 8098 	bne.w	800c954 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	69db      	ldr	r3, [r3, #28]
 800c828:	1c5a      	adds	r2, r3, #1
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	699b      	ldr	r3, [r3, #24]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d10b      	bne.n	800c84e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	095b      	lsrs	r3, r3, #5
 800c83a:	68fa      	ldr	r2, [r7, #12]
 800c83c:	8912      	ldrh	r2, [r2, #8]
 800c83e:	4293      	cmp	r3, r2
 800c840:	f0c0 8088 	bcc.w	800c954 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2200      	movs	r2, #0
 800c848:	61da      	str	r2, [r3, #28]
 800c84a:	2304      	movs	r3, #4
 800c84c:	e08f      	b.n	800c96e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	0a5b      	lsrs	r3, r3, #9
 800c852:	68fa      	ldr	r2, [r7, #12]
 800c854:	8952      	ldrh	r2, [r2, #10]
 800c856:	3a01      	subs	r2, #1
 800c858:	4013      	ands	r3, r2
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d17a      	bne.n	800c954 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	4619      	mov	r1, r3
 800c866:	4610      	mov	r0, r2
 800c868:	f7ff fc83 	bl	800c172 <get_fat>
 800c86c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d801      	bhi.n	800c878 <dir_next+0x8c>
 800c874:	2302      	movs	r3, #2
 800c876:	e07a      	b.n	800c96e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c87e:	d101      	bne.n	800c884 <dir_next+0x98>
 800c880:	2301      	movs	r3, #1
 800c882:	e074      	b.n	800c96e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	699b      	ldr	r3, [r3, #24]
 800c888:	697a      	ldr	r2, [r7, #20]
 800c88a:	429a      	cmp	r2, r3
 800c88c:	d358      	bcc.n	800c940 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d104      	bne.n	800c89e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2200      	movs	r2, #0
 800c898:	61da      	str	r2, [r3, #28]
 800c89a:	2304      	movs	r3, #4
 800c89c:	e067      	b.n	800c96e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	699b      	ldr	r3, [r3, #24]
 800c8a4:	4619      	mov	r1, r3
 800c8a6:	4610      	mov	r0, r2
 800c8a8:	f7ff fe59 	bl	800c55e <create_chain>
 800c8ac:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d101      	bne.n	800c8b8 <dir_next+0xcc>
 800c8b4:	2307      	movs	r3, #7
 800c8b6:	e05a      	b.n	800c96e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	2b01      	cmp	r3, #1
 800c8bc:	d101      	bne.n	800c8c2 <dir_next+0xd6>
 800c8be:	2302      	movs	r3, #2
 800c8c0:	e055      	b.n	800c96e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8c8:	d101      	bne.n	800c8ce <dir_next+0xe2>
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	e04f      	b.n	800c96e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c8ce:	68f8      	ldr	r0, [r7, #12]
 800c8d0:	f7ff fb50 	bl	800bf74 <sync_window>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d001      	beq.n	800c8de <dir_next+0xf2>
 800c8da:	2301      	movs	r3, #1
 800c8dc:	e047      	b.n	800c96e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	3334      	adds	r3, #52	@ 0x34
 800c8e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c8e6:	2100      	movs	r1, #0
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	f7ff f949 	bl	800bb80 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	613b      	str	r3, [r7, #16]
 800c8f2:	6979      	ldr	r1, [r7, #20]
 800c8f4:	68f8      	ldr	r0, [r7, #12]
 800c8f6:	f7ff fc1d 	bl	800c134 <clust2sect>
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	631a      	str	r2, [r3, #48]	@ 0x30
 800c900:	e012      	b.n	800c928 <dir_next+0x13c>
						fs->wflag = 1;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2201      	movs	r2, #1
 800c906:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c908:	68f8      	ldr	r0, [r7, #12]
 800c90a:	f7ff fb33 	bl	800bf74 <sync_window>
 800c90e:	4603      	mov	r3, r0
 800c910:	2b00      	cmp	r3, #0
 800c912:	d001      	beq.n	800c918 <dir_next+0x12c>
 800c914:	2301      	movs	r3, #1
 800c916:	e02a      	b.n	800c96e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	3301      	adds	r3, #1
 800c91c:	613b      	str	r3, [r7, #16]
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c922:	1c5a      	adds	r2, r3, #1
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	631a      	str	r2, [r3, #48]	@ 0x30
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	895b      	ldrh	r3, [r3, #10]
 800c92c:	461a      	mov	r2, r3
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	4293      	cmp	r3, r2
 800c932:	d3e6      	bcc.n	800c902 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c938:	693b      	ldr	r3, [r7, #16]
 800c93a:	1ad2      	subs	r2, r2, r3
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	697a      	ldr	r2, [r7, #20]
 800c944:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c946:	6979      	ldr	r1, [r7, #20]
 800c948:	68f8      	ldr	r0, [r7, #12]
 800c94a:	f7ff fbf3 	bl	800c134 <clust2sect>
 800c94e:	4602      	mov	r2, r0
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	68ba      	ldr	r2, [r7, #8]
 800c958:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c966:	441a      	add	r2, r3
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c96c:	2300      	movs	r3, #0
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3718      	adds	r7, #24
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}

0800c976 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c976:	b580      	push	{r7, lr}
 800c978:	b086      	sub	sp, #24
 800c97a:	af00      	add	r7, sp, #0
 800c97c:	6078      	str	r0, [r7, #4]
 800c97e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c986:	2100      	movs	r1, #0
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f7ff feb4 	bl	800c6f6 <dir_sdi>
 800c98e:	4603      	mov	r3, r0
 800c990:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c992:	7dfb      	ldrb	r3, [r7, #23]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d12b      	bne.n	800c9f0 <dir_alloc+0x7a>
		n = 0;
 800c998:	2300      	movs	r3, #0
 800c99a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	69db      	ldr	r3, [r3, #28]
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	68f8      	ldr	r0, [r7, #12]
 800c9a4:	f7ff fb2a 	bl	800bffc <move_window>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c9ac:	7dfb      	ldrb	r3, [r7, #23]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d11d      	bne.n	800c9ee <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6a1b      	ldr	r3, [r3, #32]
 800c9b6:	781b      	ldrb	r3, [r3, #0]
 800c9b8:	2be5      	cmp	r3, #229	@ 0xe5
 800c9ba:	d004      	beq.n	800c9c6 <dir_alloc+0x50>
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6a1b      	ldr	r3, [r3, #32]
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d107      	bne.n	800c9d6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	613b      	str	r3, [r7, #16]
 800c9cc:	693a      	ldr	r2, [r7, #16]
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d102      	bne.n	800c9da <dir_alloc+0x64>
 800c9d4:	e00c      	b.n	800c9f0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c9da:	2101      	movs	r1, #1
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f7ff ff05 	bl	800c7ec <dir_next>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c9e6:	7dfb      	ldrb	r3, [r7, #23]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d0d7      	beq.n	800c99c <dir_alloc+0x26>
 800c9ec:	e000      	b.n	800c9f0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c9ee:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c9f0:	7dfb      	ldrb	r3, [r7, #23]
 800c9f2:	2b04      	cmp	r3, #4
 800c9f4:	d101      	bne.n	800c9fa <dir_alloc+0x84>
 800c9f6:	2307      	movs	r3, #7
 800c9f8:	75fb      	strb	r3, [r7, #23]
	return res;
 800c9fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3718      	adds	r7, #24
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b084      	sub	sp, #16
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	331a      	adds	r3, #26
 800ca12:	4618      	mov	r0, r3
 800ca14:	f7ff f810 	bl	800ba38 <ld_word>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	781b      	ldrb	r3, [r3, #0]
 800ca20:	2b03      	cmp	r3, #3
 800ca22:	d109      	bne.n	800ca38 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ca24:	683b      	ldr	r3, [r7, #0]
 800ca26:	3314      	adds	r3, #20
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f7ff f805 	bl	800ba38 <ld_word>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	041b      	lsls	r3, r3, #16
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ca38:	68fb      	ldr	r3, [r7, #12]
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3710      	adds	r7, #16
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ca42:	b580      	push	{r7, lr}
 800ca44:	b084      	sub	sp, #16
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	60f8      	str	r0, [r7, #12]
 800ca4a:	60b9      	str	r1, [r7, #8]
 800ca4c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	331a      	adds	r3, #26
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	b292      	uxth	r2, r2
 800ca56:	4611      	mov	r1, r2
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f7ff f829 	bl	800bab0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	781b      	ldrb	r3, [r3, #0]
 800ca62:	2b03      	cmp	r3, #3
 800ca64:	d109      	bne.n	800ca7a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	f103 0214 	add.w	r2, r3, #20
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	0c1b      	lsrs	r3, r3, #16
 800ca70:	b29b      	uxth	r3, r3
 800ca72:	4619      	mov	r1, r3
 800ca74:	4610      	mov	r0, r2
 800ca76:	f7ff f81b 	bl	800bab0 <st_word>
	}
}
 800ca7a:	bf00      	nop
 800ca7c:	3710      	adds	r7, #16
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ca82:	b580      	push	{r7, lr}
 800ca84:	b086      	sub	sp, #24
 800ca86:	af00      	add	r7, sp, #0
 800ca88:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ca90:	2100      	movs	r1, #0
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f7ff fe2f 	bl	800c6f6 <dir_sdi>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ca9c:	7dfb      	ldrb	r3, [r7, #23]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d001      	beq.n	800caa6 <dir_find+0x24>
 800caa2:	7dfb      	ldrb	r3, [r7, #23]
 800caa4:	e03e      	b.n	800cb24 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	69db      	ldr	r3, [r3, #28]
 800caaa:	4619      	mov	r1, r3
 800caac:	6938      	ldr	r0, [r7, #16]
 800caae:	f7ff faa5 	bl	800bffc <move_window>
 800cab2:	4603      	mov	r3, r0
 800cab4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cab6:	7dfb      	ldrb	r3, [r7, #23]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d12f      	bne.n	800cb1c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	6a1b      	ldr	r3, [r3, #32]
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cac4:	7bfb      	ldrb	r3, [r7, #15]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d102      	bne.n	800cad0 <dir_find+0x4e>
 800caca:	2304      	movs	r3, #4
 800cacc:	75fb      	strb	r3, [r7, #23]
 800cace:	e028      	b.n	800cb22 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6a1b      	ldr	r3, [r3, #32]
 800cad4:	330b      	adds	r3, #11
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cadc:	b2da      	uxtb	r2, r3
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	6a1b      	ldr	r3, [r3, #32]
 800cae6:	330b      	adds	r3, #11
 800cae8:	781b      	ldrb	r3, [r3, #0]
 800caea:	f003 0308 	and.w	r3, r3, #8
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d10a      	bne.n	800cb08 <dir_find+0x86>
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6a18      	ldr	r0, [r3, #32]
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	3324      	adds	r3, #36	@ 0x24
 800cafa:	220b      	movs	r2, #11
 800cafc:	4619      	mov	r1, r3
 800cafe:	f7ff f85a 	bl	800bbb6 <mem_cmp>
 800cb02:	4603      	mov	r3, r0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d00b      	beq.n	800cb20 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cb08:	2100      	movs	r1, #0
 800cb0a:	6878      	ldr	r0, [r7, #4]
 800cb0c:	f7ff fe6e 	bl	800c7ec <dir_next>
 800cb10:	4603      	mov	r3, r0
 800cb12:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cb14:	7dfb      	ldrb	r3, [r7, #23]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d0c5      	beq.n	800caa6 <dir_find+0x24>
 800cb1a:	e002      	b.n	800cb22 <dir_find+0xa0>
		if (res != FR_OK) break;
 800cb1c:	bf00      	nop
 800cb1e:	e000      	b.n	800cb22 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cb20:	bf00      	nop

	return res;
 800cb22:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb24:	4618      	mov	r0, r3
 800cb26:	3718      	adds	r7, #24
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	bd80      	pop	{r7, pc}

0800cb2c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b084      	sub	sp, #16
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cb3a:	2101      	movs	r1, #1
 800cb3c:	6878      	ldr	r0, [r7, #4]
 800cb3e:	f7ff ff1a 	bl	800c976 <dir_alloc>
 800cb42:	4603      	mov	r3, r0
 800cb44:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cb46:	7bfb      	ldrb	r3, [r7, #15]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d11c      	bne.n	800cb86 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	69db      	ldr	r3, [r3, #28]
 800cb50:	4619      	mov	r1, r3
 800cb52:	68b8      	ldr	r0, [r7, #8]
 800cb54:	f7ff fa52 	bl	800bffc <move_window>
 800cb58:	4603      	mov	r3, r0
 800cb5a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cb5c:	7bfb      	ldrb	r3, [r7, #15]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d111      	bne.n	800cb86 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6a1b      	ldr	r3, [r3, #32]
 800cb66:	2220      	movs	r2, #32
 800cb68:	2100      	movs	r1, #0
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f7ff f808 	bl	800bb80 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6a18      	ldr	r0, [r3, #32]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	3324      	adds	r3, #36	@ 0x24
 800cb78:	220b      	movs	r2, #11
 800cb7a:	4619      	mov	r1, r3
 800cb7c:	f7fe ffdf 	bl	800bb3e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	2201      	movs	r2, #1
 800cb84:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cb86:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3710      	adds	r7, #16
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b088      	sub	sp, #32
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	60fb      	str	r3, [r7, #12]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	3324      	adds	r3, #36	@ 0x24
 800cba4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800cba6:	220b      	movs	r2, #11
 800cba8:	2120      	movs	r1, #32
 800cbaa:	68b8      	ldr	r0, [r7, #8]
 800cbac:	f7fe ffe8 	bl	800bb80 <mem_set>
	si = i = 0; ni = 8;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	613b      	str	r3, [r7, #16]
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	61fb      	str	r3, [r7, #28]
 800cbb8:	2308      	movs	r3, #8
 800cbba:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	1c5a      	adds	r2, r3, #1
 800cbc0:	61fa      	str	r2, [r7, #28]
 800cbc2:	68fa      	ldr	r2, [r7, #12]
 800cbc4:	4413      	add	r3, r2
 800cbc6:	781b      	ldrb	r3, [r3, #0]
 800cbc8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cbca:	7efb      	ldrb	r3, [r7, #27]
 800cbcc:	2b20      	cmp	r3, #32
 800cbce:	d94e      	bls.n	800cc6e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cbd0:	7efb      	ldrb	r3, [r7, #27]
 800cbd2:	2b2f      	cmp	r3, #47	@ 0x2f
 800cbd4:	d006      	beq.n	800cbe4 <create_name+0x54>
 800cbd6:	7efb      	ldrb	r3, [r7, #27]
 800cbd8:	2b5c      	cmp	r3, #92	@ 0x5c
 800cbda:	d110      	bne.n	800cbfe <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cbdc:	e002      	b.n	800cbe4 <create_name+0x54>
 800cbde:	69fb      	ldr	r3, [r7, #28]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	61fb      	str	r3, [r7, #28]
 800cbe4:	68fa      	ldr	r2, [r7, #12]
 800cbe6:	69fb      	ldr	r3, [r7, #28]
 800cbe8:	4413      	add	r3, r2
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	2b2f      	cmp	r3, #47	@ 0x2f
 800cbee:	d0f6      	beq.n	800cbde <create_name+0x4e>
 800cbf0:	68fa      	ldr	r2, [r7, #12]
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	4413      	add	r3, r2
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	2b5c      	cmp	r3, #92	@ 0x5c
 800cbfa:	d0f0      	beq.n	800cbde <create_name+0x4e>
			break;
 800cbfc:	e038      	b.n	800cc70 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cbfe:	7efb      	ldrb	r3, [r7, #27]
 800cc00:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc02:	d003      	beq.n	800cc0c <create_name+0x7c>
 800cc04:	693a      	ldr	r2, [r7, #16]
 800cc06:	697b      	ldr	r3, [r7, #20]
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d30c      	bcc.n	800cc26 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	2b0b      	cmp	r3, #11
 800cc10:	d002      	beq.n	800cc18 <create_name+0x88>
 800cc12:	7efb      	ldrb	r3, [r7, #27]
 800cc14:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc16:	d001      	beq.n	800cc1c <create_name+0x8c>
 800cc18:	2306      	movs	r3, #6
 800cc1a:	e044      	b.n	800cca6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cc1c:	2308      	movs	r3, #8
 800cc1e:	613b      	str	r3, [r7, #16]
 800cc20:	230b      	movs	r3, #11
 800cc22:	617b      	str	r3, [r7, #20]
			continue;
 800cc24:	e022      	b.n	800cc6c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cc26:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	da04      	bge.n	800cc38 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cc2e:	7efb      	ldrb	r3, [r7, #27]
 800cc30:	3b80      	subs	r3, #128	@ 0x80
 800cc32:	4a1f      	ldr	r2, [pc, #124]	@ (800ccb0 <create_name+0x120>)
 800cc34:	5cd3      	ldrb	r3, [r2, r3]
 800cc36:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cc38:	7efb      	ldrb	r3, [r7, #27]
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	481d      	ldr	r0, [pc, #116]	@ (800ccb4 <create_name+0x124>)
 800cc3e:	f7fe ffe1 	bl	800bc04 <chk_chr>
 800cc42:	4603      	mov	r3, r0
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d001      	beq.n	800cc4c <create_name+0xbc>
 800cc48:	2306      	movs	r3, #6
 800cc4a:	e02c      	b.n	800cca6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cc4c:	7efb      	ldrb	r3, [r7, #27]
 800cc4e:	2b60      	cmp	r3, #96	@ 0x60
 800cc50:	d905      	bls.n	800cc5e <create_name+0xce>
 800cc52:	7efb      	ldrb	r3, [r7, #27]
 800cc54:	2b7a      	cmp	r3, #122	@ 0x7a
 800cc56:	d802      	bhi.n	800cc5e <create_name+0xce>
 800cc58:	7efb      	ldrb	r3, [r7, #27]
 800cc5a:	3b20      	subs	r3, #32
 800cc5c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	1c5a      	adds	r2, r3, #1
 800cc62:	613a      	str	r2, [r7, #16]
 800cc64:	68ba      	ldr	r2, [r7, #8]
 800cc66:	4413      	add	r3, r2
 800cc68:	7efa      	ldrb	r2, [r7, #27]
 800cc6a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cc6c:	e7a6      	b.n	800cbbc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cc6e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cc70:	68fa      	ldr	r2, [r7, #12]
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	441a      	add	r2, r3
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d101      	bne.n	800cc84 <create_name+0xf4>
 800cc80:	2306      	movs	r3, #6
 800cc82:	e010      	b.n	800cca6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cc84:	68bb      	ldr	r3, [r7, #8]
 800cc86:	781b      	ldrb	r3, [r3, #0]
 800cc88:	2be5      	cmp	r3, #229	@ 0xe5
 800cc8a:	d102      	bne.n	800cc92 <create_name+0x102>
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	2205      	movs	r2, #5
 800cc90:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cc92:	7efb      	ldrb	r3, [r7, #27]
 800cc94:	2b20      	cmp	r3, #32
 800cc96:	d801      	bhi.n	800cc9c <create_name+0x10c>
 800cc98:	2204      	movs	r2, #4
 800cc9a:	e000      	b.n	800cc9e <create_name+0x10e>
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	330b      	adds	r3, #11
 800cca2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800cca4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	3720      	adds	r7, #32
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	bd80      	pop	{r7, pc}
 800ccae:	bf00      	nop
 800ccb0:	08015984 	.word	0x08015984
 800ccb4:	080158f8 	.word	0x080158f8

0800ccb8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b086      	sub	sp, #24
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cccc:	e002      	b.n	800ccd4 <follow_path+0x1c>
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	3301      	adds	r3, #1
 800ccd2:	603b      	str	r3, [r7, #0]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	781b      	ldrb	r3, [r3, #0]
 800ccd8:	2b2f      	cmp	r3, #47	@ 0x2f
 800ccda:	d0f8      	beq.n	800ccce <follow_path+0x16>
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	2b5c      	cmp	r3, #92	@ 0x5c
 800cce2:	d0f4      	beq.n	800ccce <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	2200      	movs	r2, #0
 800cce8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	781b      	ldrb	r3, [r3, #0]
 800ccee:	2b1f      	cmp	r3, #31
 800ccf0:	d80a      	bhi.n	800cd08 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2280      	movs	r2, #128	@ 0x80
 800ccf6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800ccfa:	2100      	movs	r1, #0
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f7ff fcfa 	bl	800c6f6 <dir_sdi>
 800cd02:	4603      	mov	r3, r0
 800cd04:	75fb      	strb	r3, [r7, #23]
 800cd06:	e043      	b.n	800cd90 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cd08:	463b      	mov	r3, r7
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	6878      	ldr	r0, [r7, #4]
 800cd0e:	f7ff ff3f 	bl	800cb90 <create_name>
 800cd12:	4603      	mov	r3, r0
 800cd14:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cd16:	7dfb      	ldrb	r3, [r7, #23]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d134      	bne.n	800cd86 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f7ff feb0 	bl	800ca82 <dir_find>
 800cd22:	4603      	mov	r3, r0
 800cd24:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cd2c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800cd2e:	7dfb      	ldrb	r3, [r7, #23]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d00a      	beq.n	800cd4a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800cd34:	7dfb      	ldrb	r3, [r7, #23]
 800cd36:	2b04      	cmp	r3, #4
 800cd38:	d127      	bne.n	800cd8a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800cd3a:	7afb      	ldrb	r3, [r7, #11]
 800cd3c:	f003 0304 	and.w	r3, r3, #4
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d122      	bne.n	800cd8a <follow_path+0xd2>
 800cd44:	2305      	movs	r3, #5
 800cd46:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800cd48:	e01f      	b.n	800cd8a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cd4a:	7afb      	ldrb	r3, [r7, #11]
 800cd4c:	f003 0304 	and.w	r3, r3, #4
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d11c      	bne.n	800cd8e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cd54:	693b      	ldr	r3, [r7, #16]
 800cd56:	799b      	ldrb	r3, [r3, #6]
 800cd58:	f003 0310 	and.w	r3, r3, #16
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d102      	bne.n	800cd66 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800cd60:	2305      	movs	r3, #5
 800cd62:	75fb      	strb	r3, [r7, #23]
 800cd64:	e014      	b.n	800cd90 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	695b      	ldr	r3, [r3, #20]
 800cd70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd74:	4413      	add	r3, r2
 800cd76:	4619      	mov	r1, r3
 800cd78:	68f8      	ldr	r0, [r7, #12]
 800cd7a:	f7ff fe43 	bl	800ca04 <ld_clust>
 800cd7e:	4602      	mov	r2, r0
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cd84:	e7c0      	b.n	800cd08 <follow_path+0x50>
			if (res != FR_OK) break;
 800cd86:	bf00      	nop
 800cd88:	e002      	b.n	800cd90 <follow_path+0xd8>
				break;
 800cd8a:	bf00      	nop
 800cd8c:	e000      	b.n	800cd90 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cd8e:	bf00      	nop
			}
		}
	}

	return res;
 800cd90:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd92:	4618      	mov	r0, r3
 800cd94:	3718      	adds	r7, #24
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}

0800cd9a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cd9a:	b480      	push	{r7}
 800cd9c:	b087      	sub	sp, #28
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cda2:	f04f 33ff 	mov.w	r3, #4294967295
 800cda6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d031      	beq.n	800ce14 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	617b      	str	r3, [r7, #20]
 800cdb6:	e002      	b.n	800cdbe <get_ldnumber+0x24>
 800cdb8:	697b      	ldr	r3, [r7, #20]
 800cdba:	3301      	adds	r3, #1
 800cdbc:	617b      	str	r3, [r7, #20]
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	2b20      	cmp	r3, #32
 800cdc4:	d903      	bls.n	800cdce <get_ldnumber+0x34>
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	2b3a      	cmp	r3, #58	@ 0x3a
 800cdcc:	d1f4      	bne.n	800cdb8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	781b      	ldrb	r3, [r3, #0]
 800cdd2:	2b3a      	cmp	r3, #58	@ 0x3a
 800cdd4:	d11c      	bne.n	800ce10 <get_ldnumber+0x76>
			tp = *path;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	1c5a      	adds	r2, r3, #1
 800cde0:	60fa      	str	r2, [r7, #12]
 800cde2:	781b      	ldrb	r3, [r3, #0]
 800cde4:	3b30      	subs	r3, #48	@ 0x30
 800cde6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	2b09      	cmp	r3, #9
 800cdec:	d80e      	bhi.n	800ce0c <get_ldnumber+0x72>
 800cdee:	68fa      	ldr	r2, [r7, #12]
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	d10a      	bne.n	800ce0c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d107      	bne.n	800ce0c <get_ldnumber+0x72>
					vol = (int)i;
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	3301      	adds	r3, #1
 800ce04:	617b      	str	r3, [r7, #20]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	697a      	ldr	r2, [r7, #20]
 800ce0a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ce0c:	693b      	ldr	r3, [r7, #16]
 800ce0e:	e002      	b.n	800ce16 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ce10:	2300      	movs	r3, #0
 800ce12:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ce14:	693b      	ldr	r3, [r7, #16]
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	371c      	adds	r7, #28
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce20:	4770      	bx	lr
	...

0800ce24 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b082      	sub	sp, #8
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
 800ce2c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
 800ce32:	70da      	strb	r2, [r3, #3]
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	f04f 32ff 	mov.w	r2, #4294967295
 800ce3a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ce3c:	6839      	ldr	r1, [r7, #0]
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f7ff f8dc 	bl	800bffc <move_window>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d001      	beq.n	800ce4e <check_fs+0x2a>
 800ce4a:	2304      	movs	r3, #4
 800ce4c:	e038      	b.n	800cec0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	3334      	adds	r3, #52	@ 0x34
 800ce52:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ce56:	4618      	mov	r0, r3
 800ce58:	f7fe fdee 	bl	800ba38 <ld_word>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	461a      	mov	r2, r3
 800ce60:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d001      	beq.n	800ce6c <check_fs+0x48>
 800ce68:	2303      	movs	r3, #3
 800ce6a:	e029      	b.n	800cec0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ce72:	2be9      	cmp	r3, #233	@ 0xe9
 800ce74:	d009      	beq.n	800ce8a <check_fs+0x66>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ce7c:	2beb      	cmp	r3, #235	@ 0xeb
 800ce7e:	d11e      	bne.n	800cebe <check_fs+0x9a>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800ce86:	2b90      	cmp	r3, #144	@ 0x90
 800ce88:	d119      	bne.n	800cebe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	3334      	adds	r3, #52	@ 0x34
 800ce8e:	3336      	adds	r3, #54	@ 0x36
 800ce90:	4618      	mov	r0, r3
 800ce92:	f7fe fdea 	bl	800ba6a <ld_dword>
 800ce96:	4603      	mov	r3, r0
 800ce98:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800ce9c:	4a0a      	ldr	r2, [pc, #40]	@ (800cec8 <check_fs+0xa4>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d101      	bne.n	800cea6 <check_fs+0x82>
 800cea2:	2300      	movs	r3, #0
 800cea4:	e00c      	b.n	800cec0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	3334      	adds	r3, #52	@ 0x34
 800ceaa:	3352      	adds	r3, #82	@ 0x52
 800ceac:	4618      	mov	r0, r3
 800ceae:	f7fe fddc 	bl	800ba6a <ld_dword>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	4a05      	ldr	r2, [pc, #20]	@ (800cecc <check_fs+0xa8>)
 800ceb6:	4293      	cmp	r3, r2
 800ceb8:	d101      	bne.n	800cebe <check_fs+0x9a>
 800ceba:	2300      	movs	r3, #0
 800cebc:	e000      	b.n	800cec0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cebe:	2302      	movs	r3, #2
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3708      	adds	r7, #8
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}
 800cec8:	00544146 	.word	0x00544146
 800cecc:	33544146 	.word	0x33544146

0800ced0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b096      	sub	sp, #88	@ 0x58
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	60f8      	str	r0, [r7, #12]
 800ced8:	60b9      	str	r1, [r7, #8]
 800ceda:	4613      	mov	r3, r2
 800cedc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	2200      	movs	r2, #0
 800cee2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cee4:	68f8      	ldr	r0, [r7, #12]
 800cee6:	f7ff ff58 	bl	800cd9a <get_ldnumber>
 800ceea:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ceec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	da01      	bge.n	800cef6 <find_volume+0x26>
 800cef2:	230b      	movs	r3, #11
 800cef4:	e235      	b.n	800d362 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cef6:	4aa5      	ldr	r2, [pc, #660]	@ (800d18c <find_volume+0x2bc>)
 800cef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cefa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cefe:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cf00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d101      	bne.n	800cf0a <find_volume+0x3a>
 800cf06:	230c      	movs	r3, #12
 800cf08:	e22b      	b.n	800d362 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800cf0a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf0c:	f7fe fe95 	bl	800bc3a <lock_fs>
 800cf10:	4603      	mov	r3, r0
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d101      	bne.n	800cf1a <find_volume+0x4a>
 800cf16:	230f      	movs	r3, #15
 800cf18:	e223      	b.n	800d362 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cf1e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cf20:	79fb      	ldrb	r3, [r7, #7]
 800cf22:	f023 0301 	bic.w	r3, r3, #1
 800cf26:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cf28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d01a      	beq.n	800cf66 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800cf30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf32:	785b      	ldrb	r3, [r3, #1]
 800cf34:	4618      	mov	r0, r3
 800cf36:	f7fe fce1 	bl	800b8fc <disk_status>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cf40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf44:	f003 0301 	and.w	r3, r3, #1
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d10c      	bne.n	800cf66 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cf4c:	79fb      	ldrb	r3, [r7, #7]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d007      	beq.n	800cf62 <find_volume+0x92>
 800cf52:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf56:	f003 0304 	and.w	r3, r3, #4
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d001      	beq.n	800cf62 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800cf5e:	230a      	movs	r3, #10
 800cf60:	e1ff      	b.n	800d362 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800cf62:	2300      	movs	r3, #0
 800cf64:	e1fd      	b.n	800d362 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cf66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf68:	2200      	movs	r2, #0
 800cf6a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cf6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf6e:	b2da      	uxtb	r2, r3
 800cf70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf72:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cf74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf76:	785b      	ldrb	r3, [r3, #1]
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7fe fcd9 	bl	800b930 <disk_initialize>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cf84:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf88:	f003 0301 	and.w	r3, r3, #1
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d001      	beq.n	800cf94 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cf90:	2303      	movs	r3, #3
 800cf92:	e1e6      	b.n	800d362 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cf94:	79fb      	ldrb	r3, [r7, #7]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d007      	beq.n	800cfaa <find_volume+0xda>
 800cf9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf9e:	f003 0304 	and.w	r3, r3, #4
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d001      	beq.n	800cfaa <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800cfa6:	230a      	movs	r3, #10
 800cfa8:	e1db      	b.n	800d362 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cfae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cfb0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cfb2:	f7ff ff37 	bl	800ce24 <check_fs>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cfbc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cfc0:	2b02      	cmp	r3, #2
 800cfc2:	d149      	bne.n	800d058 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfc8:	e01e      	b.n	800d008 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cfca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfcc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cfd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfd2:	011b      	lsls	r3, r3, #4
 800cfd4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cfd8:	4413      	add	r3, r2
 800cfda:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cfdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfde:	3304      	adds	r3, #4
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d006      	beq.n	800cff4 <find_volume+0x124>
 800cfe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe8:	3308      	adds	r3, #8
 800cfea:	4618      	mov	r0, r3
 800cfec:	f7fe fd3d 	bl	800ba6a <ld_dword>
 800cff0:	4602      	mov	r2, r0
 800cff2:	e000      	b.n	800cff6 <find_volume+0x126>
 800cff4:	2200      	movs	r2, #0
 800cff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	3358      	adds	r3, #88	@ 0x58
 800cffc:	443b      	add	r3, r7
 800cffe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d004:	3301      	adds	r3, #1
 800d006:	643b      	str	r3, [r7, #64]	@ 0x40
 800d008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d00a:	2b03      	cmp	r3, #3
 800d00c:	d9dd      	bls.n	800cfca <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d00e:	2300      	movs	r3, #0
 800d010:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d014:	2b00      	cmp	r3, #0
 800d016:	d002      	beq.n	800d01e <find_volume+0x14e>
 800d018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d01a:	3b01      	subs	r3, #1
 800d01c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d01e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	3358      	adds	r3, #88	@ 0x58
 800d024:	443b      	add	r3, r7
 800d026:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d02a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d02c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d005      	beq.n	800d03e <find_volume+0x16e>
 800d032:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d034:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d036:	f7ff fef5 	bl	800ce24 <check_fs>
 800d03a:	4603      	mov	r3, r0
 800d03c:	e000      	b.n	800d040 <find_volume+0x170>
 800d03e:	2303      	movs	r3, #3
 800d040:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d044:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d048:	2b01      	cmp	r3, #1
 800d04a:	d905      	bls.n	800d058 <find_volume+0x188>
 800d04c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d04e:	3301      	adds	r3, #1
 800d050:	643b      	str	r3, [r7, #64]	@ 0x40
 800d052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d054:	2b03      	cmp	r3, #3
 800d056:	d9e2      	bls.n	800d01e <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d058:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d05c:	2b04      	cmp	r3, #4
 800d05e:	d101      	bne.n	800d064 <find_volume+0x194>
 800d060:	2301      	movs	r3, #1
 800d062:	e17e      	b.n	800d362 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d064:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d901      	bls.n	800d070 <find_volume+0x1a0>
 800d06c:	230d      	movs	r3, #13
 800d06e:	e178      	b.n	800d362 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d072:	3334      	adds	r3, #52	@ 0x34
 800d074:	330b      	adds	r3, #11
 800d076:	4618      	mov	r0, r3
 800d078:	f7fe fcde 	bl	800ba38 <ld_word>
 800d07c:	4603      	mov	r3, r0
 800d07e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d082:	d001      	beq.n	800d088 <find_volume+0x1b8>
 800d084:	230d      	movs	r3, #13
 800d086:	e16c      	b.n	800d362 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d08a:	3334      	adds	r3, #52	@ 0x34
 800d08c:	3316      	adds	r3, #22
 800d08e:	4618      	mov	r0, r3
 800d090:	f7fe fcd2 	bl	800ba38 <ld_word>
 800d094:	4603      	mov	r3, r0
 800d096:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d106      	bne.n	800d0ac <find_volume+0x1dc>
 800d09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0a0:	3334      	adds	r3, #52	@ 0x34
 800d0a2:	3324      	adds	r3, #36	@ 0x24
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	f7fe fce0 	bl	800ba6a <ld_dword>
 800d0aa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d0b0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0b4:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800d0b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ba:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0be:	789b      	ldrb	r3, [r3, #2]
 800d0c0:	2b01      	cmp	r3, #1
 800d0c2:	d005      	beq.n	800d0d0 <find_volume+0x200>
 800d0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0c6:	789b      	ldrb	r3, [r3, #2]
 800d0c8:	2b02      	cmp	r3, #2
 800d0ca:	d001      	beq.n	800d0d0 <find_volume+0x200>
 800d0cc:	230d      	movs	r3, #13
 800d0ce:	e148      	b.n	800d362 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0d2:	789b      	ldrb	r3, [r3, #2]
 800d0d4:	461a      	mov	r2, r3
 800d0d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0d8:	fb02 f303 	mul.w	r3, r2, r3
 800d0dc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d0e4:	461a      	mov	r2, r3
 800d0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0e8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ec:	895b      	ldrh	r3, [r3, #10]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d008      	beq.n	800d104 <find_volume+0x234>
 800d0f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0f4:	895b      	ldrh	r3, [r3, #10]
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0fa:	895b      	ldrh	r3, [r3, #10]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	4013      	ands	r3, r2
 800d100:	2b00      	cmp	r3, #0
 800d102:	d001      	beq.n	800d108 <find_volume+0x238>
 800d104:	230d      	movs	r3, #13
 800d106:	e12c      	b.n	800d362 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d10a:	3334      	adds	r3, #52	@ 0x34
 800d10c:	3311      	adds	r3, #17
 800d10e:	4618      	mov	r0, r3
 800d110:	f7fe fc92 	bl	800ba38 <ld_word>
 800d114:	4603      	mov	r3, r0
 800d116:	461a      	mov	r2, r3
 800d118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d11a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d11e:	891b      	ldrh	r3, [r3, #8]
 800d120:	f003 030f 	and.w	r3, r3, #15
 800d124:	b29b      	uxth	r3, r3
 800d126:	2b00      	cmp	r3, #0
 800d128:	d001      	beq.n	800d12e <find_volume+0x25e>
 800d12a:	230d      	movs	r3, #13
 800d12c:	e119      	b.n	800d362 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d12e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d130:	3334      	adds	r3, #52	@ 0x34
 800d132:	3313      	adds	r3, #19
 800d134:	4618      	mov	r0, r3
 800d136:	f7fe fc7f 	bl	800ba38 <ld_word>
 800d13a:	4603      	mov	r3, r0
 800d13c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d13e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d140:	2b00      	cmp	r3, #0
 800d142:	d106      	bne.n	800d152 <find_volume+0x282>
 800d144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d146:	3334      	adds	r3, #52	@ 0x34
 800d148:	3320      	adds	r3, #32
 800d14a:	4618      	mov	r0, r3
 800d14c:	f7fe fc8d 	bl	800ba6a <ld_dword>
 800d150:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d154:	3334      	adds	r3, #52	@ 0x34
 800d156:	330e      	adds	r3, #14
 800d158:	4618      	mov	r0, r3
 800d15a:	f7fe fc6d 	bl	800ba38 <ld_word>
 800d15e:	4603      	mov	r3, r0
 800d160:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d162:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d164:	2b00      	cmp	r3, #0
 800d166:	d101      	bne.n	800d16c <find_volume+0x29c>
 800d168:	230d      	movs	r3, #13
 800d16a:	e0fa      	b.n	800d362 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d16c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d16e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d170:	4413      	add	r3, r2
 800d172:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d174:	8912      	ldrh	r2, [r2, #8]
 800d176:	0912      	lsrs	r2, r2, #4
 800d178:	b292      	uxth	r2, r2
 800d17a:	4413      	add	r3, r2
 800d17c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d17e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d182:	429a      	cmp	r2, r3
 800d184:	d204      	bcs.n	800d190 <find_volume+0x2c0>
 800d186:	230d      	movs	r3, #13
 800d188:	e0eb      	b.n	800d362 <find_volume+0x492>
 800d18a:	bf00      	nop
 800d18c:	20001448 	.word	0x20001448
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d190:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d194:	1ad3      	subs	r3, r2, r3
 800d196:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d198:	8952      	ldrh	r2, [r2, #10]
 800d19a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d19e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d101      	bne.n	800d1aa <find_volume+0x2da>
 800d1a6:	230d      	movs	r3, #13
 800d1a8:	e0db      	b.n	800d362 <find_volume+0x492>
		fmt = FS_FAT32;
 800d1aa:	2303      	movs	r3, #3
 800d1ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d1b6:	4293      	cmp	r3, r2
 800d1b8:	d802      	bhi.n	800d1c0 <find_volume+0x2f0>
 800d1ba:	2302      	movs	r3, #2
 800d1bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d1c6:	4293      	cmp	r3, r2
 800d1c8:	d802      	bhi.n	800d1d0 <find_volume+0x300>
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d2:	1c9a      	adds	r2, r3, #2
 800d1d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1d6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d1dc:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d1de:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d1e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d1e2:	441a      	add	r2, r3
 800d1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d1e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ec:	441a      	add	r2, r3
 800d1ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1f0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800d1f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d1f6:	2b03      	cmp	r3, #3
 800d1f8:	d11e      	bne.n	800d238 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1fc:	3334      	adds	r3, #52	@ 0x34
 800d1fe:	332a      	adds	r3, #42	@ 0x2a
 800d200:	4618      	mov	r0, r3
 800d202:	f7fe fc19 	bl	800ba38 <ld_word>
 800d206:	4603      	mov	r3, r0
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d001      	beq.n	800d210 <find_volume+0x340>
 800d20c:	230d      	movs	r3, #13
 800d20e:	e0a8      	b.n	800d362 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d212:	891b      	ldrh	r3, [r3, #8]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d001      	beq.n	800d21c <find_volume+0x34c>
 800d218:	230d      	movs	r3, #13
 800d21a:	e0a2      	b.n	800d362 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d21e:	3334      	adds	r3, #52	@ 0x34
 800d220:	332c      	adds	r3, #44	@ 0x2c
 800d222:	4618      	mov	r0, r3
 800d224:	f7fe fc21 	bl	800ba6a <ld_dword>
 800d228:	4602      	mov	r2, r0
 800d22a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d22e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d230:	699b      	ldr	r3, [r3, #24]
 800d232:	009b      	lsls	r3, r3, #2
 800d234:	647b      	str	r3, [r7, #68]	@ 0x44
 800d236:	e01f      	b.n	800d278 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d23a:	891b      	ldrh	r3, [r3, #8]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d101      	bne.n	800d244 <find_volume+0x374>
 800d240:	230d      	movs	r3, #13
 800d242:	e08e      	b.n	800d362 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d246:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d24a:	441a      	add	r2, r3
 800d24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d250:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d254:	2b02      	cmp	r3, #2
 800d256:	d103      	bne.n	800d260 <find_volume+0x390>
 800d258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d25a:	699b      	ldr	r3, [r3, #24]
 800d25c:	005b      	lsls	r3, r3, #1
 800d25e:	e00a      	b.n	800d276 <find_volume+0x3a6>
 800d260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d262:	699a      	ldr	r2, [r3, #24]
 800d264:	4613      	mov	r3, r2
 800d266:	005b      	lsls	r3, r3, #1
 800d268:	4413      	add	r3, r2
 800d26a:	085a      	lsrs	r2, r3, #1
 800d26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d26e:	699b      	ldr	r3, [r3, #24]
 800d270:	f003 0301 	and.w	r3, r3, #1
 800d274:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d276:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d27a:	69da      	ldr	r2, [r3, #28]
 800d27c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d27e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d282:	0a5b      	lsrs	r3, r3, #9
 800d284:	429a      	cmp	r2, r3
 800d286:	d201      	bcs.n	800d28c <find_volume+0x3bc>
 800d288:	230d      	movs	r3, #13
 800d28a:	e06a      	b.n	800d362 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d28c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d28e:	f04f 32ff 	mov.w	r2, #4294967295
 800d292:	615a      	str	r2, [r3, #20]
 800d294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d296:	695a      	ldr	r2, [r3, #20]
 800d298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d29a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d29e:	2280      	movs	r2, #128	@ 0x80
 800d2a0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d2a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d2a6:	2b03      	cmp	r3, #3
 800d2a8:	d149      	bne.n	800d33e <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ac:	3334      	adds	r3, #52	@ 0x34
 800d2ae:	3330      	adds	r3, #48	@ 0x30
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7fe fbc1 	bl	800ba38 <ld_word>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	d140      	bne.n	800d33e <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d2bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2be:	3301      	adds	r3, #1
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d2c4:	f7fe fe9a 	bl	800bffc <move_window>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d137      	bne.n	800d33e <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800d2ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d6:	3334      	adds	r3, #52	@ 0x34
 800d2d8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f7fe fbab 	bl	800ba38 <ld_word>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	461a      	mov	r2, r3
 800d2e6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d127      	bne.n	800d33e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d2ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2f0:	3334      	adds	r3, #52	@ 0x34
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f7fe fbb9 	bl	800ba6a <ld_dword>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	4a1c      	ldr	r2, [pc, #112]	@ (800d36c <find_volume+0x49c>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d11e      	bne.n	800d33e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d302:	3334      	adds	r3, #52	@ 0x34
 800d304:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d308:	4618      	mov	r0, r3
 800d30a:	f7fe fbae 	bl	800ba6a <ld_dword>
 800d30e:	4603      	mov	r3, r0
 800d310:	4a17      	ldr	r2, [pc, #92]	@ (800d370 <find_volume+0x4a0>)
 800d312:	4293      	cmp	r3, r2
 800d314:	d113      	bne.n	800d33e <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d318:	3334      	adds	r3, #52	@ 0x34
 800d31a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d31e:	4618      	mov	r0, r3
 800d320:	f7fe fba3 	bl	800ba6a <ld_dword>
 800d324:	4602      	mov	r2, r0
 800d326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d328:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d32a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d32c:	3334      	adds	r3, #52	@ 0x34
 800d32e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d332:	4618      	mov	r0, r3
 800d334:	f7fe fb99 	bl	800ba6a <ld_dword>
 800d338:	4602      	mov	r2, r0
 800d33a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d33e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d340:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d344:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d346:	4b0b      	ldr	r3, [pc, #44]	@ (800d374 <find_volume+0x4a4>)
 800d348:	881b      	ldrh	r3, [r3, #0]
 800d34a:	3301      	adds	r3, #1
 800d34c:	b29a      	uxth	r2, r3
 800d34e:	4b09      	ldr	r3, [pc, #36]	@ (800d374 <find_volume+0x4a4>)
 800d350:	801a      	strh	r2, [r3, #0]
 800d352:	4b08      	ldr	r3, [pc, #32]	@ (800d374 <find_volume+0x4a4>)
 800d354:	881a      	ldrh	r2, [r3, #0]
 800d356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d358:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d35a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d35c:	f7fe fde6 	bl	800bf2c <clear_lock>
#endif
	return FR_OK;
 800d360:	2300      	movs	r3, #0
}
 800d362:	4618      	mov	r0, r3
 800d364:	3758      	adds	r7, #88	@ 0x58
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}
 800d36a:	bf00      	nop
 800d36c:	41615252 	.word	0x41615252
 800d370:	61417272 	.word	0x61417272
 800d374:	2000144c 	.word	0x2000144c

0800d378 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b084      	sub	sp, #16
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d382:	2309      	movs	r3, #9
 800d384:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d02e      	beq.n	800d3ea <validate+0x72>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d02a      	beq.n	800d3ea <validate+0x72>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	781b      	ldrb	r3, [r3, #0]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d025      	beq.n	800d3ea <validate+0x72>
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	889a      	ldrh	r2, [r3, #4]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	88db      	ldrh	r3, [r3, #6]
 800d3a8:	429a      	cmp	r2, r3
 800d3aa:	d11e      	bne.n	800d3ea <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7fe fc42 	bl	800bc3a <lock_fs>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d014      	beq.n	800d3e6 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	785b      	ldrb	r3, [r3, #1]
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f7fe fa9a 	bl	800b8fc <disk_status>
 800d3c8:	4603      	mov	r3, r0
 800d3ca:	f003 0301 	and.w	r3, r3, #1
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d102      	bne.n	800d3d8 <validate+0x60>
				res = FR_OK;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	73fb      	strb	r3, [r7, #15]
 800d3d6:	e008      	b.n	800d3ea <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	2100      	movs	r1, #0
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f7fe fc41 	bl	800bc66 <unlock_fs>
 800d3e4:	e001      	b.n	800d3ea <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800d3e6:	230f      	movs	r3, #15
 800d3e8:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d3ea:	7bfb      	ldrb	r3, [r7, #15]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d102      	bne.n	800d3f6 <validate+0x7e>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	e000      	b.n	800d3f8 <validate+0x80>
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	683a      	ldr	r2, [r7, #0]
 800d3fa:	6013      	str	r3, [r2, #0]
	return res;
 800d3fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3710      	adds	r7, #16
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
	...

0800d408 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b088      	sub	sp, #32
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	60f8      	str	r0, [r7, #12]
 800d410:	60b9      	str	r1, [r7, #8]
 800d412:	4613      	mov	r3, r2
 800d414:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d41a:	f107 0310 	add.w	r3, r7, #16
 800d41e:	4618      	mov	r0, r3
 800d420:	f7ff fcbb 	bl	800cd9a <get_ldnumber>
 800d424:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d426:	69fb      	ldr	r3, [r7, #28]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	da01      	bge.n	800d430 <f_mount+0x28>
 800d42c:	230b      	movs	r3, #11
 800d42e:	e048      	b.n	800d4c2 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d430:	4a26      	ldr	r2, [pc, #152]	@ (800d4cc <f_mount+0xc4>)
 800d432:	69fb      	ldr	r3, [r7, #28]
 800d434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d438:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d43a:	69bb      	ldr	r3, [r7, #24]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d00f      	beq.n	800d460 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d440:	69b8      	ldr	r0, [r7, #24]
 800d442:	f7fe fd73 	bl	800bf2c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800d446:	69bb      	ldr	r3, [r7, #24]
 800d448:	68db      	ldr	r3, [r3, #12]
 800d44a:	4618      	mov	r0, r3
 800d44c:	f001 f837 	bl	800e4be <ff_del_syncobj>
 800d450:	4603      	mov	r3, r0
 800d452:	2b00      	cmp	r3, #0
 800d454:	d101      	bne.n	800d45a <f_mount+0x52>
 800d456:	2302      	movs	r3, #2
 800d458:	e033      	b.n	800d4c2 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d45a:	69bb      	ldr	r3, [r7, #24]
 800d45c:	2200      	movs	r2, #0
 800d45e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d00f      	beq.n	800d486 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	2200      	movs	r2, #0
 800d46a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800d46c:	69fb      	ldr	r3, [r7, #28]
 800d46e:	b2da      	uxtb	r2, r3
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	330c      	adds	r3, #12
 800d474:	4619      	mov	r1, r3
 800d476:	4610      	mov	r0, r2
 800d478:	f001 f803 	bl	800e482 <ff_cre_syncobj>
 800d47c:	4603      	mov	r3, r0
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d101      	bne.n	800d486 <f_mount+0x7e>
 800d482:	2302      	movs	r3, #2
 800d484:	e01d      	b.n	800d4c2 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d486:	68fa      	ldr	r2, [r7, #12]
 800d488:	4910      	ldr	r1, [pc, #64]	@ (800d4cc <f_mount+0xc4>)
 800d48a:	69fb      	ldr	r3, [r7, #28]
 800d48c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d002      	beq.n	800d49c <f_mount+0x94>
 800d496:	79fb      	ldrb	r3, [r7, #7]
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d001      	beq.n	800d4a0 <f_mount+0x98>
 800d49c:	2300      	movs	r3, #0
 800d49e:	e010      	b.n	800d4c2 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d4a0:	f107 010c 	add.w	r1, r7, #12
 800d4a4:	f107 0308 	add.w	r3, r7, #8
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f7ff fd10 	bl	800ced0 <find_volume>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	7dfa      	ldrb	r2, [r7, #23]
 800d4b8:	4611      	mov	r1, r2
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f7fe fbd3 	bl	800bc66 <unlock_fs>
 800d4c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3720      	adds	r7, #32
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	20001448 	.word	0x20001448

0800d4d0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b098      	sub	sp, #96	@ 0x60
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	60f8      	str	r0, [r7, #12]
 800d4d8:	60b9      	str	r1, [r7, #8]
 800d4da:	4613      	mov	r3, r2
 800d4dc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d101      	bne.n	800d4e8 <f_open+0x18>
 800d4e4:	2309      	movs	r3, #9
 800d4e6:	e1b0      	b.n	800d84a <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d4e8:	79fb      	ldrb	r3, [r7, #7]
 800d4ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d4ee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d4f0:	79fa      	ldrb	r2, [r7, #7]
 800d4f2:	f107 0110 	add.w	r1, r7, #16
 800d4f6:	f107 0308 	add.w	r3, r7, #8
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7ff fce8 	bl	800ced0 <find_volume>
 800d500:	4603      	mov	r3, r0
 800d502:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d506:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	f040 818d 	bne.w	800d82a <f_open+0x35a>
		dj.obj.fs = fs;
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d514:	68ba      	ldr	r2, [r7, #8]
 800d516:	f107 0314 	add.w	r3, r7, #20
 800d51a:	4611      	mov	r1, r2
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7ff fbcb 	bl	800ccb8 <follow_path>
 800d522:	4603      	mov	r3, r0
 800d524:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d528:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d118      	bne.n	800d562 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d530:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d534:	b25b      	sxtb	r3, r3
 800d536:	2b00      	cmp	r3, #0
 800d538:	da03      	bge.n	800d542 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d53a:	2306      	movs	r3, #6
 800d53c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d540:	e00f      	b.n	800d562 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d542:	79fb      	ldrb	r3, [r7, #7]
 800d544:	2b01      	cmp	r3, #1
 800d546:	bf8c      	ite	hi
 800d548:	2301      	movhi	r3, #1
 800d54a:	2300      	movls	r3, #0
 800d54c:	b2db      	uxtb	r3, r3
 800d54e:	461a      	mov	r2, r3
 800d550:	f107 0314 	add.w	r3, r7, #20
 800d554:	4611      	mov	r1, r2
 800d556:	4618      	mov	r0, r3
 800d558:	f7fe fba0 	bl	800bc9c <chk_lock>
 800d55c:	4603      	mov	r3, r0
 800d55e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d562:	79fb      	ldrb	r3, [r7, #7]
 800d564:	f003 031c 	and.w	r3, r3, #28
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d07f      	beq.n	800d66c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d56c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d570:	2b00      	cmp	r3, #0
 800d572:	d017      	beq.n	800d5a4 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d574:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d578:	2b04      	cmp	r3, #4
 800d57a:	d10e      	bne.n	800d59a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d57c:	f7fe fbea 	bl	800bd54 <enq_lock>
 800d580:	4603      	mov	r3, r0
 800d582:	2b00      	cmp	r3, #0
 800d584:	d006      	beq.n	800d594 <f_open+0xc4>
 800d586:	f107 0314 	add.w	r3, r7, #20
 800d58a:	4618      	mov	r0, r3
 800d58c:	f7ff face 	bl	800cb2c <dir_register>
 800d590:	4603      	mov	r3, r0
 800d592:	e000      	b.n	800d596 <f_open+0xc6>
 800d594:	2312      	movs	r3, #18
 800d596:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d59a:	79fb      	ldrb	r3, [r7, #7]
 800d59c:	f043 0308 	orr.w	r3, r3, #8
 800d5a0:	71fb      	strb	r3, [r7, #7]
 800d5a2:	e010      	b.n	800d5c6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d5a4:	7ebb      	ldrb	r3, [r7, #26]
 800d5a6:	f003 0311 	and.w	r3, r3, #17
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d003      	beq.n	800d5b6 <f_open+0xe6>
					res = FR_DENIED;
 800d5ae:	2307      	movs	r3, #7
 800d5b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d5b4:	e007      	b.n	800d5c6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d5b6:	79fb      	ldrb	r3, [r7, #7]
 800d5b8:	f003 0304 	and.w	r3, r3, #4
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d002      	beq.n	800d5c6 <f_open+0xf6>
 800d5c0:	2308      	movs	r3, #8
 800d5c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d5c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d168      	bne.n	800d6a0 <f_open+0x1d0>
 800d5ce:	79fb      	ldrb	r3, [r7, #7]
 800d5d0:	f003 0308 	and.w	r3, r3, #8
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d063      	beq.n	800d6a0 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d5d8:	f7fe f932 	bl	800b840 <get_fattime>
 800d5dc:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d5de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5e0:	330e      	adds	r3, #14
 800d5e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	f7fe fa7e 	bl	800bae6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d5ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ec:	3316      	adds	r3, #22
 800d5ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	f7fe fa78 	bl	800bae6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d5f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5f8:	330b      	adds	r3, #11
 800d5fa:	2220      	movs	r2, #32
 800d5fc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d602:	4611      	mov	r1, r2
 800d604:	4618      	mov	r0, r3
 800d606:	f7ff f9fd 	bl	800ca04 <ld_clust>
 800d60a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d610:	2200      	movs	r2, #0
 800d612:	4618      	mov	r0, r3
 800d614:	f7ff fa15 	bl	800ca42 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d61a:	331c      	adds	r3, #28
 800d61c:	2100      	movs	r1, #0
 800d61e:	4618      	mov	r0, r3
 800d620:	f7fe fa61 	bl	800bae6 <st_dword>
					fs->wflag = 1;
 800d624:	693b      	ldr	r3, [r7, #16]
 800d626:	2201      	movs	r2, #1
 800d628:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d62a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d037      	beq.n	800d6a0 <f_open+0x1d0>
						dw = fs->winsect;
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d634:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d636:	f107 0314 	add.w	r3, r7, #20
 800d63a:	2200      	movs	r2, #0
 800d63c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d63e:	4618      	mov	r0, r3
 800d640:	f7fe ff28 	bl	800c494 <remove_chain>
 800d644:	4603      	mov	r3, r0
 800d646:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800d64a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d126      	bne.n	800d6a0 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d656:	4618      	mov	r0, r3
 800d658:	f7fe fcd0 	bl	800bffc <move_window>
 800d65c:	4603      	mov	r3, r0
 800d65e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d662:	693b      	ldr	r3, [r7, #16]
 800d664:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d666:	3a01      	subs	r2, #1
 800d668:	611a      	str	r2, [r3, #16]
 800d66a:	e019      	b.n	800d6a0 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d66c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d670:	2b00      	cmp	r3, #0
 800d672:	d115      	bne.n	800d6a0 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d674:	7ebb      	ldrb	r3, [r7, #26]
 800d676:	f003 0310 	and.w	r3, r3, #16
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d003      	beq.n	800d686 <f_open+0x1b6>
					res = FR_NO_FILE;
 800d67e:	2304      	movs	r3, #4
 800d680:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d684:	e00c      	b.n	800d6a0 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d686:	79fb      	ldrb	r3, [r7, #7]
 800d688:	f003 0302 	and.w	r3, r3, #2
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d007      	beq.n	800d6a0 <f_open+0x1d0>
 800d690:	7ebb      	ldrb	r3, [r7, #26]
 800d692:	f003 0301 	and.w	r3, r3, #1
 800d696:	2b00      	cmp	r3, #0
 800d698:	d002      	beq.n	800d6a0 <f_open+0x1d0>
						res = FR_DENIED;
 800d69a:	2307      	movs	r3, #7
 800d69c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d6a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d126      	bne.n	800d6f6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d6a8:	79fb      	ldrb	r3, [r7, #7]
 800d6aa:	f003 0308 	and.w	r3, r3, #8
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d003      	beq.n	800d6ba <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d6b2:	79fb      	ldrb	r3, [r7, #7]
 800d6b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6b8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d6c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d6c8:	79fb      	ldrb	r3, [r7, #7]
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	bf8c      	ite	hi
 800d6ce:	2301      	movhi	r3, #1
 800d6d0:	2300      	movls	r3, #0
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	461a      	mov	r2, r3
 800d6d6:	f107 0314 	add.w	r3, r7, #20
 800d6da:	4611      	mov	r1, r2
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f7fe fb5b 	bl	800bd98 <inc_lock>
 800d6e2:	4602      	mov	r2, r0
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	691b      	ldr	r3, [r3, #16]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d102      	bne.n	800d6f6 <f_open+0x226>
 800d6f0:	2302      	movs	r3, #2
 800d6f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d6f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	f040 8095 	bne.w	800d82a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d704:	4611      	mov	r1, r2
 800d706:	4618      	mov	r0, r3
 800d708:	f7ff f97c 	bl	800ca04 <ld_clust>
 800d70c:	4602      	mov	r2, r0
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d714:	331c      	adds	r3, #28
 800d716:	4618      	mov	r0, r3
 800d718:	f7fe f9a7 	bl	800ba6a <ld_dword>
 800d71c:	4602      	mov	r2, r0
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	2200      	movs	r2, #0
 800d726:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d728:	693a      	ldr	r2, [r7, #16]
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	88da      	ldrh	r2, [r3, #6]
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	79fa      	ldrb	r2, [r7, #7]
 800d73a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2200      	movs	r2, #0
 800d740:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2200      	movs	r2, #0
 800d746:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2200      	movs	r2, #0
 800d74c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	3330      	adds	r3, #48	@ 0x30
 800d752:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d756:	2100      	movs	r1, #0
 800d758:	4618      	mov	r0, r3
 800d75a:	f7fe fa11 	bl	800bb80 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d75e:	79fb      	ldrb	r3, [r7, #7]
 800d760:	f003 0320 	and.w	r3, r3, #32
 800d764:	2b00      	cmp	r3, #0
 800d766:	d060      	beq.n	800d82a <f_open+0x35a>
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	68db      	ldr	r3, [r3, #12]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d05c      	beq.n	800d82a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	68da      	ldr	r2, [r3, #12]
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d778:	693b      	ldr	r3, [r7, #16]
 800d77a:	895b      	ldrh	r3, [r3, #10]
 800d77c:	025b      	lsls	r3, r3, #9
 800d77e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	689b      	ldr	r3, [r3, #8]
 800d784:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	68db      	ldr	r3, [r3, #12]
 800d78a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d78c:	e016      	b.n	800d7bc <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d792:	4618      	mov	r0, r3
 800d794:	f7fe fced 	bl	800c172 <get_fat>
 800d798:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d79a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	d802      	bhi.n	800d7a6 <f_open+0x2d6>
 800d7a0:	2302      	movs	r3, #2
 800d7a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d7a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d7a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7ac:	d102      	bne.n	800d7b4 <f_open+0x2e4>
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d7b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d7b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7b8:	1ad3      	subs	r3, r2, r3
 800d7ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800d7bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d103      	bne.n	800d7cc <f_open+0x2fc>
 800d7c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d7c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	d8e0      	bhi.n	800d78e <f_open+0x2be>
				}
				fp->clust = clst;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d7d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d7d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d127      	bne.n	800d82a <f_open+0x35a>
 800d7da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d7dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d022      	beq.n	800d82a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d7e4:	693b      	ldr	r3, [r7, #16]
 800d7e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7fe fca3 	bl	800c134 <clust2sect>
 800d7ee:	6478      	str	r0, [r7, #68]	@ 0x44
 800d7f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d103      	bne.n	800d7fe <f_open+0x32e>
						res = FR_INT_ERR;
 800d7f6:	2302      	movs	r3, #2
 800d7f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d7fc:	e015      	b.n	800d82a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d7fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d800:	0a5a      	lsrs	r2, r3, #9
 800d802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d804:	441a      	add	r2, r3
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	7858      	ldrb	r0, [r3, #1]
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	6a1a      	ldr	r2, [r3, #32]
 800d818:	2301      	movs	r3, #1
 800d81a:	f7fe f8af 	bl	800b97c <disk_read>
 800d81e:	4603      	mov	r3, r0
 800d820:	2b00      	cmp	r3, #0
 800d822:	d002      	beq.n	800d82a <f_open+0x35a>
 800d824:	2301      	movs	r3, #1
 800d826:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d82a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d002      	beq.n	800d838 <f_open+0x368>
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	2200      	movs	r2, #0
 800d836:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d838:	693b      	ldr	r3, [r7, #16]
 800d83a:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800d83e:	4611      	mov	r1, r2
 800d840:	4618      	mov	r0, r3
 800d842:	f7fe fa10 	bl	800bc66 <unlock_fs>
 800d846:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3760      	adds	r7, #96	@ 0x60
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}

0800d852 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d852:	b580      	push	{r7, lr}
 800d854:	b08c      	sub	sp, #48	@ 0x30
 800d856:	af00      	add	r7, sp, #0
 800d858:	60f8      	str	r0, [r7, #12]
 800d85a:	60b9      	str	r1, [r7, #8]
 800d85c:	607a      	str	r2, [r7, #4]
 800d85e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d860:	68bb      	ldr	r3, [r7, #8]
 800d862:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	2200      	movs	r2, #0
 800d868:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	f107 0210 	add.w	r2, r7, #16
 800d870:	4611      	mov	r1, r2
 800d872:	4618      	mov	r0, r3
 800d874:	f7ff fd80 	bl	800d378 <validate>
 800d878:	4603      	mov	r3, r0
 800d87a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d87e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d882:	2b00      	cmp	r3, #0
 800d884:	d107      	bne.n	800d896 <f_write+0x44>
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	7d5b      	ldrb	r3, [r3, #21]
 800d88a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d88e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d892:	2b00      	cmp	r3, #0
 800d894:	d009      	beq.n	800d8aa <f_write+0x58>
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d89c:	4611      	mov	r1, r2
 800d89e:	4618      	mov	r0, r3
 800d8a0:	f7fe f9e1 	bl	800bc66 <unlock_fs>
 800d8a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d8a8:	e173      	b.n	800db92 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	7d1b      	ldrb	r3, [r3, #20]
 800d8ae:	f003 0302 	and.w	r3, r3, #2
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d106      	bne.n	800d8c4 <f_write+0x72>
 800d8b6:	693b      	ldr	r3, [r7, #16]
 800d8b8:	2107      	movs	r1, #7
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f7fe f9d3 	bl	800bc66 <unlock_fs>
 800d8c0:	2307      	movs	r3, #7
 800d8c2:	e166      	b.n	800db92 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	699a      	ldr	r2, [r3, #24]
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	441a      	add	r2, r3
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	699b      	ldr	r3, [r3, #24]
 800d8d0:	429a      	cmp	r2, r3
 800d8d2:	f080 814b 	bcs.w	800db6c <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	699b      	ldr	r3, [r3, #24]
 800d8da:	43db      	mvns	r3, r3
 800d8dc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d8de:	e145      	b.n	800db6c <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	699b      	ldr	r3, [r3, #24]
 800d8e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	f040 8101 	bne.w	800daf0 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	699b      	ldr	r3, [r3, #24]
 800d8f2:	0a5b      	lsrs	r3, r3, #9
 800d8f4:	693a      	ldr	r2, [r7, #16]
 800d8f6:	8952      	ldrh	r2, [r2, #10]
 800d8f8:	3a01      	subs	r2, #1
 800d8fa:	4013      	ands	r3, r2
 800d8fc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d8fe:	69bb      	ldr	r3, [r7, #24]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d14d      	bne.n	800d9a0 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	699b      	ldr	r3, [r3, #24]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d10c      	bne.n	800d926 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	689b      	ldr	r3, [r3, #8]
 800d910:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d914:	2b00      	cmp	r3, #0
 800d916:	d11a      	bne.n	800d94e <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	2100      	movs	r1, #0
 800d91c:	4618      	mov	r0, r3
 800d91e:	f7fe fe1e 	bl	800c55e <create_chain>
 800d922:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d924:	e013      	b.n	800d94e <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d007      	beq.n	800d93e <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	699b      	ldr	r3, [r3, #24]
 800d932:	4619      	mov	r1, r3
 800d934:	68f8      	ldr	r0, [r7, #12]
 800d936:	f7fe feaa 	bl	800c68e <clmt_clust>
 800d93a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d93c:	e007      	b.n	800d94e <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d93e:	68fa      	ldr	r2, [r7, #12]
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	69db      	ldr	r3, [r3, #28]
 800d944:	4619      	mov	r1, r3
 800d946:	4610      	mov	r0, r2
 800d948:	f7fe fe09 	bl	800c55e <create_chain>
 800d94c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d950:	2b00      	cmp	r3, #0
 800d952:	f000 8110 	beq.w	800db76 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d958:	2b01      	cmp	r3, #1
 800d95a:	d109      	bne.n	800d970 <f_write+0x11e>
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	2202      	movs	r2, #2
 800d960:	755a      	strb	r2, [r3, #21]
 800d962:	693b      	ldr	r3, [r7, #16]
 800d964:	2102      	movs	r1, #2
 800d966:	4618      	mov	r0, r3
 800d968:	f7fe f97d 	bl	800bc66 <unlock_fs>
 800d96c:	2302      	movs	r3, #2
 800d96e:	e110      	b.n	800db92 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d972:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d976:	d109      	bne.n	800d98c <f_write+0x13a>
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	2201      	movs	r2, #1
 800d97c:	755a      	strb	r2, [r3, #21]
 800d97e:	693b      	ldr	r3, [r7, #16]
 800d980:	2101      	movs	r1, #1
 800d982:	4618      	mov	r0, r3
 800d984:	f7fe f96f 	bl	800bc66 <unlock_fs>
 800d988:	2301      	movs	r3, #1
 800d98a:	e102      	b.n	800db92 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d990:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	689b      	ldr	r3, [r3, #8]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d102      	bne.n	800d9a0 <f_write+0x14e>
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d99e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	7d1b      	ldrb	r3, [r3, #20]
 800d9a4:	b25b      	sxtb	r3, r3
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	da1d      	bge.n	800d9e6 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	7858      	ldrb	r0, [r3, #1]
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	6a1a      	ldr	r2, [r3, #32]
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	f7fd ffff 	bl	800b9bc <disk_write>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d009      	beq.n	800d9d8 <f_write+0x186>
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	755a      	strb	r2, [r3, #21]
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	2101      	movs	r1, #1
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f7fe f949 	bl	800bc66 <unlock_fs>
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	e0dc      	b.n	800db92 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	7d1b      	ldrb	r3, [r3, #20]
 800d9dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9e0:	b2da      	uxtb	r2, r3
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d9e6:	693a      	ldr	r2, [r7, #16]
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	69db      	ldr	r3, [r3, #28]
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	4610      	mov	r0, r2
 800d9f0:	f7fe fba0 	bl	800c134 <clust2sect>
 800d9f4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d9f6:	697b      	ldr	r3, [r7, #20]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d109      	bne.n	800da10 <f_write+0x1be>
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	2202      	movs	r2, #2
 800da00:	755a      	strb	r2, [r3, #21]
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	2102      	movs	r1, #2
 800da06:	4618      	mov	r0, r3
 800da08:	f7fe f92d 	bl	800bc66 <unlock_fs>
 800da0c:	2302      	movs	r3, #2
 800da0e:	e0c0      	b.n	800db92 <f_write+0x340>
			sect += csect;
 800da10:	697a      	ldr	r2, [r7, #20]
 800da12:	69bb      	ldr	r3, [r7, #24]
 800da14:	4413      	add	r3, r2
 800da16:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	0a5b      	lsrs	r3, r3, #9
 800da1c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800da1e:	6a3b      	ldr	r3, [r7, #32]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d041      	beq.n	800daa8 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800da24:	69ba      	ldr	r2, [r7, #24]
 800da26:	6a3b      	ldr	r3, [r7, #32]
 800da28:	4413      	add	r3, r2
 800da2a:	693a      	ldr	r2, [r7, #16]
 800da2c:	8952      	ldrh	r2, [r2, #10]
 800da2e:	4293      	cmp	r3, r2
 800da30:	d905      	bls.n	800da3e <f_write+0x1ec>
					cc = fs->csize - csect;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	895b      	ldrh	r3, [r3, #10]
 800da36:	461a      	mov	r2, r3
 800da38:	69bb      	ldr	r3, [r7, #24]
 800da3a:	1ad3      	subs	r3, r2, r3
 800da3c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800da3e:	693b      	ldr	r3, [r7, #16]
 800da40:	7858      	ldrb	r0, [r3, #1]
 800da42:	6a3b      	ldr	r3, [r7, #32]
 800da44:	697a      	ldr	r2, [r7, #20]
 800da46:	69f9      	ldr	r1, [r7, #28]
 800da48:	f7fd ffb8 	bl	800b9bc <disk_write>
 800da4c:	4603      	mov	r3, r0
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d009      	beq.n	800da66 <f_write+0x214>
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	2201      	movs	r2, #1
 800da56:	755a      	strb	r2, [r3, #21]
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	2101      	movs	r1, #1
 800da5c:	4618      	mov	r0, r3
 800da5e:	f7fe f902 	bl	800bc66 <unlock_fs>
 800da62:	2301      	movs	r3, #1
 800da64:	e095      	b.n	800db92 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	6a1a      	ldr	r2, [r3, #32]
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	1ad3      	subs	r3, r2, r3
 800da6e:	6a3a      	ldr	r2, [r7, #32]
 800da70:	429a      	cmp	r2, r3
 800da72:	d915      	bls.n	800daa0 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	6a1a      	ldr	r2, [r3, #32]
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	1ad3      	subs	r3, r2, r3
 800da82:	025b      	lsls	r3, r3, #9
 800da84:	69fa      	ldr	r2, [r7, #28]
 800da86:	4413      	add	r3, r2
 800da88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da8c:	4619      	mov	r1, r3
 800da8e:	f7fe f856 	bl	800bb3e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	7d1b      	ldrb	r3, [r3, #20]
 800da96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da9a:	b2da      	uxtb	r2, r3
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800daa0:	6a3b      	ldr	r3, [r7, #32]
 800daa2:	025b      	lsls	r3, r3, #9
 800daa4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800daa6:	e044      	b.n	800db32 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	6a1b      	ldr	r3, [r3, #32]
 800daac:	697a      	ldr	r2, [r7, #20]
 800daae:	429a      	cmp	r2, r3
 800dab0:	d01b      	beq.n	800daea <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	699a      	ldr	r2, [r3, #24]
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800daba:	429a      	cmp	r2, r3
 800dabc:	d215      	bcs.n	800daea <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dabe:	693b      	ldr	r3, [r7, #16]
 800dac0:	7858      	ldrb	r0, [r3, #1]
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dac8:	2301      	movs	r3, #1
 800daca:	697a      	ldr	r2, [r7, #20]
 800dacc:	f7fd ff56 	bl	800b97c <disk_read>
 800dad0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d009      	beq.n	800daea <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	2201      	movs	r2, #1
 800dada:	755a      	strb	r2, [r3, #21]
 800dadc:	693b      	ldr	r3, [r7, #16]
 800dade:	2101      	movs	r1, #1
 800dae0:	4618      	mov	r0, r3
 800dae2:	f7fe f8c0 	bl	800bc66 <unlock_fs>
 800dae6:	2301      	movs	r3, #1
 800dae8:	e053      	b.n	800db92 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	697a      	ldr	r2, [r7, #20]
 800daee:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	699b      	ldr	r3, [r3, #24]
 800daf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daf8:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800dafc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800dafe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	429a      	cmp	r2, r3
 800db04:	d901      	bls.n	800db0a <f_write+0x2b8>
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	699b      	ldr	r3, [r3, #24]
 800db14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db18:	4413      	add	r3, r2
 800db1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db1c:	69f9      	ldr	r1, [r7, #28]
 800db1e:	4618      	mov	r0, r3
 800db20:	f7fe f80d 	bl	800bb3e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	7d1b      	ldrb	r3, [r3, #20]
 800db28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800db2c:	b2da      	uxtb	r2, r3
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800db32:	69fa      	ldr	r2, [r7, #28]
 800db34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db36:	4413      	add	r3, r2
 800db38:	61fb      	str	r3, [r7, #28]
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	699a      	ldr	r2, [r3, #24]
 800db3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db40:	441a      	add	r2, r3
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	619a      	str	r2, [r3, #24]
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	68da      	ldr	r2, [r3, #12]
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	699b      	ldr	r3, [r3, #24]
 800db4e:	429a      	cmp	r2, r3
 800db50:	bf38      	it	cc
 800db52:	461a      	movcc	r2, r3
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	60da      	str	r2, [r3, #12]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	681a      	ldr	r2, [r3, #0]
 800db5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db5e:	441a      	add	r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	601a      	str	r2, [r3, #0]
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db68:	1ad3      	subs	r3, r2, r3
 800db6a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	f47f aeb6 	bne.w	800d8e0 <f_write+0x8e>
 800db74:	e000      	b.n	800db78 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800db76:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	7d1b      	ldrb	r3, [r3, #20]
 800db7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db80:	b2da      	uxtb	r2, r3
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	2100      	movs	r1, #0
 800db8a:	4618      	mov	r0, r3
 800db8c:	f7fe f86b 	bl	800bc66 <unlock_fs>
 800db90:	2300      	movs	r3, #0
}
 800db92:	4618      	mov	r0, r3
 800db94:	3730      	adds	r7, #48	@ 0x30
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}

0800db9a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800db9a:	b580      	push	{r7, lr}
 800db9c:	b086      	sub	sp, #24
 800db9e:	af00      	add	r7, sp, #0
 800dba0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	f107 0208 	add.w	r2, r7, #8
 800dba8:	4611      	mov	r1, r2
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f7ff fbe4 	bl	800d378 <validate>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dbb4:	7dfb      	ldrb	r3, [r7, #23]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d16d      	bne.n	800dc96 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	7d1b      	ldrb	r3, [r3, #20]
 800dbbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d067      	beq.n	800dc96 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	7d1b      	ldrb	r3, [r3, #20]
 800dbca:	b25b      	sxtb	r3, r3
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	da1a      	bge.n	800dc06 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	7858      	ldrb	r0, [r3, #1]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6a1a      	ldr	r2, [r3, #32]
 800dbde:	2301      	movs	r3, #1
 800dbe0:	f7fd feec 	bl	800b9bc <disk_write>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d006      	beq.n	800dbf8 <f_sync+0x5e>
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	2101      	movs	r1, #1
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7fe f839 	bl	800bc66 <unlock_fs>
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	e055      	b.n	800dca4 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	7d1b      	ldrb	r3, [r3, #20]
 800dbfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc00:	b2da      	uxtb	r2, r3
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dc06:	f7fd fe1b 	bl	800b840 <get_fattime>
 800dc0a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dc0c:	68ba      	ldr	r2, [r7, #8]
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc12:	4619      	mov	r1, r3
 800dc14:	4610      	mov	r0, r2
 800dc16:	f7fe f9f1 	bl	800bffc <move_window>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800dc1e:	7dfb      	ldrb	r3, [r7, #23]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d138      	bne.n	800dc96 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc28:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	330b      	adds	r3, #11
 800dc2e:	781a      	ldrb	r2, [r3, #0]
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	330b      	adds	r3, #11
 800dc34:	f042 0220 	orr.w	r2, r2, #32
 800dc38:	b2d2      	uxtb	r2, r2
 800dc3a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	6818      	ldr	r0, [r3, #0]
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	689b      	ldr	r3, [r3, #8]
 800dc44:	461a      	mov	r2, r3
 800dc46:	68f9      	ldr	r1, [r7, #12]
 800dc48:	f7fe fefb 	bl	800ca42 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	f103 021c 	add.w	r2, r3, #28
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	68db      	ldr	r3, [r3, #12]
 800dc56:	4619      	mov	r1, r3
 800dc58:	4610      	mov	r0, r2
 800dc5a:	f7fd ff44 	bl	800bae6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	3316      	adds	r3, #22
 800dc62:	6939      	ldr	r1, [r7, #16]
 800dc64:	4618      	mov	r0, r3
 800dc66:	f7fd ff3e 	bl	800bae6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	3312      	adds	r3, #18
 800dc6e:	2100      	movs	r1, #0
 800dc70:	4618      	mov	r0, r3
 800dc72:	f7fd ff1d 	bl	800bab0 <st_word>
					fs->wflag = 1;
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	2201      	movs	r2, #1
 800dc7a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dc7c:	68bb      	ldr	r3, [r7, #8]
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7fe f9ea 	bl	800c058 <sync_fs>
 800dc84:	4603      	mov	r3, r0
 800dc86:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	7d1b      	ldrb	r3, [r3, #20]
 800dc8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc90:	b2da      	uxtb	r2, r3
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	7dfa      	ldrb	r2, [r7, #23]
 800dc9a:	4611      	mov	r1, r2
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	f7fd ffe2 	bl	800bc66 <unlock_fs>
 800dca2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3718      	adds	r7, #24
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}

0800dcac <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f7ff ff70 	bl	800db9a <f_sync>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dcbe:	7bfb      	ldrb	r3, [r7, #15]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d11d      	bne.n	800dd00 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f107 0208 	add.w	r2, r7, #8
 800dcca:	4611      	mov	r1, r2
 800dccc:	4618      	mov	r0, r3
 800dcce:	f7ff fb53 	bl	800d378 <validate>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dcd6:	7bfb      	ldrb	r3, [r7, #15]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d111      	bne.n	800dd00 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	691b      	ldr	r3, [r3, #16]
 800dce0:	4618      	mov	r0, r3
 800dce2:	f7fe f8e7 	bl	800beb4 <dec_lock>
 800dce6:	4603      	mov	r3, r0
 800dce8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800dcea:	7bfb      	ldrb	r3, [r7, #15]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d102      	bne.n	800dcf6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	2100      	movs	r1, #0
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	f7fd ffb3 	bl	800bc66 <unlock_fs>
#endif
		}
	}
	return res;
 800dd00:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3710      	adds	r7, #16
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}

0800dd0a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800dd0a:	b580      	push	{r7, lr}
 800dd0c:	b090      	sub	sp, #64	@ 0x40
 800dd0e:	af00      	add	r7, sp, #0
 800dd10:	6078      	str	r0, [r7, #4]
 800dd12:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f107 0208 	add.w	r2, r7, #8
 800dd1a:	4611      	mov	r1, r2
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f7ff fb2b 	bl	800d378 <validate>
 800dd22:	4603      	mov	r3, r0
 800dd24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800dd28:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d103      	bne.n	800dd38 <f_lseek+0x2e>
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	7d5b      	ldrb	r3, [r3, #21]
 800dd34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800dd38:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d009      	beq.n	800dd54 <f_lseek+0x4a>
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800dd46:	4611      	mov	r1, r2
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f7fd ff8c 	bl	800bc66 <unlock_fs>
 800dd4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dd52:	e229      	b.n	800e1a8 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	f000 80ea 	beq.w	800df32 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd64:	d164      	bne.n	800de30 <f_lseek+0x126>
			tbl = fp->cltbl;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd6a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800dd6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd6e:	1d1a      	adds	r2, r3, #4
 800dd70:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	617b      	str	r3, [r7, #20]
 800dd76:	2302      	movs	r3, #2
 800dd78:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	689b      	ldr	r3, [r3, #8]
 800dd7e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800dd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d044      	beq.n	800de10 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800dd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd88:	613b      	str	r3, [r7, #16]
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd90:	3302      	adds	r3, #2
 800dd92:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800dd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd96:	60fb      	str	r3, [r7, #12]
 800dd98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd9a:	3301      	adds	r3, #1
 800dd9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dda2:	4618      	mov	r0, r3
 800dda4:	f7fe f9e5 	bl	800c172 <get_fat>
 800dda8:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ddaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	d809      	bhi.n	800ddc4 <f_lseek+0xba>
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2202      	movs	r2, #2
 800ddb4:	755a      	strb	r2, [r3, #21]
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	2102      	movs	r1, #2
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7fd ff53 	bl	800bc66 <unlock_fs>
 800ddc0:	2302      	movs	r3, #2
 800ddc2:	e1f1      	b.n	800e1a8 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ddc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddca:	d109      	bne.n	800dde0 <f_lseek+0xd6>
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2201      	movs	r2, #1
 800ddd0:	755a      	strb	r2, [r3, #21]
 800ddd2:	68bb      	ldr	r3, [r7, #8]
 800ddd4:	2101      	movs	r1, #1
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	f7fd ff45 	bl	800bc66 <unlock_fs>
 800dddc:	2301      	movs	r3, #1
 800ddde:	e1e3      	b.n	800e1a8 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	3301      	adds	r3, #1
 800dde4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dde6:	429a      	cmp	r2, r3
 800dde8:	d0d4      	beq.n	800dd94 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ddea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	429a      	cmp	r2, r3
 800ddf0:	d809      	bhi.n	800de06 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800ddf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf4:	1d1a      	adds	r2, r3, #4
 800ddf6:	627a      	str	r2, [r7, #36]	@ 0x24
 800ddf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ddfa:	601a      	str	r2, [r3, #0]
 800ddfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfe:	1d1a      	adds	r2, r3, #4
 800de00:	627a      	str	r2, [r7, #36]	@ 0x24
 800de02:	693a      	ldr	r2, [r7, #16]
 800de04:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	699b      	ldr	r3, [r3, #24]
 800de0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d3ba      	bcc.n	800dd86 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de16:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800de18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d803      	bhi.n	800de28 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800de20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de22:	2200      	movs	r2, #0
 800de24:	601a      	str	r2, [r3, #0]
 800de26:	e1b6      	b.n	800e196 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800de28:	2311      	movs	r3, #17
 800de2a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800de2e:	e1b2      	b.n	800e196 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	683a      	ldr	r2, [r7, #0]
 800de36:	429a      	cmp	r2, r3
 800de38:	d902      	bls.n	800de40 <f_lseek+0x136>
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	68db      	ldr	r3, [r3, #12]
 800de3e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	683a      	ldr	r2, [r7, #0]
 800de44:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	f000 81a4 	beq.w	800e196 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	3b01      	subs	r3, #1
 800de52:	4619      	mov	r1, r3
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f7fe fc1a 	bl	800c68e <clmt_clust>
 800de5a:	4602      	mov	r2, r0
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800de60:	68ba      	ldr	r2, [r7, #8]
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	69db      	ldr	r3, [r3, #28]
 800de66:	4619      	mov	r1, r3
 800de68:	4610      	mov	r0, r2
 800de6a:	f7fe f963 	bl	800c134 <clust2sect>
 800de6e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800de70:	69bb      	ldr	r3, [r7, #24]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d109      	bne.n	800de8a <f_lseek+0x180>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2202      	movs	r2, #2
 800de7a:	755a      	strb	r2, [r3, #21]
 800de7c:	68bb      	ldr	r3, [r7, #8]
 800de7e:	2102      	movs	r1, #2
 800de80:	4618      	mov	r0, r3
 800de82:	f7fd fef0 	bl	800bc66 <unlock_fs>
 800de86:	2302      	movs	r3, #2
 800de88:	e18e      	b.n	800e1a8 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	3b01      	subs	r3, #1
 800de8e:	0a5b      	lsrs	r3, r3, #9
 800de90:	68ba      	ldr	r2, [r7, #8]
 800de92:	8952      	ldrh	r2, [r2, #10]
 800de94:	3a01      	subs	r2, #1
 800de96:	4013      	ands	r3, r2
 800de98:	69ba      	ldr	r2, [r7, #24]
 800de9a:	4413      	add	r3, r2
 800de9c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	699b      	ldr	r3, [r3, #24]
 800dea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	f000 8175 	beq.w	800e196 <f_lseek+0x48c>
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6a1b      	ldr	r3, [r3, #32]
 800deb0:	69ba      	ldr	r2, [r7, #24]
 800deb2:	429a      	cmp	r2, r3
 800deb4:	f000 816f 	beq.w	800e196 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	7d1b      	ldrb	r3, [r3, #20]
 800debc:	b25b      	sxtb	r3, r3
 800debe:	2b00      	cmp	r3, #0
 800dec0:	da1d      	bge.n	800defe <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	7858      	ldrb	r0, [r3, #1]
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6a1a      	ldr	r2, [r3, #32]
 800ded0:	2301      	movs	r3, #1
 800ded2:	f7fd fd73 	bl	800b9bc <disk_write>
 800ded6:	4603      	mov	r3, r0
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d009      	beq.n	800def0 <f_lseek+0x1e6>
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2201      	movs	r2, #1
 800dee0:	755a      	strb	r2, [r3, #21]
 800dee2:	68bb      	ldr	r3, [r7, #8]
 800dee4:	2101      	movs	r1, #1
 800dee6:	4618      	mov	r0, r3
 800dee8:	f7fd febd 	bl	800bc66 <unlock_fs>
 800deec:	2301      	movs	r3, #1
 800deee:	e15b      	b.n	800e1a8 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	7d1b      	ldrb	r3, [r3, #20]
 800def4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800def8:	b2da      	uxtb	r2, r3
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	7858      	ldrb	r0, [r3, #1]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800df08:	2301      	movs	r3, #1
 800df0a:	69ba      	ldr	r2, [r7, #24]
 800df0c:	f7fd fd36 	bl	800b97c <disk_read>
 800df10:	4603      	mov	r3, r0
 800df12:	2b00      	cmp	r3, #0
 800df14:	d009      	beq.n	800df2a <f_lseek+0x220>
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2201      	movs	r2, #1
 800df1a:	755a      	strb	r2, [r3, #21]
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	2101      	movs	r1, #1
 800df20:	4618      	mov	r0, r3
 800df22:	f7fd fea0 	bl	800bc66 <unlock_fs>
 800df26:	2301      	movs	r3, #1
 800df28:	e13e      	b.n	800e1a8 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	69ba      	ldr	r2, [r7, #24]
 800df2e:	621a      	str	r2, [r3, #32]
 800df30:	e131      	b.n	800e196 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	68db      	ldr	r3, [r3, #12]
 800df36:	683a      	ldr	r2, [r7, #0]
 800df38:	429a      	cmp	r2, r3
 800df3a:	d908      	bls.n	800df4e <f_lseek+0x244>
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	7d1b      	ldrb	r3, [r3, #20]
 800df40:	f003 0302 	and.w	r3, r3, #2
 800df44:	2b00      	cmp	r3, #0
 800df46:	d102      	bne.n	800df4e <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	68db      	ldr	r3, [r3, #12]
 800df4c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	699b      	ldr	r3, [r3, #24]
 800df52:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800df54:	2300      	movs	r3, #0
 800df56:	637b      	str	r3, [r7, #52]	@ 0x34
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df5c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	2b00      	cmp	r3, #0
 800df62:	f000 80c0 	beq.w	800e0e6 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	895b      	ldrh	r3, [r3, #10]
 800df6a:	025b      	lsls	r3, r3, #9
 800df6c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800df6e:	6a3b      	ldr	r3, [r7, #32]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d01b      	beq.n	800dfac <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	1e5a      	subs	r2, r3, #1
 800df78:	69fb      	ldr	r3, [r7, #28]
 800df7a:	fbb2 f2f3 	udiv	r2, r2, r3
 800df7e:	6a3b      	ldr	r3, [r7, #32]
 800df80:	1e59      	subs	r1, r3, #1
 800df82:	69fb      	ldr	r3, [r7, #28]
 800df84:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800df88:	429a      	cmp	r2, r3
 800df8a:	d30f      	bcc.n	800dfac <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800df8c:	6a3b      	ldr	r3, [r7, #32]
 800df8e:	1e5a      	subs	r2, r3, #1
 800df90:	69fb      	ldr	r3, [r7, #28]
 800df92:	425b      	negs	r3, r3
 800df94:	401a      	ands	r2, r3
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	699b      	ldr	r3, [r3, #24]
 800df9e:	683a      	ldr	r2, [r7, #0]
 800dfa0:	1ad3      	subs	r3, r2, r3
 800dfa2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	69db      	ldr	r3, [r3, #28]
 800dfa8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dfaa:	e02c      	b.n	800e006 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	689b      	ldr	r3, [r3, #8]
 800dfb0:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800dfb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d123      	bne.n	800e000 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	2100      	movs	r1, #0
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	f7fe face 	bl	800c55e <create_chain>
 800dfc2:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfc6:	2b01      	cmp	r3, #1
 800dfc8:	d109      	bne.n	800dfde <f_lseek+0x2d4>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2202      	movs	r2, #2
 800dfce:	755a      	strb	r2, [r3, #21]
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	2102      	movs	r1, #2
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f7fd fe46 	bl	800bc66 <unlock_fs>
 800dfda:	2302      	movs	r3, #2
 800dfdc:	e0e4      	b.n	800e1a8 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfe4:	d109      	bne.n	800dffa <f_lseek+0x2f0>
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	2201      	movs	r2, #1
 800dfea:	755a      	strb	r2, [r3, #21]
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	2101      	movs	r1, #1
 800dff0:	4618      	mov	r0, r3
 800dff2:	f7fd fe38 	bl	800bc66 <unlock_fs>
 800dff6:	2301      	movs	r3, #1
 800dff8:	e0d6      	b.n	800e1a8 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dffe:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e004:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d06c      	beq.n	800e0e6 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800e00c:	e044      	b.n	800e098 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800e00e:	683a      	ldr	r2, [r7, #0]
 800e010:	69fb      	ldr	r3, [r7, #28]
 800e012:	1ad3      	subs	r3, r2, r3
 800e014:	603b      	str	r3, [r7, #0]
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	699a      	ldr	r2, [r3, #24]
 800e01a:	69fb      	ldr	r3, [r7, #28]
 800e01c:	441a      	add	r2, r3
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	7d1b      	ldrb	r3, [r3, #20]
 800e026:	f003 0302 	and.w	r3, r3, #2
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d00b      	beq.n	800e046 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e032:	4618      	mov	r0, r3
 800e034:	f7fe fa93 	bl	800c55e <create_chain>
 800e038:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d108      	bne.n	800e052 <f_lseek+0x348>
							ofs = 0; break;
 800e040:	2300      	movs	r3, #0
 800e042:	603b      	str	r3, [r7, #0]
 800e044:	e02c      	b.n	800e0a0 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7fe f891 	bl	800c172 <get_fat>
 800e050:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e054:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e058:	d109      	bne.n	800e06e <f_lseek+0x364>
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2201      	movs	r2, #1
 800e05e:	755a      	strb	r2, [r3, #21]
 800e060:	68bb      	ldr	r3, [r7, #8]
 800e062:	2101      	movs	r1, #1
 800e064:	4618      	mov	r0, r3
 800e066:	f7fd fdfe 	bl	800bc66 <unlock_fs>
 800e06a:	2301      	movs	r3, #1
 800e06c:	e09c      	b.n	800e1a8 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e070:	2b01      	cmp	r3, #1
 800e072:	d904      	bls.n	800e07e <f_lseek+0x374>
 800e074:	68bb      	ldr	r3, [r7, #8]
 800e076:	699b      	ldr	r3, [r3, #24]
 800e078:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e07a:	429a      	cmp	r2, r3
 800e07c:	d309      	bcc.n	800e092 <f_lseek+0x388>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	2202      	movs	r2, #2
 800e082:	755a      	strb	r2, [r3, #21]
 800e084:	68bb      	ldr	r3, [r7, #8]
 800e086:	2102      	movs	r1, #2
 800e088:	4618      	mov	r0, r3
 800e08a:	f7fd fdec 	bl	800bc66 <unlock_fs>
 800e08e:	2302      	movs	r3, #2
 800e090:	e08a      	b.n	800e1a8 <f_lseek+0x49e>
					fp->clust = clst;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e096:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e098:	683a      	ldr	r2, [r7, #0]
 800e09a:	69fb      	ldr	r3, [r7, #28]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d8b6      	bhi.n	800e00e <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	699a      	ldr	r2, [r3, #24]
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	441a      	add	r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d017      	beq.n	800e0e6 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f7fe f83a 	bl	800c134 <clust2sect>
 800e0c0:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d109      	bne.n	800e0dc <f_lseek+0x3d2>
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	2202      	movs	r2, #2
 800e0cc:	755a      	strb	r2, [r3, #21]
 800e0ce:	68bb      	ldr	r3, [r7, #8]
 800e0d0:	2102      	movs	r1, #2
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f7fd fdc7 	bl	800bc66 <unlock_fs>
 800e0d8:	2302      	movs	r3, #2
 800e0da:	e065      	b.n	800e1a8 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	0a5b      	lsrs	r3, r3, #9
 800e0e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e0e2:	4413      	add	r3, r2
 800e0e4:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	699a      	ldr	r2, [r3, #24]
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	68db      	ldr	r3, [r3, #12]
 800e0ee:	429a      	cmp	r2, r3
 800e0f0:	d90a      	bls.n	800e108 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	699a      	ldr	r2, [r3, #24]
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	7d1b      	ldrb	r3, [r3, #20]
 800e0fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e102:	b2da      	uxtb	r2, r3
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	699b      	ldr	r3, [r3, #24]
 800e10c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e110:	2b00      	cmp	r3, #0
 800e112:	d040      	beq.n	800e196 <f_lseek+0x48c>
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	6a1b      	ldr	r3, [r3, #32]
 800e118:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e11a:	429a      	cmp	r2, r3
 800e11c:	d03b      	beq.n	800e196 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	7d1b      	ldrb	r3, [r3, #20]
 800e122:	b25b      	sxtb	r3, r3
 800e124:	2b00      	cmp	r3, #0
 800e126:	da1d      	bge.n	800e164 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e128:	68bb      	ldr	r3, [r7, #8]
 800e12a:	7858      	ldrb	r0, [r3, #1]
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	6a1a      	ldr	r2, [r3, #32]
 800e136:	2301      	movs	r3, #1
 800e138:	f7fd fc40 	bl	800b9bc <disk_write>
 800e13c:	4603      	mov	r3, r0
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d009      	beq.n	800e156 <f_lseek+0x44c>
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2201      	movs	r2, #1
 800e146:	755a      	strb	r2, [r3, #21]
 800e148:	68bb      	ldr	r3, [r7, #8]
 800e14a:	2101      	movs	r1, #1
 800e14c:	4618      	mov	r0, r3
 800e14e:	f7fd fd8a 	bl	800bc66 <unlock_fs>
 800e152:	2301      	movs	r3, #1
 800e154:	e028      	b.n	800e1a8 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	7d1b      	ldrb	r3, [r3, #20]
 800e15a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e15e:	b2da      	uxtb	r2, r3
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e164:	68bb      	ldr	r3, [r7, #8]
 800e166:	7858      	ldrb	r0, [r3, #1]
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e16e:	2301      	movs	r3, #1
 800e170:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e172:	f7fd fc03 	bl	800b97c <disk_read>
 800e176:	4603      	mov	r3, r0
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d009      	beq.n	800e190 <f_lseek+0x486>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	2201      	movs	r2, #1
 800e180:	755a      	strb	r2, [r3, #21]
 800e182:	68bb      	ldr	r3, [r7, #8]
 800e184:	2101      	movs	r1, #1
 800e186:	4618      	mov	r0, r3
 800e188:	f7fd fd6d 	bl	800bc66 <unlock_fs>
 800e18c:	2301      	movs	r3, #1
 800e18e:	e00b      	b.n	800e1a8 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e194:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e19c:	4611      	mov	r1, r2
 800e19e:	4618      	mov	r0, r3
 800e1a0:	f7fd fd61 	bl	800bc66 <unlock_fs>
 800e1a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	3740      	adds	r7, #64	@ 0x40
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}

0800e1b0 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b096      	sub	sp, #88	@ 0x58
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800e1b8:	f107 0108 	add.w	r1, r7, #8
 800e1bc:	1d3b      	adds	r3, r7, #4
 800e1be:	2202      	movs	r2, #2
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f7fe fe85 	bl	800ced0 <find_volume>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800e1d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	f040 80ec 	bne.w	800e3b2 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	f107 030c 	add.w	r3, r7, #12
 800e1e0:	4611      	mov	r1, r2
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7fe fd68 	bl	800ccb8 <follow_path>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800e1ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d102      	bne.n	800e1fc <f_mkdir+0x4c>
 800e1f6:	2308      	movs	r3, #8
 800e1f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800e1fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e200:	2b04      	cmp	r3, #4
 800e202:	f040 80d6 	bne.w	800e3b2 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800e206:	f107 030c 	add.w	r3, r7, #12
 800e20a:	2100      	movs	r1, #0
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7fe f9a6 	bl	800c55e <create_chain>
 800e212:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	895b      	ldrh	r3, [r3, #10]
 800e218:	025b      	lsls	r3, r3, #9
 800e21a:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800e21c:	2300      	movs	r3, #0
 800e21e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800e222:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e224:	2b00      	cmp	r3, #0
 800e226:	d102      	bne.n	800e22e <f_mkdir+0x7e>
 800e228:	2307      	movs	r3, #7
 800e22a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 800e22e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e230:	2b01      	cmp	r3, #1
 800e232:	d102      	bne.n	800e23a <f_mkdir+0x8a>
 800e234:	2302      	movs	r3, #2
 800e236:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e23a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e240:	d102      	bne.n	800e248 <f_mkdir+0x98>
 800e242:	2301      	movs	r3, #1
 800e244:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800e248:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d106      	bne.n	800e25e <f_mkdir+0xae>
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	4618      	mov	r0, r3
 800e254:	f7fd fe8e 	bl	800bf74 <sync_window>
 800e258:	4603      	mov	r3, r0
 800e25a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 800e25e:	f7fd faef 	bl	800b840 <get_fattime>
 800e262:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 800e264:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d16a      	bne.n	800e342 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 800e26c:	68bb      	ldr	r3, [r7, #8]
 800e26e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e270:	4618      	mov	r0, r3
 800e272:	f7fd ff5f 	bl	800c134 <clust2sect>
 800e276:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	3334      	adds	r3, #52	@ 0x34
 800e27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 800e27e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e282:	2100      	movs	r1, #0
 800e284:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e286:	f7fd fc7b 	bl	800bb80 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800e28a:	220b      	movs	r2, #11
 800e28c:	2120      	movs	r1, #32
 800e28e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e290:	f7fd fc76 	bl	800bb80 <mem_set>
					dir[DIR_Name] = '.';
 800e294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e296:	222e      	movs	r2, #46	@ 0x2e
 800e298:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800e29a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e29c:	330b      	adds	r3, #11
 800e29e:	2210      	movs	r2, #16
 800e2a0:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800e2a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2a4:	3316      	adds	r3, #22
 800e2a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	f7fd fc1c 	bl	800bae6 <st_dword>
					st_clust(fs, dir, dcl);
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e2b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	f7fe fbc4 	bl	800ca42 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800e2ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2bc:	3320      	adds	r3, #32
 800e2be:	2220      	movs	r2, #32
 800e2c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f7fd fc3b 	bl	800bb3e <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800e2c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2ca:	3321      	adds	r3, #33	@ 0x21
 800e2cc:	222e      	movs	r2, #46	@ 0x2e
 800e2ce:	701a      	strb	r2, [r3, #0]
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800e2d4:	68bb      	ldr	r3, [r7, #8]
 800e2d6:	781b      	ldrb	r3, [r3, #0]
 800e2d8:	2b03      	cmp	r3, #3
 800e2da:	d106      	bne.n	800e2ea <f_mkdir+0x13a>
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e2e2:	429a      	cmp	r2, r3
 800e2e4:	d101      	bne.n	800e2ea <f_mkdir+0x13a>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 800e2ea:	68b8      	ldr	r0, [r7, #8]
 800e2ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2ee:	3320      	adds	r3, #32
 800e2f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e2f2:	4619      	mov	r1, r3
 800e2f4:	f7fe fba5 	bl	800ca42 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800e2f8:	68bb      	ldr	r3, [r7, #8]
 800e2fa:	895b      	ldrh	r3, [r3, #10]
 800e2fc:	653b      	str	r3, [r7, #80]	@ 0x50
 800e2fe:	e01b      	b.n	800e338 <f_mkdir+0x188>
					fs->winsect = dsc++;
 800e300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e302:	1c5a      	adds	r2, r3, #1
 800e304:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e306:	68ba      	ldr	r2, [r7, #8]
 800e308:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 800e30a:	68bb      	ldr	r3, [r7, #8]
 800e30c:	2201      	movs	r2, #1
 800e30e:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	4618      	mov	r0, r3
 800e314:	f7fd fe2e 	bl	800bf74 <sync_window>
 800e318:	4603      	mov	r3, r0
 800e31a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 800e31e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e322:	2b00      	cmp	r3, #0
 800e324:	d10c      	bne.n	800e340 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 800e326:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e32a:	2100      	movs	r1, #0
 800e32c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e32e:	f7fd fc27 	bl	800bb80 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800e332:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e334:	3b01      	subs	r3, #1
 800e336:	653b      	str	r3, [r7, #80]	@ 0x50
 800e338:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d1e0      	bne.n	800e300 <f_mkdir+0x150>
 800e33e:	e000      	b.n	800e342 <f_mkdir+0x192>
					if (res != FR_OK) break;
 800e340:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800e342:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e346:	2b00      	cmp	r3, #0
 800e348:	d107      	bne.n	800e35a <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800e34a:	f107 030c 	add.w	r3, r7, #12
 800e34e:	4618      	mov	r0, r3
 800e350:	f7fe fbec 	bl	800cb2c <dir_register>
 800e354:	4603      	mov	r3, r0
 800e356:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 800e35a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d120      	bne.n	800e3a4 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800e362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e364:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800e366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e368:	3316      	adds	r3, #22
 800e36a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e36c:	4618      	mov	r0, r3
 800e36e:	f7fd fbba 	bl	800bae6 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800e372:	68bb      	ldr	r3, [r7, #8]
 800e374:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e376:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e378:	4618      	mov	r0, r3
 800e37a:	f7fe fb62 	bl	800ca42 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800e37e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e380:	330b      	adds	r3, #11
 800e382:	2210      	movs	r2, #16
 800e384:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800e386:	68bb      	ldr	r3, [r7, #8]
 800e388:	2201      	movs	r2, #1
 800e38a:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800e38c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e390:	2b00      	cmp	r3, #0
 800e392:	d10e      	bne.n	800e3b2 <f_mkdir+0x202>
					res = sync_fs(fs);
 800e394:	68bb      	ldr	r3, [r7, #8]
 800e396:	4618      	mov	r0, r3
 800e398:	f7fd fe5e 	bl	800c058 <sync_fs>
 800e39c:	4603      	mov	r3, r0
 800e39e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800e3a2:	e006      	b.n	800e3b2 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800e3a4:	f107 030c 	add.w	r3, r7, #12
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7fe f871 	bl	800c494 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800e3b2:	68bb      	ldr	r3, [r7, #8]
 800e3b4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f7fd fc53 	bl	800bc66 <unlock_fs>
 800e3c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	3758      	adds	r7, #88	@ 0x58
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}

0800e3cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b087      	sub	sp, #28
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	60f8      	str	r0, [r7, #12]
 800e3d4:	60b9      	str	r1, [r7, #8]
 800e3d6:	4613      	mov	r3, r2
 800e3d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e3da:	2301      	movs	r3, #1
 800e3dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e3de:	2300      	movs	r3, #0
 800e3e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e3e2:	4b1f      	ldr	r3, [pc, #124]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e3e4:	7a5b      	ldrb	r3, [r3, #9]
 800e3e6:	b2db      	uxtb	r3, r3
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d131      	bne.n	800e450 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e3ec:	4b1c      	ldr	r3, [pc, #112]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e3ee:	7a5b      	ldrb	r3, [r3, #9]
 800e3f0:	b2db      	uxtb	r3, r3
 800e3f2:	461a      	mov	r2, r3
 800e3f4:	4b1a      	ldr	r3, [pc, #104]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e3f6:	2100      	movs	r1, #0
 800e3f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e3fa:	4b19      	ldr	r3, [pc, #100]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e3fc:	7a5b      	ldrb	r3, [r3, #9]
 800e3fe:	b2db      	uxtb	r3, r3
 800e400:	4a17      	ldr	r2, [pc, #92]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e402:	009b      	lsls	r3, r3, #2
 800e404:	4413      	add	r3, r2
 800e406:	68fa      	ldr	r2, [r7, #12]
 800e408:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e40a:	4b15      	ldr	r3, [pc, #84]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e40c:	7a5b      	ldrb	r3, [r3, #9]
 800e40e:	b2db      	uxtb	r3, r3
 800e410:	461a      	mov	r2, r3
 800e412:	4b13      	ldr	r3, [pc, #76]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e414:	4413      	add	r3, r2
 800e416:	79fa      	ldrb	r2, [r7, #7]
 800e418:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e41a:	4b11      	ldr	r3, [pc, #68]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e41c:	7a5b      	ldrb	r3, [r3, #9]
 800e41e:	b2db      	uxtb	r3, r3
 800e420:	1c5a      	adds	r2, r3, #1
 800e422:	b2d1      	uxtb	r1, r2
 800e424:	4a0e      	ldr	r2, [pc, #56]	@ (800e460 <FATFS_LinkDriverEx+0x94>)
 800e426:	7251      	strb	r1, [r2, #9]
 800e428:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e42a:	7dbb      	ldrb	r3, [r7, #22]
 800e42c:	3330      	adds	r3, #48	@ 0x30
 800e42e:	b2da      	uxtb	r2, r3
 800e430:	68bb      	ldr	r3, [r7, #8]
 800e432:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e434:	68bb      	ldr	r3, [r7, #8]
 800e436:	3301      	adds	r3, #1
 800e438:	223a      	movs	r2, #58	@ 0x3a
 800e43a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e43c:	68bb      	ldr	r3, [r7, #8]
 800e43e:	3302      	adds	r3, #2
 800e440:	222f      	movs	r2, #47	@ 0x2f
 800e442:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e444:	68bb      	ldr	r3, [r7, #8]
 800e446:	3303      	adds	r3, #3
 800e448:	2200      	movs	r2, #0
 800e44a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e44c:	2300      	movs	r3, #0
 800e44e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e450:	7dfb      	ldrb	r3, [r7, #23]
}
 800e452:	4618      	mov	r0, r3
 800e454:	371c      	adds	r7, #28
 800e456:	46bd      	mov	sp, r7
 800e458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45c:	4770      	bx	lr
 800e45e:	bf00      	nop
 800e460:	20001470 	.word	0x20001470

0800e464 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
 800e46c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e46e:	2200      	movs	r2, #0
 800e470:	6839      	ldr	r1, [r7, #0]
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f7ff ffaa 	bl	800e3cc <FATFS_LinkDriverEx>
 800e478:	4603      	mov	r3, r0
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3708      	adds	r7, #8
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}

0800e482 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800e482:	b580      	push	{r7, lr}
 800e484:	b084      	sub	sp, #16
 800e486:	af00      	add	r7, sp, #0
 800e488:	4603      	mov	r3, r0
 800e48a:	6039      	str	r1, [r7, #0]
 800e48c:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800e48e:	2300      	movs	r3, #0
 800e490:	60bb      	str	r3, [r7, #8]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800e492:	f107 0308 	add.w	r3, r7, #8
 800e496:	2101      	movs	r1, #1
 800e498:	4618      	mov	r0, r3
 800e49a:	f000 f925 	bl	800e6e8 <osSemaphoreCreate>
 800e49e:	4602      	mov	r2, r0
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	bf14      	ite	ne
 800e4ac:	2301      	movne	r3, #1
 800e4ae:	2300      	moveq	r3, #0
 800e4b0:	b2db      	uxtb	r3, r3
 800e4b2:	60fb      	str	r3, [r7, #12]

    return ret;
 800e4b4:	68fb      	ldr	r3, [r7, #12]
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3710      	adds	r7, #16
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b082      	sub	sp, #8
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800e4c6:	6878      	ldr	r0, [r7, #4]
 800e4c8:	f000 f9b0 	bl	800e82c <osSemaphoreDelete>
#endif
    return 1;
 800e4cc:	2301      	movs	r3, #1
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	3708      	adds	r7, #8
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}

0800e4d6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800e4d6:	b580      	push	{r7, lr}
 800e4d8:	b084      	sub	sp, #16
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800e4e2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f000 f91c 	bl	800e724 <osSemaphoreWait>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d101      	bne.n	800e4f6 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
}
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	3710      	adds	r7, #16
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}

0800e500 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b082      	sub	sp, #8
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f000 f959 	bl	800e7c0 <osSemaphoreRelease>
#endif
}
 800e50e:	bf00      	nop
 800e510:	3708      	adds	r7, #8
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}

0800e516 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e516:	b480      	push	{r7}
 800e518:	b085      	sub	sp, #20
 800e51a:	af00      	add	r7, sp, #0
 800e51c:	4603      	mov	r3, r0
 800e51e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e520:	2300      	movs	r3, #0
 800e522:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e524:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e528:	2b84      	cmp	r3, #132	@ 0x84
 800e52a:	d005      	beq.n	800e538 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e52c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	4413      	add	r3, r2
 800e534:	3303      	adds	r3, #3
 800e536:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e538:	68fb      	ldr	r3, [r7, #12]
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3714      	adds	r7, #20
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr

0800e546 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e546:	b480      	push	{r7}
 800e548:	b083      	sub	sp, #12
 800e54a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e54c:	f3ef 8305 	mrs	r3, IPSR
 800e550:	607b      	str	r3, [r7, #4]
  return(result);
 800e552:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800e554:	2b00      	cmp	r3, #0
 800e556:	bf14      	ite	ne
 800e558:	2301      	movne	r3, #1
 800e55a:	2300      	moveq	r3, #0
 800e55c:	b2db      	uxtb	r3, r3
}
 800e55e:	4618      	mov	r0, r3
 800e560:	370c      	adds	r7, #12
 800e562:	46bd      	mov	sp, r7
 800e564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e568:	4770      	bx	lr

0800e56a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e56a:	b580      	push	{r7, lr}
 800e56c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e56e:	f001 fa57 	bl	800fa20 <vTaskStartScheduler>
  
  return osOK;
 800e572:	2300      	movs	r3, #0
}
 800e574:	4618      	mov	r0, r3
 800e576:	bd80      	pop	{r7, pc}

0800e578 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e57a:	b087      	sub	sp, #28
 800e57c:	af02      	add	r7, sp, #8
 800e57e:	6078      	str	r0, [r7, #4]
 800e580:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	685c      	ldr	r4, [r3, #4]
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e58e:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e596:	4618      	mov	r0, r3
 800e598:	f7ff ffbd 	bl	800e516 <makeFreeRtosPriority>
 800e59c:	4602      	mov	r2, r0
 800e59e:	f107 030c 	add.w	r3, r7, #12
 800e5a2:	9301      	str	r3, [sp, #4]
 800e5a4:	9200      	str	r2, [sp, #0]
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	4632      	mov	r2, r6
 800e5aa:	4629      	mov	r1, r5
 800e5ac:	4620      	mov	r0, r4
 800e5ae:	f000 ff99 	bl	800f4e4 <xTaskCreate>
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	2b01      	cmp	r3, #1
 800e5b6:	d001      	beq.n	800e5bc <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	e000      	b.n	800e5be <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3714      	adds	r7, #20
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e5c6 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800e5c6:	b580      	push	{r7, lr}
 800e5c8:	b082      	sub	sp, #8
 800e5ca:	af00      	add	r7, sp, #0
 800e5cc:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 800e5ce:	2001      	movs	r0, #1
 800e5d0:	f000 fada 	bl	800eb88 <xQueueCreateMutex>
 800e5d4:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3708      	adds	r7, #8
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
	...

0800e5e0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b084      	sub	sp, #16
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
 800e5e8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d101      	bne.n	800e5f8 <osMutexWait+0x18>
    return osErrorParameter;
 800e5f4:	2380      	movs	r3, #128	@ 0x80
 800e5f6:	e03a      	b.n	800e66e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e602:	d103      	bne.n	800e60c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800e604:	f04f 33ff 	mov.w	r3, #4294967295
 800e608:	60fb      	str	r3, [r7, #12]
 800e60a:	e009      	b.n	800e620 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d006      	beq.n	800e620 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d101      	bne.n	800e620 <osMutexWait+0x40>
      ticks = 1;
 800e61c:	2301      	movs	r3, #1
 800e61e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e620:	f7ff ff91 	bl	800e546 <inHandlerMode>
 800e624:	4603      	mov	r3, r0
 800e626:	2b00      	cmp	r3, #0
 800e628:	d017      	beq.n	800e65a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e62a:	f107 0308 	add.w	r3, r7, #8
 800e62e:	461a      	mov	r2, r3
 800e630:	2100      	movs	r1, #0
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 fd62 	bl	800f0fc <xQueueReceiveFromISR>
 800e638:	4603      	mov	r3, r0
 800e63a:	2b01      	cmp	r3, #1
 800e63c:	d001      	beq.n	800e642 <osMutexWait+0x62>
      return osErrorOS;
 800e63e:	23ff      	movs	r3, #255	@ 0xff
 800e640:	e015      	b.n	800e66e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e642:	68bb      	ldr	r3, [r7, #8]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d011      	beq.n	800e66c <osMutexWait+0x8c>
 800e648:	4b0b      	ldr	r3, [pc, #44]	@ (800e678 <osMutexWait+0x98>)
 800e64a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e64e:	601a      	str	r2, [r3, #0]
 800e650:	f3bf 8f4f 	dsb	sy
 800e654:	f3bf 8f6f 	isb	sy
 800e658:	e008      	b.n	800e66c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800e65a:	68f9      	ldr	r1, [r7, #12]
 800e65c:	6878      	ldr	r0, [r7, #4]
 800e65e:	f000 fc3d 	bl	800eedc <xQueueSemaphoreTake>
 800e662:	4603      	mov	r3, r0
 800e664:	2b01      	cmp	r3, #1
 800e666:	d001      	beq.n	800e66c <osMutexWait+0x8c>
    return osErrorOS;
 800e668:	23ff      	movs	r3, #255	@ 0xff
 800e66a:	e000      	b.n	800e66e <osMutexWait+0x8e>
  }
  
  return osOK;
 800e66c:	2300      	movs	r3, #0
}
 800e66e:	4618      	mov	r0, r3
 800e670:	3710      	adds	r7, #16
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}
 800e676:	bf00      	nop
 800e678:	e000ed04 	.word	0xe000ed04

0800e67c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	b084      	sub	sp, #16
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e684:	2300      	movs	r3, #0
 800e686:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e688:	2300      	movs	r3, #0
 800e68a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800e68c:	f7ff ff5b 	bl	800e546 <inHandlerMode>
 800e690:	4603      	mov	r3, r0
 800e692:	2b00      	cmp	r3, #0
 800e694:	d016      	beq.n	800e6c4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e696:	f107 0308 	add.w	r3, r7, #8
 800e69a:	4619      	mov	r1, r3
 800e69c:	6878      	ldr	r0, [r7, #4]
 800e69e:	f000 fb8d 	bl	800edbc <xQueueGiveFromISR>
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	2b01      	cmp	r3, #1
 800e6a6:	d001      	beq.n	800e6ac <osMutexRelease+0x30>
      return osErrorOS;
 800e6a8:	23ff      	movs	r3, #255	@ 0xff
 800e6aa:	e017      	b.n	800e6dc <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d013      	beq.n	800e6da <osMutexRelease+0x5e>
 800e6b2:	4b0c      	ldr	r3, [pc, #48]	@ (800e6e4 <osMutexRelease+0x68>)
 800e6b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e6b8:	601a      	str	r2, [r3, #0]
 800e6ba:	f3bf 8f4f 	dsb	sy
 800e6be:	f3bf 8f6f 	isb	sy
 800e6c2:	e00a      	b.n	800e6da <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	2100      	movs	r1, #0
 800e6ca:	6878      	ldr	r0, [r7, #4]
 800e6cc:	f000 fa74 	bl	800ebb8 <xQueueGenericSend>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d001      	beq.n	800e6da <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800e6d6:	23ff      	movs	r3, #255	@ 0xff
 800e6d8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800e6da:	68fb      	ldr	r3, [r7, #12]
}
 800e6dc:	4618      	mov	r0, r3
 800e6de:	3710      	adds	r7, #16
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	bd80      	pop	{r7, pc}
 800e6e4:	e000ed04 	.word	0xe000ed04

0800e6e8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
 800e6f0:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	2b01      	cmp	r3, #1
 800e6f6:	d110      	bne.n	800e71a <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 800e6f8:	2203      	movs	r2, #3
 800e6fa:	2100      	movs	r1, #0
 800e6fc:	2001      	movs	r0, #1
 800e6fe:	f000 f9d3 	bl	800eaa8 <xQueueGenericCreate>
 800e702:	60f8      	str	r0, [r7, #12]
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d005      	beq.n	800e716 <osSemaphoreCreate+0x2e>
 800e70a:	2300      	movs	r3, #0
 800e70c:	2200      	movs	r2, #0
 800e70e:	2100      	movs	r1, #0
 800e710:	68f8      	ldr	r0, [r7, #12]
 800e712:	f000 fa51 	bl	800ebb8 <xQueueGenericSend>
    return sema;
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	e000      	b.n	800e71c <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 800e71a:	2300      	movs	r3, #0
#endif
  }
#endif
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3710      	adds	r7, #16
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b084      	sub	sp, #16
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
 800e72c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e72e:	2300      	movs	r3, #0
 800e730:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d101      	bne.n	800e73c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800e738:	2380      	movs	r3, #128	@ 0x80
 800e73a:	e03a      	b.n	800e7b2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800e73c:	2300      	movs	r3, #0
 800e73e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e746:	d103      	bne.n	800e750 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800e748:	f04f 33ff 	mov.w	r3, #4294967295
 800e74c:	60fb      	str	r3, [r7, #12]
 800e74e:	e009      	b.n	800e764 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d006      	beq.n	800e764 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d101      	bne.n	800e764 <osSemaphoreWait+0x40>
      ticks = 1;
 800e760:	2301      	movs	r3, #1
 800e762:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e764:	f7ff feef 	bl	800e546 <inHandlerMode>
 800e768:	4603      	mov	r3, r0
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d017      	beq.n	800e79e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e76e:	f107 0308 	add.w	r3, r7, #8
 800e772:	461a      	mov	r2, r3
 800e774:	2100      	movs	r1, #0
 800e776:	6878      	ldr	r0, [r7, #4]
 800e778:	f000 fcc0 	bl	800f0fc <xQueueReceiveFromISR>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d001      	beq.n	800e786 <osSemaphoreWait+0x62>
      return osErrorOS;
 800e782:	23ff      	movs	r3, #255	@ 0xff
 800e784:	e015      	b.n	800e7b2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e786:	68bb      	ldr	r3, [r7, #8]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d011      	beq.n	800e7b0 <osSemaphoreWait+0x8c>
 800e78c:	4b0b      	ldr	r3, [pc, #44]	@ (800e7bc <osSemaphoreWait+0x98>)
 800e78e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e792:	601a      	str	r2, [r3, #0]
 800e794:	f3bf 8f4f 	dsb	sy
 800e798:	f3bf 8f6f 	isb	sy
 800e79c:	e008      	b.n	800e7b0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800e79e:	68f9      	ldr	r1, [r7, #12]
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f000 fb9b 	bl	800eedc <xQueueSemaphoreTake>
 800e7a6:	4603      	mov	r3, r0
 800e7a8:	2b01      	cmp	r3, #1
 800e7aa:	d001      	beq.n	800e7b0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800e7ac:	23ff      	movs	r3, #255	@ 0xff
 800e7ae:	e000      	b.n	800e7b2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800e7b0:	2300      	movs	r3, #0
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3710      	adds	r7, #16
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd80      	pop	{r7, pc}
 800e7ba:	bf00      	nop
 800e7bc:	e000ed04 	.word	0xe000ed04

0800e7c0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b084      	sub	sp, #16
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800e7d0:	f7ff feb9 	bl	800e546 <inHandlerMode>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d016      	beq.n	800e808 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e7da:	f107 0308 	add.w	r3, r7, #8
 800e7de:	4619      	mov	r1, r3
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f000 faeb 	bl	800edbc <xQueueGiveFromISR>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	2b01      	cmp	r3, #1
 800e7ea:	d001      	beq.n	800e7f0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800e7ec:	23ff      	movs	r3, #255	@ 0xff
 800e7ee:	e017      	b.n	800e820 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d013      	beq.n	800e81e <osSemaphoreRelease+0x5e>
 800e7f6:	4b0c      	ldr	r3, [pc, #48]	@ (800e828 <osSemaphoreRelease+0x68>)
 800e7f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e7fc:	601a      	str	r2, [r3, #0]
 800e7fe:	f3bf 8f4f 	dsb	sy
 800e802:	f3bf 8f6f 	isb	sy
 800e806:	e00a      	b.n	800e81e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800e808:	2300      	movs	r3, #0
 800e80a:	2200      	movs	r2, #0
 800e80c:	2100      	movs	r1, #0
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f000 f9d2 	bl	800ebb8 <xQueueGenericSend>
 800e814:	4603      	mov	r3, r0
 800e816:	2b01      	cmp	r3, #1
 800e818:	d001      	beq.n	800e81e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800e81a:	23ff      	movs	r3, #255	@ 0xff
 800e81c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800e81e:	68fb      	ldr	r3, [r7, #12]
}
 800e820:	4618      	mov	r0, r3
 800e822:	3710      	adds	r7, #16
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}
 800e828:	e000ed04 	.word	0xe000ed04

0800e82c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b082      	sub	sp, #8
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800e834:	f7ff fe87 	bl	800e546 <inHandlerMode>
 800e838:	4603      	mov	r3, r0
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d001      	beq.n	800e842 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800e83e:	2382      	movs	r3, #130	@ 0x82
 800e840:	e003      	b.n	800e84a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f000 fcdc 	bl	800f200 <vQueueDelete>

  return osOK; 
 800e848:	2300      	movs	r3, #0
}
 800e84a:	4618      	mov	r0, r3
 800e84c:	3708      	adds	r7, #8
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}

0800e852 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 800e852:	b580      	push	{r7, lr}
 800e854:	b082      	sub	sp, #8
 800e856:	af00      	add	r7, sp, #0
 800e858:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f001 f84c 	bl	800f8f8 <vTaskSuspend>
  
  return osOK;
 800e860:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 800e862:	4618      	mov	r0, r3
 800e864:	3708      	adds	r7, #8
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}

0800e86a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e86a:	b480      	push	{r7}
 800e86c:	b083      	sub	sp, #12
 800e86e:	af00      	add	r7, sp, #0
 800e870:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f103 0208 	add.w	r2, r3, #8
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f04f 32ff 	mov.w	r2, #4294967295
 800e882:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	f103 0208 	add.w	r2, r3, #8
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	f103 0208 	add.w	r2, r3, #8
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2200      	movs	r2, #0
 800e89c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e89e:	bf00      	nop
 800e8a0:	370c      	adds	r7, #12
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr

0800e8aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e8aa:	b480      	push	{r7}
 800e8ac:	b083      	sub	sp, #12
 800e8ae:	af00      	add	r7, sp, #0
 800e8b0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e8b8:	bf00      	nop
 800e8ba:	370c      	adds	r7, #12
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c2:	4770      	bx	lr

0800e8c4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e8c4:	b480      	push	{r7}
 800e8c6:	b085      	sub	sp, #20
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	685b      	ldr	r3, [r3, #4]
 800e8d2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	68fa      	ldr	r2, [r7, #12]
 800e8d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	689a      	ldr	r2, [r3, #8]
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	689b      	ldr	r3, [r3, #8]
 800e8e6:	683a      	ldr	r2, [r7, #0]
 800e8e8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	683a      	ldr	r2, [r7, #0]
 800e8ee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	687a      	ldr	r2, [r7, #4]
 800e8f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	1c5a      	adds	r2, r3, #1
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	601a      	str	r2, [r3, #0]
}
 800e900:	bf00      	nop
 800e902:	3714      	adds	r7, #20
 800e904:	46bd      	mov	sp, r7
 800e906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90a:	4770      	bx	lr

0800e90c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e90c:	b480      	push	{r7}
 800e90e:	b085      	sub	sp, #20
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
 800e914:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e922:	d103      	bne.n	800e92c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	691b      	ldr	r3, [r3, #16]
 800e928:	60fb      	str	r3, [r7, #12]
 800e92a:	e00c      	b.n	800e946 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	3308      	adds	r3, #8
 800e930:	60fb      	str	r3, [r7, #12]
 800e932:	e002      	b.n	800e93a <vListInsert+0x2e>
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	685b      	ldr	r3, [r3, #4]
 800e938:	60fb      	str	r3, [r7, #12]
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	685b      	ldr	r3, [r3, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	68ba      	ldr	r2, [r7, #8]
 800e942:	429a      	cmp	r2, r3
 800e944:	d2f6      	bcs.n	800e934 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	685a      	ldr	r2, [r3, #4]
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	685b      	ldr	r3, [r3, #4]
 800e952:	683a      	ldr	r2, [r7, #0]
 800e954:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	68fa      	ldr	r2, [r7, #12]
 800e95a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	683a      	ldr	r2, [r7, #0]
 800e960:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	687a      	ldr	r2, [r7, #4]
 800e966:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	1c5a      	adds	r2, r3, #1
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	601a      	str	r2, [r3, #0]
}
 800e972:	bf00      	nop
 800e974:	3714      	adds	r7, #20
 800e976:	46bd      	mov	sp, r7
 800e978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97c:	4770      	bx	lr

0800e97e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e97e:	b480      	push	{r7}
 800e980:	b085      	sub	sp, #20
 800e982:	af00      	add	r7, sp, #0
 800e984:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	691b      	ldr	r3, [r3, #16]
 800e98a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	685b      	ldr	r3, [r3, #4]
 800e990:	687a      	ldr	r2, [r7, #4]
 800e992:	6892      	ldr	r2, [r2, #8]
 800e994:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	689b      	ldr	r3, [r3, #8]
 800e99a:	687a      	ldr	r2, [r7, #4]
 800e99c:	6852      	ldr	r2, [r2, #4]
 800e99e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	687a      	ldr	r2, [r7, #4]
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	d103      	bne.n	800e9b2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	689a      	ldr	r2, [r3, #8]
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	1e5a      	subs	r2, r3, #1
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
}
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	3714      	adds	r7, #20
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d0:	4770      	bx	lr
	...

0800e9d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b084      	sub	sp, #16
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d10b      	bne.n	800ea00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e9e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9ec:	f383 8811 	msr	BASEPRI, r3
 800e9f0:	f3bf 8f6f 	isb	sy
 800e9f4:	f3bf 8f4f 	dsb	sy
 800e9f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e9fa:	bf00      	nop
 800e9fc:	bf00      	nop
 800e9fe:	e7fd      	b.n	800e9fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ea00:	f001 ff5a 	bl	80108b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	681a      	ldr	r2, [r3, #0]
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea0c:	68f9      	ldr	r1, [r7, #12]
 800ea0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ea10:	fb01 f303 	mul.w	r3, r1, r3
 800ea14:	441a      	add	r2, r3
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	681a      	ldr	r2, [r3, #0]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	681a      	ldr	r2, [r3, #0]
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea30:	3b01      	subs	r3, #1
 800ea32:	68f9      	ldr	r1, [r7, #12]
 800ea34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ea36:	fb01 f303 	mul.w	r3, r1, r3
 800ea3a:	441a      	add	r2, r3
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	22ff      	movs	r2, #255	@ 0xff
 800ea44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	22ff      	movs	r2, #255	@ 0xff
 800ea4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d114      	bne.n	800ea80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	691b      	ldr	r3, [r3, #16]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d01a      	beq.n	800ea94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	3310      	adds	r3, #16
 800ea62:	4618      	mov	r0, r3
 800ea64:	f001 fa2e 	bl	800fec4 <xTaskRemoveFromEventList>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d012      	beq.n	800ea94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ea6e:	4b0d      	ldr	r3, [pc, #52]	@ (800eaa4 <xQueueGenericReset+0xd0>)
 800ea70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea74:	601a      	str	r2, [r3, #0]
 800ea76:	f3bf 8f4f 	dsb	sy
 800ea7a:	f3bf 8f6f 	isb	sy
 800ea7e:	e009      	b.n	800ea94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	3310      	adds	r3, #16
 800ea84:	4618      	mov	r0, r3
 800ea86:	f7ff fef0 	bl	800e86a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	3324      	adds	r3, #36	@ 0x24
 800ea8e:	4618      	mov	r0, r3
 800ea90:	f7ff feeb 	bl	800e86a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ea94:	f001 ff42 	bl	801091c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ea98:	2301      	movs	r3, #1
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3710      	adds	r7, #16
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}
 800eaa2:	bf00      	nop
 800eaa4:	e000ed04 	.word	0xe000ed04

0800eaa8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b08a      	sub	sp, #40	@ 0x28
 800eaac:	af02      	add	r7, sp, #8
 800eaae:	60f8      	str	r0, [r7, #12]
 800eab0:	60b9      	str	r1, [r7, #8]
 800eab2:	4613      	mov	r3, r2
 800eab4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d10b      	bne.n	800ead4 <xQueueGenericCreate+0x2c>
	__asm volatile
 800eabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eac0:	f383 8811 	msr	BASEPRI, r3
 800eac4:	f3bf 8f6f 	isb	sy
 800eac8:	f3bf 8f4f 	dsb	sy
 800eacc:	613b      	str	r3, [r7, #16]
}
 800eace:	bf00      	nop
 800ead0:	bf00      	nop
 800ead2:	e7fd      	b.n	800ead0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	68ba      	ldr	r2, [r7, #8]
 800ead8:	fb02 f303 	mul.w	r3, r2, r3
 800eadc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800eade:	69fb      	ldr	r3, [r7, #28]
 800eae0:	3348      	adds	r3, #72	@ 0x48
 800eae2:	4618      	mov	r0, r3
 800eae4:	f002 f80a 	bl	8010afc <pvPortMalloc>
 800eae8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800eaea:	69bb      	ldr	r3, [r7, #24]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d00d      	beq.n	800eb0c <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800eaf0:	69bb      	ldr	r3, [r7, #24]
 800eaf2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eaf4:	697b      	ldr	r3, [r7, #20]
 800eaf6:	3348      	adds	r3, #72	@ 0x48
 800eaf8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eafa:	79fa      	ldrb	r2, [r7, #7]
 800eafc:	69bb      	ldr	r3, [r7, #24]
 800eafe:	9300      	str	r3, [sp, #0]
 800eb00:	4613      	mov	r3, r2
 800eb02:	697a      	ldr	r2, [r7, #20]
 800eb04:	68b9      	ldr	r1, [r7, #8]
 800eb06:	68f8      	ldr	r0, [r7, #12]
 800eb08:	f000 f805 	bl	800eb16 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800eb0c:	69bb      	ldr	r3, [r7, #24]
	}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3720      	adds	r7, #32
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}

0800eb16 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800eb16:	b580      	push	{r7, lr}
 800eb18:	b084      	sub	sp, #16
 800eb1a:	af00      	add	r7, sp, #0
 800eb1c:	60f8      	str	r0, [r7, #12]
 800eb1e:	60b9      	str	r1, [r7, #8]
 800eb20:	607a      	str	r2, [r7, #4]
 800eb22:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800eb24:	68bb      	ldr	r3, [r7, #8]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d103      	bne.n	800eb32 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800eb2a:	69bb      	ldr	r3, [r7, #24]
 800eb2c:	69ba      	ldr	r2, [r7, #24]
 800eb2e:	601a      	str	r2, [r3, #0]
 800eb30:	e002      	b.n	800eb38 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800eb32:	69bb      	ldr	r3, [r7, #24]
 800eb34:	687a      	ldr	r2, [r7, #4]
 800eb36:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800eb38:	69bb      	ldr	r3, [r7, #24]
 800eb3a:	68fa      	ldr	r2, [r7, #12]
 800eb3c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800eb3e:	69bb      	ldr	r3, [r7, #24]
 800eb40:	68ba      	ldr	r2, [r7, #8]
 800eb42:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800eb44:	2101      	movs	r1, #1
 800eb46:	69b8      	ldr	r0, [r7, #24]
 800eb48:	f7ff ff44 	bl	800e9d4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800eb4c:	bf00      	nop
 800eb4e:	3710      	adds	r7, #16
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b082      	sub	sp, #8
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d00e      	beq.n	800eb80 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2200      	movs	r2, #0
 800eb66:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	2200      	movs	r2, #0
 800eb72:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800eb74:	2300      	movs	r3, #0
 800eb76:	2200      	movs	r2, #0
 800eb78:	2100      	movs	r1, #0
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	f000 f81c 	bl	800ebb8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800eb80:	bf00      	nop
 800eb82:	3708      	adds	r7, #8
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}

0800eb88 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b086      	sub	sp, #24
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	4603      	mov	r3, r0
 800eb90:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800eb92:	2301      	movs	r3, #1
 800eb94:	617b      	str	r3, [r7, #20]
 800eb96:	2300      	movs	r3, #0
 800eb98:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800eb9a:	79fb      	ldrb	r3, [r7, #7]
 800eb9c:	461a      	mov	r2, r3
 800eb9e:	6939      	ldr	r1, [r7, #16]
 800eba0:	6978      	ldr	r0, [r7, #20]
 800eba2:	f7ff ff81 	bl	800eaa8 <xQueueGenericCreate>
 800eba6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800eba8:	68f8      	ldr	r0, [r7, #12]
 800ebaa:	f7ff ffd3 	bl	800eb54 <prvInitialiseMutex>

		return xNewQueue;
 800ebae:	68fb      	ldr	r3, [r7, #12]
	}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3718      	adds	r7, #24
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}

0800ebb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b08e      	sub	sp, #56	@ 0x38
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	60f8      	str	r0, [r7, #12]
 800ebc0:	60b9      	str	r1, [r7, #8]
 800ebc2:	607a      	str	r2, [r7, #4]
 800ebc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ebce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d10b      	bne.n	800ebec <xQueueGenericSend+0x34>
	__asm volatile
 800ebd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebd8:	f383 8811 	msr	BASEPRI, r3
 800ebdc:	f3bf 8f6f 	isb	sy
 800ebe0:	f3bf 8f4f 	dsb	sy
 800ebe4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ebe6:	bf00      	nop
 800ebe8:	bf00      	nop
 800ebea:	e7fd      	b.n	800ebe8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ebec:	68bb      	ldr	r3, [r7, #8]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d103      	bne.n	800ebfa <xQueueGenericSend+0x42>
 800ebf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d101      	bne.n	800ebfe <xQueueGenericSend+0x46>
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	e000      	b.n	800ec00 <xQueueGenericSend+0x48>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d10b      	bne.n	800ec1c <xQueueGenericSend+0x64>
	__asm volatile
 800ec04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec08:	f383 8811 	msr	BASEPRI, r3
 800ec0c:	f3bf 8f6f 	isb	sy
 800ec10:	f3bf 8f4f 	dsb	sy
 800ec14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ec16:	bf00      	nop
 800ec18:	bf00      	nop
 800ec1a:	e7fd      	b.n	800ec18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	2b02      	cmp	r3, #2
 800ec20:	d103      	bne.n	800ec2a <xQueueGenericSend+0x72>
 800ec22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec26:	2b01      	cmp	r3, #1
 800ec28:	d101      	bne.n	800ec2e <xQueueGenericSend+0x76>
 800ec2a:	2301      	movs	r3, #1
 800ec2c:	e000      	b.n	800ec30 <xQueueGenericSend+0x78>
 800ec2e:	2300      	movs	r3, #0
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d10b      	bne.n	800ec4c <xQueueGenericSend+0x94>
	__asm volatile
 800ec34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec38:	f383 8811 	msr	BASEPRI, r3
 800ec3c:	f3bf 8f6f 	isb	sy
 800ec40:	f3bf 8f4f 	dsb	sy
 800ec44:	623b      	str	r3, [r7, #32]
}
 800ec46:	bf00      	nop
 800ec48:	bf00      	nop
 800ec4a:	e7fd      	b.n	800ec48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ec4c:	f001 fae0 	bl	8010210 <xTaskGetSchedulerState>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d102      	bne.n	800ec5c <xQueueGenericSend+0xa4>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d101      	bne.n	800ec60 <xQueueGenericSend+0xa8>
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	e000      	b.n	800ec62 <xQueueGenericSend+0xaa>
 800ec60:	2300      	movs	r3, #0
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d10b      	bne.n	800ec7e <xQueueGenericSend+0xc6>
	__asm volatile
 800ec66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec6a:	f383 8811 	msr	BASEPRI, r3
 800ec6e:	f3bf 8f6f 	isb	sy
 800ec72:	f3bf 8f4f 	dsb	sy
 800ec76:	61fb      	str	r3, [r7, #28]
}
 800ec78:	bf00      	nop
 800ec7a:	bf00      	nop
 800ec7c:	e7fd      	b.n	800ec7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ec7e:	f001 fe1b 	bl	80108b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ec82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec8a:	429a      	cmp	r2, r3
 800ec8c:	d302      	bcc.n	800ec94 <xQueueGenericSend+0xdc>
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	2b02      	cmp	r3, #2
 800ec92:	d129      	bne.n	800ece8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ec94:	683a      	ldr	r2, [r7, #0]
 800ec96:	68b9      	ldr	r1, [r7, #8]
 800ec98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ec9a:	f000 fae8 	bl	800f26e <prvCopyDataToQueue>
 800ec9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d010      	beq.n	800ecca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecaa:	3324      	adds	r3, #36	@ 0x24
 800ecac:	4618      	mov	r0, r3
 800ecae:	f001 f909 	bl	800fec4 <xTaskRemoveFromEventList>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d013      	beq.n	800ece0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ecb8:	4b3f      	ldr	r3, [pc, #252]	@ (800edb8 <xQueueGenericSend+0x200>)
 800ecba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ecbe:	601a      	str	r2, [r3, #0]
 800ecc0:	f3bf 8f4f 	dsb	sy
 800ecc4:	f3bf 8f6f 	isb	sy
 800ecc8:	e00a      	b.n	800ece0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ecca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d007      	beq.n	800ece0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ecd0:	4b39      	ldr	r3, [pc, #228]	@ (800edb8 <xQueueGenericSend+0x200>)
 800ecd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ecd6:	601a      	str	r2, [r3, #0]
 800ecd8:	f3bf 8f4f 	dsb	sy
 800ecdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ece0:	f001 fe1c 	bl	801091c <vPortExitCritical>
				return pdPASS;
 800ece4:	2301      	movs	r3, #1
 800ece6:	e063      	b.n	800edb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d103      	bne.n	800ecf6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ecee:	f001 fe15 	bl	801091c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	e05c      	b.n	800edb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ecf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d106      	bne.n	800ed0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ecfc:	f107 0314 	add.w	r3, r7, #20
 800ed00:	4618      	mov	r0, r3
 800ed02:	f001 f943 	bl	800ff8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ed06:	2301      	movs	r3, #1
 800ed08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ed0a:	f001 fe07 	bl	801091c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ed0e:	f000 fed9 	bl	800fac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ed12:	f001 fdd1 	bl	80108b8 <vPortEnterCritical>
 800ed16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ed1c:	b25b      	sxtb	r3, r3
 800ed1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed22:	d103      	bne.n	800ed2c <xQueueGenericSend+0x174>
 800ed24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed26:	2200      	movs	r2, #0
 800ed28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ed2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed32:	b25b      	sxtb	r3, r3
 800ed34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed38:	d103      	bne.n	800ed42 <xQueueGenericSend+0x18a>
 800ed3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ed42:	f001 fdeb 	bl	801091c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ed46:	1d3a      	adds	r2, r7, #4
 800ed48:	f107 0314 	add.w	r3, r7, #20
 800ed4c:	4611      	mov	r1, r2
 800ed4e:	4618      	mov	r0, r3
 800ed50:	f001 f932 	bl	800ffb8 <xTaskCheckForTimeOut>
 800ed54:	4603      	mov	r3, r0
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d124      	bne.n	800eda4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ed5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ed5c:	f000 fb7f 	bl	800f45e <prvIsQueueFull>
 800ed60:	4603      	mov	r3, r0
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d018      	beq.n	800ed98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ed66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed68:	3310      	adds	r3, #16
 800ed6a:	687a      	ldr	r2, [r7, #4]
 800ed6c:	4611      	mov	r1, r2
 800ed6e:	4618      	mov	r0, r3
 800ed70:	f001 f882 	bl	800fe78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ed74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ed76:	f000 fb0a 	bl	800f38e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ed7a:	f000 feb1 	bl	800fae0 <xTaskResumeAll>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	f47f af7c 	bne.w	800ec7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ed86:	4b0c      	ldr	r3, [pc, #48]	@ (800edb8 <xQueueGenericSend+0x200>)
 800ed88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed8c:	601a      	str	r2, [r3, #0]
 800ed8e:	f3bf 8f4f 	dsb	sy
 800ed92:	f3bf 8f6f 	isb	sy
 800ed96:	e772      	b.n	800ec7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ed98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ed9a:	f000 faf8 	bl	800f38e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ed9e:	f000 fe9f 	bl	800fae0 <xTaskResumeAll>
 800eda2:	e76c      	b.n	800ec7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800eda4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eda6:	f000 faf2 	bl	800f38e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800edaa:	f000 fe99 	bl	800fae0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800edae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3738      	adds	r7, #56	@ 0x38
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}
 800edb8:	e000ed04 	.word	0xe000ed04

0800edbc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b08e      	sub	sp, #56	@ 0x38
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
 800edc4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800edca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d10b      	bne.n	800ede8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800edd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edd4:	f383 8811 	msr	BASEPRI, r3
 800edd8:	f3bf 8f6f 	isb	sy
 800eddc:	f3bf 8f4f 	dsb	sy
 800ede0:	623b      	str	r3, [r7, #32]
}
 800ede2:	bf00      	nop
 800ede4:	bf00      	nop
 800ede6:	e7fd      	b.n	800ede4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ede8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800edec:	2b00      	cmp	r3, #0
 800edee:	d00b      	beq.n	800ee08 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800edf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edf4:	f383 8811 	msr	BASEPRI, r3
 800edf8:	f3bf 8f6f 	isb	sy
 800edfc:	f3bf 8f4f 	dsb	sy
 800ee00:	61fb      	str	r3, [r7, #28]
}
 800ee02:	bf00      	nop
 800ee04:	bf00      	nop
 800ee06:	e7fd      	b.n	800ee04 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ee08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d103      	bne.n	800ee18 <xQueueGiveFromISR+0x5c>
 800ee10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee12:	689b      	ldr	r3, [r3, #8]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d101      	bne.n	800ee1c <xQueueGiveFromISR+0x60>
 800ee18:	2301      	movs	r3, #1
 800ee1a:	e000      	b.n	800ee1e <xQueueGiveFromISR+0x62>
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d10b      	bne.n	800ee3a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800ee22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee26:	f383 8811 	msr	BASEPRI, r3
 800ee2a:	f3bf 8f6f 	isb	sy
 800ee2e:	f3bf 8f4f 	dsb	sy
 800ee32:	61bb      	str	r3, [r7, #24]
}
 800ee34:	bf00      	nop
 800ee36:	bf00      	nop
 800ee38:	e7fd      	b.n	800ee36 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ee3a:	f001 fe1d 	bl	8010a78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ee3e:	f3ef 8211 	mrs	r2, BASEPRI
 800ee42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee46:	f383 8811 	msr	BASEPRI, r3
 800ee4a:	f3bf 8f6f 	isb	sy
 800ee4e:	f3bf 8f4f 	dsb	sy
 800ee52:	617a      	str	r2, [r7, #20]
 800ee54:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ee56:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ee58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ee5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee5e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ee60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d22b      	bcs.n	800eec2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ee6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ee70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ee74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee76:	1c5a      	adds	r2, r3, #1
 800ee78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee7a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ee7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ee80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee84:	d112      	bne.n	800eeac <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ee86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d016      	beq.n	800eebc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ee8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee90:	3324      	adds	r3, #36	@ 0x24
 800ee92:	4618      	mov	r0, r3
 800ee94:	f001 f816 	bl	800fec4 <xTaskRemoveFromEventList>
 800ee98:	4603      	mov	r3, r0
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d00e      	beq.n	800eebc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ee9e:	683b      	ldr	r3, [r7, #0]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d00b      	beq.n	800eebc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	2201      	movs	r2, #1
 800eea8:	601a      	str	r2, [r3, #0]
 800eeaa:	e007      	b.n	800eebc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800eeac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	b2db      	uxtb	r3, r3
 800eeb4:	b25a      	sxtb	r2, r3
 800eeb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800eebc:	2301      	movs	r3, #1
 800eebe:	637b      	str	r3, [r7, #52]	@ 0x34
 800eec0:	e001      	b.n	800eec6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800eec2:	2300      	movs	r3, #0
 800eec4:	637b      	str	r3, [r7, #52]	@ 0x34
 800eec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eec8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800eed0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3738      	adds	r7, #56	@ 0x38
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}

0800eedc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b08e      	sub	sp, #56	@ 0x38
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
 800eee4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800eee6:	2300      	movs	r3, #0
 800eee8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800eeee:	2300      	movs	r3, #0
 800eef0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800eef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d10b      	bne.n	800ef10 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800eef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eefc:	f383 8811 	msr	BASEPRI, r3
 800ef00:	f3bf 8f6f 	isb	sy
 800ef04:	f3bf 8f4f 	dsb	sy
 800ef08:	623b      	str	r3, [r7, #32]
}
 800ef0a:	bf00      	nop
 800ef0c:	bf00      	nop
 800ef0e:	e7fd      	b.n	800ef0c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ef10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d00b      	beq.n	800ef30 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800ef18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef1c:	f383 8811 	msr	BASEPRI, r3
 800ef20:	f3bf 8f6f 	isb	sy
 800ef24:	f3bf 8f4f 	dsb	sy
 800ef28:	61fb      	str	r3, [r7, #28]
}
 800ef2a:	bf00      	nop
 800ef2c:	bf00      	nop
 800ef2e:	e7fd      	b.n	800ef2c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ef30:	f001 f96e 	bl	8010210 <xTaskGetSchedulerState>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d102      	bne.n	800ef40 <xQueueSemaphoreTake+0x64>
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d101      	bne.n	800ef44 <xQueueSemaphoreTake+0x68>
 800ef40:	2301      	movs	r3, #1
 800ef42:	e000      	b.n	800ef46 <xQueueSemaphoreTake+0x6a>
 800ef44:	2300      	movs	r3, #0
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d10b      	bne.n	800ef62 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800ef4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef4e:	f383 8811 	msr	BASEPRI, r3
 800ef52:	f3bf 8f6f 	isb	sy
 800ef56:	f3bf 8f4f 	dsb	sy
 800ef5a:	61bb      	str	r3, [r7, #24]
}
 800ef5c:	bf00      	nop
 800ef5e:	bf00      	nop
 800ef60:	e7fd      	b.n	800ef5e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ef62:	f001 fca9 	bl	80108b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ef66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef6a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ef6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d024      	beq.n	800efbc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ef72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef74:	1e5a      	subs	r2, r3, #1
 800ef76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef78:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ef7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d104      	bne.n	800ef8c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ef82:	f001 faf1 	bl	8010568 <pvTaskIncrementMutexHeldCount>
 800ef86:	4602      	mov	r2, r0
 800ef88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef8a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ef8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef8e:	691b      	ldr	r3, [r3, #16]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d00f      	beq.n	800efb4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ef94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef96:	3310      	adds	r3, #16
 800ef98:	4618      	mov	r0, r3
 800ef9a:	f000 ff93 	bl	800fec4 <xTaskRemoveFromEventList>
 800ef9e:	4603      	mov	r3, r0
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d007      	beq.n	800efb4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800efa4:	4b54      	ldr	r3, [pc, #336]	@ (800f0f8 <xQueueSemaphoreTake+0x21c>)
 800efa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800efaa:	601a      	str	r2, [r3, #0]
 800efac:	f3bf 8f4f 	dsb	sy
 800efb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800efb4:	f001 fcb2 	bl	801091c <vPortExitCritical>
				return pdPASS;
 800efb8:	2301      	movs	r3, #1
 800efba:	e098      	b.n	800f0ee <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d112      	bne.n	800efe8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800efc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d00b      	beq.n	800efe0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800efc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efcc:	f383 8811 	msr	BASEPRI, r3
 800efd0:	f3bf 8f6f 	isb	sy
 800efd4:	f3bf 8f4f 	dsb	sy
 800efd8:	617b      	str	r3, [r7, #20]
}
 800efda:	bf00      	nop
 800efdc:	bf00      	nop
 800efde:	e7fd      	b.n	800efdc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800efe0:	f001 fc9c 	bl	801091c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800efe4:	2300      	movs	r3, #0
 800efe6:	e082      	b.n	800f0ee <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800efe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efea:	2b00      	cmp	r3, #0
 800efec:	d106      	bne.n	800effc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800efee:	f107 030c 	add.w	r3, r7, #12
 800eff2:	4618      	mov	r0, r3
 800eff4:	f000 ffca 	bl	800ff8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800eff8:	2301      	movs	r3, #1
 800effa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800effc:	f001 fc8e 	bl	801091c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f000:	f000 fd60 	bl	800fac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f004:	f001 fc58 	bl	80108b8 <vPortEnterCritical>
 800f008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f00a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f00e:	b25b      	sxtb	r3, r3
 800f010:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f014:	d103      	bne.n	800f01e <xQueueSemaphoreTake+0x142>
 800f016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f018:	2200      	movs	r2, #0
 800f01a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f020:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f024:	b25b      	sxtb	r3, r3
 800f026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f02a:	d103      	bne.n	800f034 <xQueueSemaphoreTake+0x158>
 800f02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f02e:	2200      	movs	r2, #0
 800f030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f034:	f001 fc72 	bl	801091c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f038:	463a      	mov	r2, r7
 800f03a:	f107 030c 	add.w	r3, r7, #12
 800f03e:	4611      	mov	r1, r2
 800f040:	4618      	mov	r0, r3
 800f042:	f000 ffb9 	bl	800ffb8 <xTaskCheckForTimeOut>
 800f046:	4603      	mov	r3, r0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d132      	bne.n	800f0b2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f04c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f04e:	f000 f9f0 	bl	800f432 <prvIsQueueEmpty>
 800f052:	4603      	mov	r3, r0
 800f054:	2b00      	cmp	r3, #0
 800f056:	d026      	beq.n	800f0a6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d109      	bne.n	800f074 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f060:	f001 fc2a 	bl	80108b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f066:	689b      	ldr	r3, [r3, #8]
 800f068:	4618      	mov	r0, r3
 800f06a:	f001 f8ef 	bl	801024c <xTaskPriorityInherit>
 800f06e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f070:	f001 fc54 	bl	801091c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f076:	3324      	adds	r3, #36	@ 0x24
 800f078:	683a      	ldr	r2, [r7, #0]
 800f07a:	4611      	mov	r1, r2
 800f07c:	4618      	mov	r0, r3
 800f07e:	f000 fefb 	bl	800fe78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f082:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f084:	f000 f983 	bl	800f38e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f088:	f000 fd2a 	bl	800fae0 <xTaskResumeAll>
 800f08c:	4603      	mov	r3, r0
 800f08e:	2b00      	cmp	r3, #0
 800f090:	f47f af67 	bne.w	800ef62 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f094:	4b18      	ldr	r3, [pc, #96]	@ (800f0f8 <xQueueSemaphoreTake+0x21c>)
 800f096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f09a:	601a      	str	r2, [r3, #0]
 800f09c:	f3bf 8f4f 	dsb	sy
 800f0a0:	f3bf 8f6f 	isb	sy
 800f0a4:	e75d      	b.n	800ef62 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f0a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f0a8:	f000 f971 	bl	800f38e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f0ac:	f000 fd18 	bl	800fae0 <xTaskResumeAll>
 800f0b0:	e757      	b.n	800ef62 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f0b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f0b4:	f000 f96b 	bl	800f38e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f0b8:	f000 fd12 	bl	800fae0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f0bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f0be:	f000 f9b8 	bl	800f432 <prvIsQueueEmpty>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	f43f af4c 	beq.w	800ef62 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d00d      	beq.n	800f0ec <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f0d0:	f001 fbf2 	bl	80108b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f0d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f0d6:	f000 f8b2 	bl	800f23e <prvGetDisinheritPriorityAfterTimeout>
 800f0da:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0de:	689b      	ldr	r3, [r3, #8]
 800f0e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	f001 f9b0 	bl	8010448 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f0e8:	f001 fc18 	bl	801091c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f0ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3738      	adds	r7, #56	@ 0x38
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop
 800f0f8:	e000ed04 	.word	0xe000ed04

0800f0fc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f0fc:	b580      	push	{r7, lr}
 800f0fe:	b08e      	sub	sp, #56	@ 0x38
 800f100:	af00      	add	r7, sp, #0
 800f102:	60f8      	str	r0, [r7, #12]
 800f104:	60b9      	str	r1, [r7, #8]
 800f106:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d10b      	bne.n	800f12a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f116:	f383 8811 	msr	BASEPRI, r3
 800f11a:	f3bf 8f6f 	isb	sy
 800f11e:	f3bf 8f4f 	dsb	sy
 800f122:	623b      	str	r3, [r7, #32]
}
 800f124:	bf00      	nop
 800f126:	bf00      	nop
 800f128:	e7fd      	b.n	800f126 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f12a:	68bb      	ldr	r3, [r7, #8]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d103      	bne.n	800f138 <xQueueReceiveFromISR+0x3c>
 800f130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f134:	2b00      	cmp	r3, #0
 800f136:	d101      	bne.n	800f13c <xQueueReceiveFromISR+0x40>
 800f138:	2301      	movs	r3, #1
 800f13a:	e000      	b.n	800f13e <xQueueReceiveFromISR+0x42>
 800f13c:	2300      	movs	r3, #0
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d10b      	bne.n	800f15a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f146:	f383 8811 	msr	BASEPRI, r3
 800f14a:	f3bf 8f6f 	isb	sy
 800f14e:	f3bf 8f4f 	dsb	sy
 800f152:	61fb      	str	r3, [r7, #28]
}
 800f154:	bf00      	nop
 800f156:	bf00      	nop
 800f158:	e7fd      	b.n	800f156 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f15a:	f001 fc8d 	bl	8010a78 <vPortValidateInterruptPriority>
	__asm volatile
 800f15e:	f3ef 8211 	mrs	r2, BASEPRI
 800f162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f166:	f383 8811 	msr	BASEPRI, r3
 800f16a:	f3bf 8f6f 	isb	sy
 800f16e:	f3bf 8f4f 	dsb	sy
 800f172:	61ba      	str	r2, [r7, #24]
 800f174:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f176:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f178:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f17c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f17e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f182:	2b00      	cmp	r3, #0
 800f184:	d02f      	beq.n	800f1e6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f188:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f18c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f190:	68b9      	ldr	r1, [r7, #8]
 800f192:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f194:	f000 f8d5 	bl	800f342 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f19a:	1e5a      	subs	r2, r3, #1
 800f19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f19e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f1a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1a8:	d112      	bne.n	800f1d0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ac:	691b      	ldr	r3, [r3, #16]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d016      	beq.n	800f1e0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1b4:	3310      	adds	r3, #16
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	f000 fe84 	bl	800fec4 <xTaskRemoveFromEventList>
 800f1bc:	4603      	mov	r3, r0
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d00e      	beq.n	800f1e0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d00b      	beq.n	800f1e0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2201      	movs	r2, #1
 800f1cc:	601a      	str	r2, [r3, #0]
 800f1ce:	e007      	b.n	800f1e0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f1d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	b2db      	uxtb	r3, r3
 800f1d8:	b25a      	sxtb	r2, r3
 800f1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f1e0:	2301      	movs	r3, #1
 800f1e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1e4:	e001      	b.n	800f1ea <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1ec:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f1ee:	693b      	ldr	r3, [r7, #16]
 800f1f0:	f383 8811 	msr	BASEPRI, r3
}
 800f1f4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f1f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	3738      	adds	r7, #56	@ 0x38
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	bd80      	pop	{r7, pc}

0800f200 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f200:	b580      	push	{r7, lr}
 800f202:	b084      	sub	sp, #16
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d10b      	bne.n	800f22a <vQueueDelete+0x2a>
	__asm volatile
 800f212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f216:	f383 8811 	msr	BASEPRI, r3
 800f21a:	f3bf 8f6f 	isb	sy
 800f21e:	f3bf 8f4f 	dsb	sy
 800f222:	60bb      	str	r3, [r7, #8]
}
 800f224:	bf00      	nop
 800f226:	bf00      	nop
 800f228:	e7fd      	b.n	800f226 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f22a:	68f8      	ldr	r0, [r7, #12]
 800f22c:	f000 f930 	bl	800f490 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 800f230:	68f8      	ldr	r0, [r7, #12]
 800f232:	f001 fd31 	bl	8010c98 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f236:	bf00      	nop
 800f238:	3710      	adds	r7, #16
 800f23a:	46bd      	mov	sp, r7
 800f23c:	bd80      	pop	{r7, pc}

0800f23e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f23e:	b480      	push	{r7}
 800f240:	b085      	sub	sp, #20
 800f242:	af00      	add	r7, sp, #0
 800f244:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d006      	beq.n	800f25c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	f1c3 0307 	rsb	r3, r3, #7
 800f258:	60fb      	str	r3, [r7, #12]
 800f25a:	e001      	b.n	800f260 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f25c:	2300      	movs	r3, #0
 800f25e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f260:	68fb      	ldr	r3, [r7, #12]
	}
 800f262:	4618      	mov	r0, r3
 800f264:	3714      	adds	r7, #20
 800f266:	46bd      	mov	sp, r7
 800f268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f26c:	4770      	bx	lr

0800f26e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f26e:	b580      	push	{r7, lr}
 800f270:	b086      	sub	sp, #24
 800f272:	af00      	add	r7, sp, #0
 800f274:	60f8      	str	r0, [r7, #12]
 800f276:	60b9      	str	r1, [r7, #8]
 800f278:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f27a:	2300      	movs	r3, #0
 800f27c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f282:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d10d      	bne.n	800f2a8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d14d      	bne.n	800f330 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	689b      	ldr	r3, [r3, #8]
 800f298:	4618      	mov	r0, r3
 800f29a:	f001 f84d 	bl	8010338 <xTaskPriorityDisinherit>
 800f29e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	609a      	str	r2, [r3, #8]
 800f2a6:	e043      	b.n	800f330 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d119      	bne.n	800f2e2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	6858      	ldr	r0, [r3, #4]
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2b6:	461a      	mov	r2, r3
 800f2b8:	68b9      	ldr	r1, [r7, #8]
 800f2ba:	f002 feac 	bl	8012016 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	685a      	ldr	r2, [r3, #4]
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2c6:	441a      	add	r2, r3
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	689b      	ldr	r3, [r3, #8]
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d32b      	bcc.n	800f330 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	681a      	ldr	r2, [r3, #0]
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	605a      	str	r2, [r3, #4]
 800f2e0:	e026      	b.n	800f330 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	68d8      	ldr	r0, [r3, #12]
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	68b9      	ldr	r1, [r7, #8]
 800f2ee:	f002 fe92 	bl	8012016 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	68da      	ldr	r2, [r3, #12]
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2fa:	425b      	negs	r3, r3
 800f2fc:	441a      	add	r2, r3
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	68da      	ldr	r2, [r3, #12]
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	429a      	cmp	r2, r3
 800f30c:	d207      	bcs.n	800f31e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	689a      	ldr	r2, [r3, #8]
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f316:	425b      	negs	r3, r3
 800f318:	441a      	add	r2, r3
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	2b02      	cmp	r3, #2
 800f322:	d105      	bne.n	800f330 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f324:	693b      	ldr	r3, [r7, #16]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d002      	beq.n	800f330 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f32a:	693b      	ldr	r3, [r7, #16]
 800f32c:	3b01      	subs	r3, #1
 800f32e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f330:	693b      	ldr	r3, [r7, #16]
 800f332:	1c5a      	adds	r2, r3, #1
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f338:	697b      	ldr	r3, [r7, #20]
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3718      	adds	r7, #24
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}

0800f342 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f342:	b580      	push	{r7, lr}
 800f344:	b082      	sub	sp, #8
 800f346:	af00      	add	r7, sp, #0
 800f348:	6078      	str	r0, [r7, #4]
 800f34a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f350:	2b00      	cmp	r3, #0
 800f352:	d018      	beq.n	800f386 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	68da      	ldr	r2, [r3, #12]
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f35c:	441a      	add	r2, r3
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	68da      	ldr	r2, [r3, #12]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	689b      	ldr	r3, [r3, #8]
 800f36a:	429a      	cmp	r2, r3
 800f36c:	d303      	bcc.n	800f376 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681a      	ldr	r2, [r3, #0]
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	68d9      	ldr	r1, [r3, #12]
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f37e:	461a      	mov	r2, r3
 800f380:	6838      	ldr	r0, [r7, #0]
 800f382:	f002 fe48 	bl	8012016 <memcpy>
	}
}
 800f386:	bf00      	nop
 800f388:	3708      	adds	r7, #8
 800f38a:	46bd      	mov	sp, r7
 800f38c:	bd80      	pop	{r7, pc}

0800f38e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f38e:	b580      	push	{r7, lr}
 800f390:	b084      	sub	sp, #16
 800f392:	af00      	add	r7, sp, #0
 800f394:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f396:	f001 fa8f 	bl	80108b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f3a0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f3a2:	e011      	b.n	800f3c8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d012      	beq.n	800f3d2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	3324      	adds	r3, #36	@ 0x24
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f000 fd87 	bl	800fec4 <xTaskRemoveFromEventList>
 800f3b6:	4603      	mov	r3, r0
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d001      	beq.n	800f3c0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f3bc:	f000 fe60 	bl	8010080 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f3c0:	7bfb      	ldrb	r3, [r7, #15]
 800f3c2:	3b01      	subs	r3, #1
 800f3c4:	b2db      	uxtb	r3, r3
 800f3c6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f3c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	dce9      	bgt.n	800f3a4 <prvUnlockQueue+0x16>
 800f3d0:	e000      	b.n	800f3d4 <prvUnlockQueue+0x46>
					break;
 800f3d2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	22ff      	movs	r2, #255	@ 0xff
 800f3d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f3dc:	f001 fa9e 	bl	801091c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f3e0:	f001 fa6a 	bl	80108b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f3ea:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f3ec:	e011      	b.n	800f412 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	691b      	ldr	r3, [r3, #16]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d012      	beq.n	800f41c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	3310      	adds	r3, #16
 800f3fa:	4618      	mov	r0, r3
 800f3fc:	f000 fd62 	bl	800fec4 <xTaskRemoveFromEventList>
 800f400:	4603      	mov	r3, r0
 800f402:	2b00      	cmp	r3, #0
 800f404:	d001      	beq.n	800f40a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f406:	f000 fe3b 	bl	8010080 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f40a:	7bbb      	ldrb	r3, [r7, #14]
 800f40c:	3b01      	subs	r3, #1
 800f40e:	b2db      	uxtb	r3, r3
 800f410:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f412:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f416:	2b00      	cmp	r3, #0
 800f418:	dce9      	bgt.n	800f3ee <prvUnlockQueue+0x60>
 800f41a:	e000      	b.n	800f41e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f41c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	22ff      	movs	r2, #255	@ 0xff
 800f422:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f426:	f001 fa79 	bl	801091c <vPortExitCritical>
}
 800f42a:	bf00      	nop
 800f42c:	3710      	adds	r7, #16
 800f42e:	46bd      	mov	sp, r7
 800f430:	bd80      	pop	{r7, pc}

0800f432 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f432:	b580      	push	{r7, lr}
 800f434:	b084      	sub	sp, #16
 800f436:	af00      	add	r7, sp, #0
 800f438:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f43a:	f001 fa3d 	bl	80108b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f442:	2b00      	cmp	r3, #0
 800f444:	d102      	bne.n	800f44c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f446:	2301      	movs	r3, #1
 800f448:	60fb      	str	r3, [r7, #12]
 800f44a:	e001      	b.n	800f450 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f44c:	2300      	movs	r3, #0
 800f44e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f450:	f001 fa64 	bl	801091c <vPortExitCritical>

	return xReturn;
 800f454:	68fb      	ldr	r3, [r7, #12]
}
 800f456:	4618      	mov	r0, r3
 800f458:	3710      	adds	r7, #16
 800f45a:	46bd      	mov	sp, r7
 800f45c:	bd80      	pop	{r7, pc}

0800f45e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f45e:	b580      	push	{r7, lr}
 800f460:	b084      	sub	sp, #16
 800f462:	af00      	add	r7, sp, #0
 800f464:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f466:	f001 fa27 	bl	80108b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f472:	429a      	cmp	r2, r3
 800f474:	d102      	bne.n	800f47c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f476:	2301      	movs	r3, #1
 800f478:	60fb      	str	r3, [r7, #12]
 800f47a:	e001      	b.n	800f480 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f47c:	2300      	movs	r3, #0
 800f47e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f480:	f001 fa4c 	bl	801091c <vPortExitCritical>

	return xReturn;
 800f484:	68fb      	ldr	r3, [r7, #12]
}
 800f486:	4618      	mov	r0, r3
 800f488:	3710      	adds	r7, #16
 800f48a:	46bd      	mov	sp, r7
 800f48c:	bd80      	pop	{r7, pc}
	...

0800f490 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f490:	b480      	push	{r7}
 800f492:	b085      	sub	sp, #20
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f498:	2300      	movs	r3, #0
 800f49a:	60fb      	str	r3, [r7, #12]
 800f49c:	e016      	b.n	800f4cc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f49e:	4a10      	ldr	r2, [pc, #64]	@ (800f4e0 <vQueueUnregisterQueue+0x50>)
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	00db      	lsls	r3, r3, #3
 800f4a4:	4413      	add	r3, r2
 800f4a6:	685b      	ldr	r3, [r3, #4]
 800f4a8:	687a      	ldr	r2, [r7, #4]
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d10b      	bne.n	800f4c6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f4ae:	4a0c      	ldr	r2, [pc, #48]	@ (800f4e0 <vQueueUnregisterQueue+0x50>)
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	2100      	movs	r1, #0
 800f4b4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f4b8:	4a09      	ldr	r2, [pc, #36]	@ (800f4e0 <vQueueUnregisterQueue+0x50>)
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	00db      	lsls	r3, r3, #3
 800f4be:	4413      	add	r3, r2
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	605a      	str	r2, [r3, #4]
				break;
 800f4c4:	e006      	b.n	800f4d4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	3301      	adds	r3, #1
 800f4ca:	60fb      	str	r3, [r7, #12]
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	2b07      	cmp	r3, #7
 800f4d0:	d9e5      	bls.n	800f49e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f4d2:	bf00      	nop
 800f4d4:	bf00      	nop
 800f4d6:	3714      	adds	r7, #20
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4de:	4770      	bx	lr
 800f4e0:	2000147c 	.word	0x2000147c

0800f4e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b08c      	sub	sp, #48	@ 0x30
 800f4e8:	af04      	add	r7, sp, #16
 800f4ea:	60f8      	str	r0, [r7, #12]
 800f4ec:	60b9      	str	r1, [r7, #8]
 800f4ee:	603b      	str	r3, [r7, #0]
 800f4f0:	4613      	mov	r3, r2
 800f4f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f4f4:	88fb      	ldrh	r3, [r7, #6]
 800f4f6:	009b      	lsls	r3, r3, #2
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	f001 faff 	bl	8010afc <pvPortMalloc>
 800f4fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f500:	697b      	ldr	r3, [r7, #20]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d00e      	beq.n	800f524 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f506:	20a0      	movs	r0, #160	@ 0xa0
 800f508:	f001 faf8 	bl	8010afc <pvPortMalloc>
 800f50c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f50e:	69fb      	ldr	r3, [r7, #28]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d003      	beq.n	800f51c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f514:	69fb      	ldr	r3, [r7, #28]
 800f516:	697a      	ldr	r2, [r7, #20]
 800f518:	631a      	str	r2, [r3, #48]	@ 0x30
 800f51a:	e005      	b.n	800f528 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f51c:	6978      	ldr	r0, [r7, #20]
 800f51e:	f001 fbbb 	bl	8010c98 <vPortFree>
 800f522:	e001      	b.n	800f528 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f524:	2300      	movs	r3, #0
 800f526:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f528:	69fb      	ldr	r3, [r7, #28]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d013      	beq.n	800f556 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f52e:	88fa      	ldrh	r2, [r7, #6]
 800f530:	2300      	movs	r3, #0
 800f532:	9303      	str	r3, [sp, #12]
 800f534:	69fb      	ldr	r3, [r7, #28]
 800f536:	9302      	str	r3, [sp, #8]
 800f538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f53a:	9301      	str	r3, [sp, #4]
 800f53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f53e:	9300      	str	r3, [sp, #0]
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	68b9      	ldr	r1, [r7, #8]
 800f544:	68f8      	ldr	r0, [r7, #12]
 800f546:	f000 f80f 	bl	800f568 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f54a:	69f8      	ldr	r0, [r7, #28]
 800f54c:	f000 f8b4 	bl	800f6b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f550:	2301      	movs	r3, #1
 800f552:	61bb      	str	r3, [r7, #24]
 800f554:	e002      	b.n	800f55c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f556:	f04f 33ff 	mov.w	r3, #4294967295
 800f55a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f55c:	69bb      	ldr	r3, [r7, #24]
	}
 800f55e:	4618      	mov	r0, r3
 800f560:	3720      	adds	r7, #32
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}
	...

0800f568 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b088      	sub	sp, #32
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	60f8      	str	r0, [r7, #12]
 800f570:	60b9      	str	r1, [r7, #8]
 800f572:	607a      	str	r2, [r7, #4]
 800f574:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f578:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	009b      	lsls	r3, r3, #2
 800f57e:	461a      	mov	r2, r3
 800f580:	21a5      	movs	r1, #165	@ 0xa5
 800f582:	f002 fc6a 	bl	8011e5a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f590:	3b01      	subs	r3, #1
 800f592:	009b      	lsls	r3, r3, #2
 800f594:	4413      	add	r3, r2
 800f596:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f598:	69bb      	ldr	r3, [r7, #24]
 800f59a:	f023 0307 	bic.w	r3, r3, #7
 800f59e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f5a0:	69bb      	ldr	r3, [r7, #24]
 800f5a2:	f003 0307 	and.w	r3, r3, #7
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d00b      	beq.n	800f5c2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f5aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ae:	f383 8811 	msr	BASEPRI, r3
 800f5b2:	f3bf 8f6f 	isb	sy
 800f5b6:	f3bf 8f4f 	dsb	sy
 800f5ba:	617b      	str	r3, [r7, #20]
}
 800f5bc:	bf00      	nop
 800f5be:	bf00      	nop
 800f5c0:	e7fd      	b.n	800f5be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d01f      	beq.n	800f608 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	61fb      	str	r3, [r7, #28]
 800f5cc:	e012      	b.n	800f5f4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f5ce:	68ba      	ldr	r2, [r7, #8]
 800f5d0:	69fb      	ldr	r3, [r7, #28]
 800f5d2:	4413      	add	r3, r2
 800f5d4:	7819      	ldrb	r1, [r3, #0]
 800f5d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f5d8:	69fb      	ldr	r3, [r7, #28]
 800f5da:	4413      	add	r3, r2
 800f5dc:	3334      	adds	r3, #52	@ 0x34
 800f5de:	460a      	mov	r2, r1
 800f5e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f5e2:	68ba      	ldr	r2, [r7, #8]
 800f5e4:	69fb      	ldr	r3, [r7, #28]
 800f5e6:	4413      	add	r3, r2
 800f5e8:	781b      	ldrb	r3, [r3, #0]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d006      	beq.n	800f5fc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f5ee:	69fb      	ldr	r3, [r7, #28]
 800f5f0:	3301      	adds	r3, #1
 800f5f2:	61fb      	str	r3, [r7, #28]
 800f5f4:	69fb      	ldr	r3, [r7, #28]
 800f5f6:	2b0f      	cmp	r3, #15
 800f5f8:	d9e9      	bls.n	800f5ce <prvInitialiseNewTask+0x66>
 800f5fa:	e000      	b.n	800f5fe <prvInitialiseNewTask+0x96>
			{
				break;
 800f5fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f600:	2200      	movs	r2, #0
 800f602:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f606:	e003      	b.n	800f610 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f60a:	2200      	movs	r2, #0
 800f60c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f612:	2b06      	cmp	r3, #6
 800f614:	d901      	bls.n	800f61a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f616:	2306      	movs	r3, #6
 800f618:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f61e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f622:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f624:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800f626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f628:	2200      	movs	r2, #0
 800f62a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f62c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f62e:	3304      	adds	r3, #4
 800f630:	4618      	mov	r0, r3
 800f632:	f7ff f93a 	bl	800e8aa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f638:	3318      	adds	r3, #24
 800f63a:	4618      	mov	r0, r3
 800f63c:	f7ff f935 	bl	800e8aa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f644:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f648:	f1c3 0207 	rsb	r2, r3, #7
 800f64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f64e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f654:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f658:	2200      	movs	r2, #0
 800f65a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f660:	2200      	movs	r2, #0
 800f662:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f668:	334c      	adds	r3, #76	@ 0x4c
 800f66a:	224c      	movs	r2, #76	@ 0x4c
 800f66c:	2100      	movs	r1, #0
 800f66e:	4618      	mov	r0, r3
 800f670:	f002 fbf3 	bl	8011e5a <memset>
 800f674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f676:	4a0d      	ldr	r2, [pc, #52]	@ (800f6ac <prvInitialiseNewTask+0x144>)
 800f678:	651a      	str	r2, [r3, #80]	@ 0x50
 800f67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f67c:	4a0c      	ldr	r2, [pc, #48]	@ (800f6b0 <prvInitialiseNewTask+0x148>)
 800f67e:	655a      	str	r2, [r3, #84]	@ 0x54
 800f680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f682:	4a0c      	ldr	r2, [pc, #48]	@ (800f6b4 <prvInitialiseNewTask+0x14c>)
 800f684:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f686:	683a      	ldr	r2, [r7, #0]
 800f688:	68f9      	ldr	r1, [r7, #12]
 800f68a:	69b8      	ldr	r0, [r7, #24]
 800f68c:	f000 ffe6 	bl	801065c <pxPortInitialiseStack>
 800f690:	4602      	mov	r2, r0
 800f692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f694:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d002      	beq.n	800f6a2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f69e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f6a2:	bf00      	nop
 800f6a4:	3720      	adds	r7, #32
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	bd80      	pop	{r7, pc}
 800f6aa:	bf00      	nop
 800f6ac:	200044f0 	.word	0x200044f0
 800f6b0:	20004558 	.word	0x20004558
 800f6b4:	200045c0 	.word	0x200045c0

0800f6b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b082      	sub	sp, #8
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f6c0:	f001 f8fa 	bl	80108b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f6c4:	4b2a      	ldr	r3, [pc, #168]	@ (800f770 <prvAddNewTaskToReadyList+0xb8>)
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	3301      	adds	r3, #1
 800f6ca:	4a29      	ldr	r2, [pc, #164]	@ (800f770 <prvAddNewTaskToReadyList+0xb8>)
 800f6cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f6ce:	4b29      	ldr	r3, [pc, #164]	@ (800f774 <prvAddNewTaskToReadyList+0xbc>)
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d109      	bne.n	800f6ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f6d6:	4a27      	ldr	r2, [pc, #156]	@ (800f774 <prvAddNewTaskToReadyList+0xbc>)
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f6dc:	4b24      	ldr	r3, [pc, #144]	@ (800f770 <prvAddNewTaskToReadyList+0xb8>)
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	2b01      	cmp	r3, #1
 800f6e2:	d110      	bne.n	800f706 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f6e4:	f000 fcf0 	bl	80100c8 <prvInitialiseTaskLists>
 800f6e8:	e00d      	b.n	800f706 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f6ea:	4b23      	ldr	r3, [pc, #140]	@ (800f778 <prvAddNewTaskToReadyList+0xc0>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d109      	bne.n	800f706 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f6f2:	4b20      	ldr	r3, [pc, #128]	@ (800f774 <prvAddNewTaskToReadyList+0xbc>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	d802      	bhi.n	800f706 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f700:	4a1c      	ldr	r2, [pc, #112]	@ (800f774 <prvAddNewTaskToReadyList+0xbc>)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f706:	4b1d      	ldr	r3, [pc, #116]	@ (800f77c <prvAddNewTaskToReadyList+0xc4>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	3301      	adds	r3, #1
 800f70c:	4a1b      	ldr	r2, [pc, #108]	@ (800f77c <prvAddNewTaskToReadyList+0xc4>)
 800f70e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f714:	2201      	movs	r2, #1
 800f716:	409a      	lsls	r2, r3
 800f718:	4b19      	ldr	r3, [pc, #100]	@ (800f780 <prvAddNewTaskToReadyList+0xc8>)
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	4313      	orrs	r3, r2
 800f71e:	4a18      	ldr	r2, [pc, #96]	@ (800f780 <prvAddNewTaskToReadyList+0xc8>)
 800f720:	6013      	str	r3, [r2, #0]
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f726:	4613      	mov	r3, r2
 800f728:	009b      	lsls	r3, r3, #2
 800f72a:	4413      	add	r3, r2
 800f72c:	009b      	lsls	r3, r3, #2
 800f72e:	4a15      	ldr	r2, [pc, #84]	@ (800f784 <prvAddNewTaskToReadyList+0xcc>)
 800f730:	441a      	add	r2, r3
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	3304      	adds	r3, #4
 800f736:	4619      	mov	r1, r3
 800f738:	4610      	mov	r0, r2
 800f73a:	f7ff f8c3 	bl	800e8c4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f73e:	f001 f8ed 	bl	801091c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f742:	4b0d      	ldr	r3, [pc, #52]	@ (800f778 <prvAddNewTaskToReadyList+0xc0>)
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d00e      	beq.n	800f768 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f74a:	4b0a      	ldr	r3, [pc, #40]	@ (800f774 <prvAddNewTaskToReadyList+0xbc>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f754:	429a      	cmp	r2, r3
 800f756:	d207      	bcs.n	800f768 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f758:	4b0b      	ldr	r3, [pc, #44]	@ (800f788 <prvAddNewTaskToReadyList+0xd0>)
 800f75a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f75e:	601a      	str	r2, [r3, #0]
 800f760:	f3bf 8f4f 	dsb	sy
 800f764:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f768:	bf00      	nop
 800f76a:	3708      	adds	r7, #8
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	200015bc 	.word	0x200015bc
 800f774:	200014bc 	.word	0x200014bc
 800f778:	200015c8 	.word	0x200015c8
 800f77c:	200015d8 	.word	0x200015d8
 800f780:	200015c4 	.word	0x200015c4
 800f784:	200014c0 	.word	0x200014c0
 800f788:	e000ed04 	.word	0xe000ed04

0800f78c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b08a      	sub	sp, #40	@ 0x28
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
 800f794:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800f796:	2300      	movs	r3, #0
 800f798:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d10b      	bne.n	800f7b8 <vTaskDelayUntil+0x2c>
	__asm volatile
 800f7a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7a4:	f383 8811 	msr	BASEPRI, r3
 800f7a8:	f3bf 8f6f 	isb	sy
 800f7ac:	f3bf 8f4f 	dsb	sy
 800f7b0:	617b      	str	r3, [r7, #20]
}
 800f7b2:	bf00      	nop
 800f7b4:	bf00      	nop
 800f7b6:	e7fd      	b.n	800f7b4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d10b      	bne.n	800f7d6 <vTaskDelayUntil+0x4a>
	__asm volatile
 800f7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7c2:	f383 8811 	msr	BASEPRI, r3
 800f7c6:	f3bf 8f6f 	isb	sy
 800f7ca:	f3bf 8f4f 	dsb	sy
 800f7ce:	613b      	str	r3, [r7, #16]
}
 800f7d0:	bf00      	nop
 800f7d2:	bf00      	nop
 800f7d4:	e7fd      	b.n	800f7d2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800f7d6:	4b2a      	ldr	r3, [pc, #168]	@ (800f880 <vTaskDelayUntil+0xf4>)
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d00b      	beq.n	800f7f6 <vTaskDelayUntil+0x6a>
	__asm volatile
 800f7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7e2:	f383 8811 	msr	BASEPRI, r3
 800f7e6:	f3bf 8f6f 	isb	sy
 800f7ea:	f3bf 8f4f 	dsb	sy
 800f7ee:	60fb      	str	r3, [r7, #12]
}
 800f7f0:	bf00      	nop
 800f7f2:	bf00      	nop
 800f7f4:	e7fd      	b.n	800f7f2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800f7f6:	f000 f965 	bl	800fac4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800f7fa:	4b22      	ldr	r3, [pc, #136]	@ (800f884 <vTaskDelayUntil+0xf8>)
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	683a      	ldr	r2, [r7, #0]
 800f806:	4413      	add	r3, r2
 800f808:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	6a3a      	ldr	r2, [r7, #32]
 800f810:	429a      	cmp	r2, r3
 800f812:	d20b      	bcs.n	800f82c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	69fa      	ldr	r2, [r7, #28]
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d211      	bcs.n	800f842 <vTaskDelayUntil+0xb6>
 800f81e:	69fa      	ldr	r2, [r7, #28]
 800f820:	6a3b      	ldr	r3, [r7, #32]
 800f822:	429a      	cmp	r2, r3
 800f824:	d90d      	bls.n	800f842 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f826:	2301      	movs	r3, #1
 800f828:	627b      	str	r3, [r7, #36]	@ 0x24
 800f82a:	e00a      	b.n	800f842 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	69fa      	ldr	r2, [r7, #28]
 800f832:	429a      	cmp	r2, r3
 800f834:	d303      	bcc.n	800f83e <vTaskDelayUntil+0xb2>
 800f836:	69fa      	ldr	r2, [r7, #28]
 800f838:	6a3b      	ldr	r3, [r7, #32]
 800f83a:	429a      	cmp	r2, r3
 800f83c:	d901      	bls.n	800f842 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f83e:	2301      	movs	r3, #1
 800f840:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	69fa      	ldr	r2, [r7, #28]
 800f846:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800f848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d006      	beq.n	800f85c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800f84e:	69fa      	ldr	r2, [r7, #28]
 800f850:	6a3b      	ldr	r3, [r7, #32]
 800f852:	1ad3      	subs	r3, r2, r3
 800f854:	2100      	movs	r1, #0
 800f856:	4618      	mov	r0, r3
 800f858:	f000 fe9a 	bl	8010590 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800f85c:	f000 f940 	bl	800fae0 <xTaskResumeAll>
 800f860:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f862:	69bb      	ldr	r3, [r7, #24]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d107      	bne.n	800f878 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800f868:	4b07      	ldr	r3, [pc, #28]	@ (800f888 <vTaskDelayUntil+0xfc>)
 800f86a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f86e:	601a      	str	r2, [r3, #0]
 800f870:	f3bf 8f4f 	dsb	sy
 800f874:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f878:	bf00      	nop
 800f87a:	3728      	adds	r7, #40	@ 0x28
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}
 800f880:	200015e4 	.word	0x200015e4
 800f884:	200015c0 	.word	0x200015c0
 800f888:	e000ed04 	.word	0xe000ed04

0800f88c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b084      	sub	sp, #16
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f894:	2300      	movs	r3, #0
 800f896:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d018      	beq.n	800f8d0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f89e:	4b14      	ldr	r3, [pc, #80]	@ (800f8f0 <vTaskDelay+0x64>)
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d00b      	beq.n	800f8be <vTaskDelay+0x32>
	__asm volatile
 800f8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8aa:	f383 8811 	msr	BASEPRI, r3
 800f8ae:	f3bf 8f6f 	isb	sy
 800f8b2:	f3bf 8f4f 	dsb	sy
 800f8b6:	60bb      	str	r3, [r7, #8]
}
 800f8b8:	bf00      	nop
 800f8ba:	bf00      	nop
 800f8bc:	e7fd      	b.n	800f8ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f8be:	f000 f901 	bl	800fac4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f8c2:	2100      	movs	r1, #0
 800f8c4:	6878      	ldr	r0, [r7, #4]
 800f8c6:	f000 fe63 	bl	8010590 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f8ca:	f000 f909 	bl	800fae0 <xTaskResumeAll>
 800f8ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d107      	bne.n	800f8e6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f8d6:	4b07      	ldr	r3, [pc, #28]	@ (800f8f4 <vTaskDelay+0x68>)
 800f8d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8dc:	601a      	str	r2, [r3, #0]
 800f8de:	f3bf 8f4f 	dsb	sy
 800f8e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f8e6:	bf00      	nop
 800f8e8:	3710      	adds	r7, #16
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
 800f8ee:	bf00      	nop
 800f8f0:	200015e4 	.word	0x200015e4
 800f8f4:	e000ed04 	.word	0xe000ed04

0800f8f8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b084      	sub	sp, #16
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800f900:	f000 ffda 	bl	80108b8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d102      	bne.n	800f910 <vTaskSuspend+0x18>
 800f90a:	4b3d      	ldr	r3, [pc, #244]	@ (800fa00 <vTaskSuspend+0x108>)
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	e000      	b.n	800f912 <vTaskSuspend+0x1a>
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	3304      	adds	r3, #4
 800f918:	4618      	mov	r0, r3
 800f91a:	f7ff f830 	bl	800e97e <uxListRemove>
 800f91e:	4603      	mov	r3, r0
 800f920:	2b00      	cmp	r3, #0
 800f922:	d115      	bne.n	800f950 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f928:	4936      	ldr	r1, [pc, #216]	@ (800fa04 <vTaskSuspend+0x10c>)
 800f92a:	4613      	mov	r3, r2
 800f92c:	009b      	lsls	r3, r3, #2
 800f92e:	4413      	add	r3, r2
 800f930:	009b      	lsls	r3, r3, #2
 800f932:	440b      	add	r3, r1
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d10a      	bne.n	800f950 <vTaskSuspend+0x58>
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f93e:	2201      	movs	r2, #1
 800f940:	fa02 f303 	lsl.w	r3, r2, r3
 800f944:	43da      	mvns	r2, r3
 800f946:	4b30      	ldr	r3, [pc, #192]	@ (800fa08 <vTaskSuspend+0x110>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	4013      	ands	r3, r2
 800f94c:	4a2e      	ldr	r2, [pc, #184]	@ (800fa08 <vTaskSuspend+0x110>)
 800f94e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f954:	2b00      	cmp	r3, #0
 800f956:	d004      	beq.n	800f962 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	3318      	adds	r3, #24
 800f95c:	4618      	mov	r0, r3
 800f95e:	f7ff f80e 	bl	800e97e <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	3304      	adds	r3, #4
 800f966:	4619      	mov	r1, r3
 800f968:	4828      	ldr	r0, [pc, #160]	@ (800fa0c <vTaskSuspend+0x114>)
 800f96a:	f7fe ffab 	bl	800e8c4 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800f974:	b2db      	uxtb	r3, r3
 800f976:	2b01      	cmp	r3, #1
 800f978:	d103      	bne.n	800f982 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	2200      	movs	r2, #0
 800f97e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800f982:	f000 ffcb 	bl	801091c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800f986:	4b22      	ldr	r3, [pc, #136]	@ (800fa10 <vTaskSuspend+0x118>)
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d005      	beq.n	800f99a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800f98e:	f000 ff93 	bl	80108b8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800f992:	f000 fc1d 	bl	80101d0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800f996:	f000 ffc1 	bl	801091c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800f99a:	4b19      	ldr	r3, [pc, #100]	@ (800fa00 <vTaskSuspend+0x108>)
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	68fa      	ldr	r2, [r7, #12]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	d128      	bne.n	800f9f6 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 800f9a4:	4b1a      	ldr	r3, [pc, #104]	@ (800fa10 <vTaskSuspend+0x118>)
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d018      	beq.n	800f9de <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800f9ac:	4b19      	ldr	r3, [pc, #100]	@ (800fa14 <vTaskSuspend+0x11c>)
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d00b      	beq.n	800f9cc <vTaskSuspend+0xd4>
	__asm volatile
 800f9b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9b8:	f383 8811 	msr	BASEPRI, r3
 800f9bc:	f3bf 8f6f 	isb	sy
 800f9c0:	f3bf 8f4f 	dsb	sy
 800f9c4:	60bb      	str	r3, [r7, #8]
}
 800f9c6:	bf00      	nop
 800f9c8:	bf00      	nop
 800f9ca:	e7fd      	b.n	800f9c8 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 800f9cc:	4b12      	ldr	r3, [pc, #72]	@ (800fa18 <vTaskSuspend+0x120>)
 800f9ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9d2:	601a      	str	r2, [r3, #0]
 800f9d4:	f3bf 8f4f 	dsb	sy
 800f9d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f9dc:	e00b      	b.n	800f9f6 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800f9de:	4b0b      	ldr	r3, [pc, #44]	@ (800fa0c <vTaskSuspend+0x114>)
 800f9e0:	681a      	ldr	r2, [r3, #0]
 800f9e2:	4b0e      	ldr	r3, [pc, #56]	@ (800fa1c <vTaskSuspend+0x124>)
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d103      	bne.n	800f9f2 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 800f9ea:	4b05      	ldr	r3, [pc, #20]	@ (800fa00 <vTaskSuspend+0x108>)
 800f9ec:	2200      	movs	r2, #0
 800f9ee:	601a      	str	r2, [r3, #0]
	}
 800f9f0:	e001      	b.n	800f9f6 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 800f9f2:	f000 f9dd 	bl	800fdb0 <vTaskSwitchContext>
	}
 800f9f6:	bf00      	nop
 800f9f8:	3710      	adds	r7, #16
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}
 800f9fe:	bf00      	nop
 800fa00:	200014bc 	.word	0x200014bc
 800fa04:	200014c0 	.word	0x200014c0
 800fa08:	200015c4 	.word	0x200015c4
 800fa0c:	200015a8 	.word	0x200015a8
 800fa10:	200015c8 	.word	0x200015c8
 800fa14:	200015e4 	.word	0x200015e4
 800fa18:	e000ed04 	.word	0xe000ed04
 800fa1c:	200015bc 	.word	0x200015bc

0800fa20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b086      	sub	sp, #24
 800fa24:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800fa26:	4b1f      	ldr	r3, [pc, #124]	@ (800faa4 <vTaskStartScheduler+0x84>)
 800fa28:	9301      	str	r3, [sp, #4]
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	9300      	str	r3, [sp, #0]
 800fa2e:	2300      	movs	r3, #0
 800fa30:	2280      	movs	r2, #128	@ 0x80
 800fa32:	491d      	ldr	r1, [pc, #116]	@ (800faa8 <vTaskStartScheduler+0x88>)
 800fa34:	481d      	ldr	r0, [pc, #116]	@ (800faac <vTaskStartScheduler+0x8c>)
 800fa36:	f7ff fd55 	bl	800f4e4 <xTaskCreate>
 800fa3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	2b01      	cmp	r3, #1
 800fa40:	d11b      	bne.n	800fa7a <vTaskStartScheduler+0x5a>
	__asm volatile
 800fa42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa46:	f383 8811 	msr	BASEPRI, r3
 800fa4a:	f3bf 8f6f 	isb	sy
 800fa4e:	f3bf 8f4f 	dsb	sy
 800fa52:	60bb      	str	r3, [r7, #8]
}
 800fa54:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fa56:	4b16      	ldr	r3, [pc, #88]	@ (800fab0 <vTaskStartScheduler+0x90>)
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	334c      	adds	r3, #76	@ 0x4c
 800fa5c:	4a15      	ldr	r2, [pc, #84]	@ (800fab4 <vTaskStartScheduler+0x94>)
 800fa5e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fa60:	4b15      	ldr	r3, [pc, #84]	@ (800fab8 <vTaskStartScheduler+0x98>)
 800fa62:	f04f 32ff 	mov.w	r2, #4294967295
 800fa66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fa68:	4b14      	ldr	r3, [pc, #80]	@ (800fabc <vTaskStartScheduler+0x9c>)
 800fa6a:	2201      	movs	r2, #1
 800fa6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fa6e:	4b14      	ldr	r3, [pc, #80]	@ (800fac0 <vTaskStartScheduler+0xa0>)
 800fa70:	2200      	movs	r2, #0
 800fa72:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fa74:	f000 fe7c 	bl	8010770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fa78:	e00f      	b.n	800fa9a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa80:	d10b      	bne.n	800fa9a <vTaskStartScheduler+0x7a>
	__asm volatile
 800fa82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa86:	f383 8811 	msr	BASEPRI, r3
 800fa8a:	f3bf 8f6f 	isb	sy
 800fa8e:	f3bf 8f4f 	dsb	sy
 800fa92:	607b      	str	r3, [r7, #4]
}
 800fa94:	bf00      	nop
 800fa96:	bf00      	nop
 800fa98:	e7fd      	b.n	800fa96 <vTaskStartScheduler+0x76>
}
 800fa9a:	bf00      	nop
 800fa9c:	3710      	adds	r7, #16
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	bd80      	pop	{r7, pc}
 800faa2:	bf00      	nop
 800faa4:	200015e0 	.word	0x200015e0
 800faa8:	0801593c 	.word	0x0801593c
 800faac:	08010099 	.word	0x08010099
 800fab0:	200014bc 	.word	0x200014bc
 800fab4:	2000003c 	.word	0x2000003c
 800fab8:	200015dc 	.word	0x200015dc
 800fabc:	200015c8 	.word	0x200015c8
 800fac0:	200015c0 	.word	0x200015c0

0800fac4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fac4:	b480      	push	{r7}
 800fac6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fac8:	4b04      	ldr	r3, [pc, #16]	@ (800fadc <vTaskSuspendAll+0x18>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	3301      	adds	r3, #1
 800face:	4a03      	ldr	r2, [pc, #12]	@ (800fadc <vTaskSuspendAll+0x18>)
 800fad0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fad2:	bf00      	nop
 800fad4:	46bd      	mov	sp, r7
 800fad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fada:	4770      	bx	lr
 800fadc:	200015e4 	.word	0x200015e4

0800fae0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b084      	sub	sp, #16
 800fae4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fae6:	2300      	movs	r3, #0
 800fae8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800faea:	2300      	movs	r3, #0
 800faec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800faee:	4b42      	ldr	r3, [pc, #264]	@ (800fbf8 <xTaskResumeAll+0x118>)
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d10b      	bne.n	800fb0e <xTaskResumeAll+0x2e>
	__asm volatile
 800faf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fafa:	f383 8811 	msr	BASEPRI, r3
 800fafe:	f3bf 8f6f 	isb	sy
 800fb02:	f3bf 8f4f 	dsb	sy
 800fb06:	603b      	str	r3, [r7, #0]
}
 800fb08:	bf00      	nop
 800fb0a:	bf00      	nop
 800fb0c:	e7fd      	b.n	800fb0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fb0e:	f000 fed3 	bl	80108b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fb12:	4b39      	ldr	r3, [pc, #228]	@ (800fbf8 <xTaskResumeAll+0x118>)
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	3b01      	subs	r3, #1
 800fb18:	4a37      	ldr	r2, [pc, #220]	@ (800fbf8 <xTaskResumeAll+0x118>)
 800fb1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fb1c:	4b36      	ldr	r3, [pc, #216]	@ (800fbf8 <xTaskResumeAll+0x118>)
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d161      	bne.n	800fbe8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fb24:	4b35      	ldr	r3, [pc, #212]	@ (800fbfc <xTaskResumeAll+0x11c>)
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d05d      	beq.n	800fbe8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fb2c:	e02e      	b.n	800fb8c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb2e:	4b34      	ldr	r3, [pc, #208]	@ (800fc00 <xTaskResumeAll+0x120>)
 800fb30:	68db      	ldr	r3, [r3, #12]
 800fb32:	68db      	ldr	r3, [r3, #12]
 800fb34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	3318      	adds	r3, #24
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f7fe ff1f 	bl	800e97e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	3304      	adds	r3, #4
 800fb44:	4618      	mov	r0, r3
 800fb46:	f7fe ff1a 	bl	800e97e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb4e:	2201      	movs	r2, #1
 800fb50:	409a      	lsls	r2, r3
 800fb52:	4b2c      	ldr	r3, [pc, #176]	@ (800fc04 <xTaskResumeAll+0x124>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	4313      	orrs	r3, r2
 800fb58:	4a2a      	ldr	r2, [pc, #168]	@ (800fc04 <xTaskResumeAll+0x124>)
 800fb5a:	6013      	str	r3, [r2, #0]
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb60:	4613      	mov	r3, r2
 800fb62:	009b      	lsls	r3, r3, #2
 800fb64:	4413      	add	r3, r2
 800fb66:	009b      	lsls	r3, r3, #2
 800fb68:	4a27      	ldr	r2, [pc, #156]	@ (800fc08 <xTaskResumeAll+0x128>)
 800fb6a:	441a      	add	r2, r3
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	3304      	adds	r3, #4
 800fb70:	4619      	mov	r1, r3
 800fb72:	4610      	mov	r0, r2
 800fb74:	f7fe fea6 	bl	800e8c4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb7c:	4b23      	ldr	r3, [pc, #140]	@ (800fc0c <xTaskResumeAll+0x12c>)
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb82:	429a      	cmp	r2, r3
 800fb84:	d302      	bcc.n	800fb8c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800fb86:	4b22      	ldr	r3, [pc, #136]	@ (800fc10 <xTaskResumeAll+0x130>)
 800fb88:	2201      	movs	r2, #1
 800fb8a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fb8c:	4b1c      	ldr	r3, [pc, #112]	@ (800fc00 <xTaskResumeAll+0x120>)
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d1cc      	bne.n	800fb2e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d001      	beq.n	800fb9e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fb9a:	f000 fb19 	bl	80101d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fb9e:	4b1d      	ldr	r3, [pc, #116]	@ (800fc14 <xTaskResumeAll+0x134>)
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d010      	beq.n	800fbcc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fbaa:	f000 f847 	bl	800fc3c <xTaskIncrementTick>
 800fbae:	4603      	mov	r3, r0
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d002      	beq.n	800fbba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800fbb4:	4b16      	ldr	r3, [pc, #88]	@ (800fc10 <xTaskResumeAll+0x130>)
 800fbb6:	2201      	movs	r2, #1
 800fbb8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	3b01      	subs	r3, #1
 800fbbe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d1f1      	bne.n	800fbaa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800fbc6:	4b13      	ldr	r3, [pc, #76]	@ (800fc14 <xTaskResumeAll+0x134>)
 800fbc8:	2200      	movs	r2, #0
 800fbca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fbcc:	4b10      	ldr	r3, [pc, #64]	@ (800fc10 <xTaskResumeAll+0x130>)
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d009      	beq.n	800fbe8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fbd4:	2301      	movs	r3, #1
 800fbd6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fbd8:	4b0f      	ldr	r3, [pc, #60]	@ (800fc18 <xTaskResumeAll+0x138>)
 800fbda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fbde:	601a      	str	r2, [r3, #0]
 800fbe0:	f3bf 8f4f 	dsb	sy
 800fbe4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fbe8:	f000 fe98 	bl	801091c <vPortExitCritical>

	return xAlreadyYielded;
 800fbec:	68bb      	ldr	r3, [r7, #8]
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	3710      	adds	r7, #16
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
 800fbf6:	bf00      	nop
 800fbf8:	200015e4 	.word	0x200015e4
 800fbfc:	200015bc 	.word	0x200015bc
 800fc00:	2000157c 	.word	0x2000157c
 800fc04:	200015c4 	.word	0x200015c4
 800fc08:	200014c0 	.word	0x200014c0
 800fc0c:	200014bc 	.word	0x200014bc
 800fc10:	200015d0 	.word	0x200015d0
 800fc14:	200015cc 	.word	0x200015cc
 800fc18:	e000ed04 	.word	0xe000ed04

0800fc1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	b083      	sub	sp, #12
 800fc20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fc22:	4b05      	ldr	r3, [pc, #20]	@ (800fc38 <xTaskGetTickCount+0x1c>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fc28:	687b      	ldr	r3, [r7, #4]
}
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	370c      	adds	r7, #12
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc34:	4770      	bx	lr
 800fc36:	bf00      	nop
 800fc38:	200015c0 	.word	0x200015c0

0800fc3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	b086      	sub	sp, #24
 800fc40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fc42:	2300      	movs	r3, #0
 800fc44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fc46:	4b4f      	ldr	r3, [pc, #316]	@ (800fd84 <xTaskIncrementTick+0x148>)
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	f040 808f 	bne.w	800fd6e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fc50:	4b4d      	ldr	r3, [pc, #308]	@ (800fd88 <xTaskIncrementTick+0x14c>)
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	3301      	adds	r3, #1
 800fc56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fc58:	4a4b      	ldr	r2, [pc, #300]	@ (800fd88 <xTaskIncrementTick+0x14c>)
 800fc5a:	693b      	ldr	r3, [r7, #16]
 800fc5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fc5e:	693b      	ldr	r3, [r7, #16]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d121      	bne.n	800fca8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800fc64:	4b49      	ldr	r3, [pc, #292]	@ (800fd8c <xTaskIncrementTick+0x150>)
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d00b      	beq.n	800fc86 <xTaskIncrementTick+0x4a>
	__asm volatile
 800fc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc72:	f383 8811 	msr	BASEPRI, r3
 800fc76:	f3bf 8f6f 	isb	sy
 800fc7a:	f3bf 8f4f 	dsb	sy
 800fc7e:	603b      	str	r3, [r7, #0]
}
 800fc80:	bf00      	nop
 800fc82:	bf00      	nop
 800fc84:	e7fd      	b.n	800fc82 <xTaskIncrementTick+0x46>
 800fc86:	4b41      	ldr	r3, [pc, #260]	@ (800fd8c <xTaskIncrementTick+0x150>)
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	60fb      	str	r3, [r7, #12]
 800fc8c:	4b40      	ldr	r3, [pc, #256]	@ (800fd90 <xTaskIncrementTick+0x154>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	4a3e      	ldr	r2, [pc, #248]	@ (800fd8c <xTaskIncrementTick+0x150>)
 800fc92:	6013      	str	r3, [r2, #0]
 800fc94:	4a3e      	ldr	r2, [pc, #248]	@ (800fd90 <xTaskIncrementTick+0x154>)
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	6013      	str	r3, [r2, #0]
 800fc9a:	4b3e      	ldr	r3, [pc, #248]	@ (800fd94 <xTaskIncrementTick+0x158>)
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	3301      	adds	r3, #1
 800fca0:	4a3c      	ldr	r2, [pc, #240]	@ (800fd94 <xTaskIncrementTick+0x158>)
 800fca2:	6013      	str	r3, [r2, #0]
 800fca4:	f000 fa94 	bl	80101d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fca8:	4b3b      	ldr	r3, [pc, #236]	@ (800fd98 <xTaskIncrementTick+0x15c>)
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	693a      	ldr	r2, [r7, #16]
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d348      	bcc.n	800fd44 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fcb2:	4b36      	ldr	r3, [pc, #216]	@ (800fd8c <xTaskIncrementTick+0x150>)
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d104      	bne.n	800fcc6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fcbc:	4b36      	ldr	r3, [pc, #216]	@ (800fd98 <xTaskIncrementTick+0x15c>)
 800fcbe:	f04f 32ff 	mov.w	r2, #4294967295
 800fcc2:	601a      	str	r2, [r3, #0]
					break;
 800fcc4:	e03e      	b.n	800fd44 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fcc6:	4b31      	ldr	r3, [pc, #196]	@ (800fd8c <xTaskIncrementTick+0x150>)
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	68db      	ldr	r3, [r3, #12]
 800fccc:	68db      	ldr	r3, [r3, #12]
 800fcce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	685b      	ldr	r3, [r3, #4]
 800fcd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fcd6:	693a      	ldr	r2, [r7, #16]
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	429a      	cmp	r2, r3
 800fcdc:	d203      	bcs.n	800fce6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fcde:	4a2e      	ldr	r2, [pc, #184]	@ (800fd98 <xTaskIncrementTick+0x15c>)
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fce4:	e02e      	b.n	800fd44 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fce6:	68bb      	ldr	r3, [r7, #8]
 800fce8:	3304      	adds	r3, #4
 800fcea:	4618      	mov	r0, r3
 800fcec:	f7fe fe47 	bl	800e97e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fcf0:	68bb      	ldr	r3, [r7, #8]
 800fcf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d004      	beq.n	800fd02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	3318      	adds	r3, #24
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f7fe fe3e 	bl	800e97e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd06:	2201      	movs	r2, #1
 800fd08:	409a      	lsls	r2, r3
 800fd0a:	4b24      	ldr	r3, [pc, #144]	@ (800fd9c <xTaskIncrementTick+0x160>)
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	4313      	orrs	r3, r2
 800fd10:	4a22      	ldr	r2, [pc, #136]	@ (800fd9c <xTaskIncrementTick+0x160>)
 800fd12:	6013      	str	r3, [r2, #0]
 800fd14:	68bb      	ldr	r3, [r7, #8]
 800fd16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd18:	4613      	mov	r3, r2
 800fd1a:	009b      	lsls	r3, r3, #2
 800fd1c:	4413      	add	r3, r2
 800fd1e:	009b      	lsls	r3, r3, #2
 800fd20:	4a1f      	ldr	r2, [pc, #124]	@ (800fda0 <xTaskIncrementTick+0x164>)
 800fd22:	441a      	add	r2, r3
 800fd24:	68bb      	ldr	r3, [r7, #8]
 800fd26:	3304      	adds	r3, #4
 800fd28:	4619      	mov	r1, r3
 800fd2a:	4610      	mov	r0, r2
 800fd2c:	f7fe fdca 	bl	800e8c4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fd30:	68bb      	ldr	r3, [r7, #8]
 800fd32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd34:	4b1b      	ldr	r3, [pc, #108]	@ (800fda4 <xTaskIncrementTick+0x168>)
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd3a:	429a      	cmp	r2, r3
 800fd3c:	d3b9      	bcc.n	800fcb2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800fd3e:	2301      	movs	r3, #1
 800fd40:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fd42:	e7b6      	b.n	800fcb2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fd44:	4b17      	ldr	r3, [pc, #92]	@ (800fda4 <xTaskIncrementTick+0x168>)
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd4a:	4915      	ldr	r1, [pc, #84]	@ (800fda0 <xTaskIncrementTick+0x164>)
 800fd4c:	4613      	mov	r3, r2
 800fd4e:	009b      	lsls	r3, r3, #2
 800fd50:	4413      	add	r3, r2
 800fd52:	009b      	lsls	r3, r3, #2
 800fd54:	440b      	add	r3, r1
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	2b01      	cmp	r3, #1
 800fd5a:	d901      	bls.n	800fd60 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fd60:	4b11      	ldr	r3, [pc, #68]	@ (800fda8 <xTaskIncrementTick+0x16c>)
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d007      	beq.n	800fd78 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800fd68:	2301      	movs	r3, #1
 800fd6a:	617b      	str	r3, [r7, #20]
 800fd6c:	e004      	b.n	800fd78 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fd6e:	4b0f      	ldr	r3, [pc, #60]	@ (800fdac <xTaskIncrementTick+0x170>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	3301      	adds	r3, #1
 800fd74:	4a0d      	ldr	r2, [pc, #52]	@ (800fdac <xTaskIncrementTick+0x170>)
 800fd76:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fd78:	697b      	ldr	r3, [r7, #20]
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3718      	adds	r7, #24
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	200015e4 	.word	0x200015e4
 800fd88:	200015c0 	.word	0x200015c0
 800fd8c:	20001574 	.word	0x20001574
 800fd90:	20001578 	.word	0x20001578
 800fd94:	200015d4 	.word	0x200015d4
 800fd98:	200015dc 	.word	0x200015dc
 800fd9c:	200015c4 	.word	0x200015c4
 800fda0:	200014c0 	.word	0x200014c0
 800fda4:	200014bc 	.word	0x200014bc
 800fda8:	200015d0 	.word	0x200015d0
 800fdac:	200015cc 	.word	0x200015cc

0800fdb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fdb0:	b480      	push	{r7}
 800fdb2:	b087      	sub	sp, #28
 800fdb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fdb6:	4b2a      	ldr	r3, [pc, #168]	@ (800fe60 <vTaskSwitchContext+0xb0>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d003      	beq.n	800fdc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fdbe:	4b29      	ldr	r3, [pc, #164]	@ (800fe64 <vTaskSwitchContext+0xb4>)
 800fdc0:	2201      	movs	r2, #1
 800fdc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fdc4:	e045      	b.n	800fe52 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800fdc6:	4b27      	ldr	r3, [pc, #156]	@ (800fe64 <vTaskSwitchContext+0xb4>)
 800fdc8:	2200      	movs	r2, #0
 800fdca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fdcc:	4b26      	ldr	r3, [pc, #152]	@ (800fe68 <vTaskSwitchContext+0xb8>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	fab3 f383 	clz	r3, r3
 800fdd8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800fdda:	7afb      	ldrb	r3, [r7, #11]
 800fddc:	f1c3 031f 	rsb	r3, r3, #31
 800fde0:	617b      	str	r3, [r7, #20]
 800fde2:	4922      	ldr	r1, [pc, #136]	@ (800fe6c <vTaskSwitchContext+0xbc>)
 800fde4:	697a      	ldr	r2, [r7, #20]
 800fde6:	4613      	mov	r3, r2
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	4413      	add	r3, r2
 800fdec:	009b      	lsls	r3, r3, #2
 800fdee:	440b      	add	r3, r1
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d10b      	bne.n	800fe0e <vTaskSwitchContext+0x5e>
	__asm volatile
 800fdf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdfa:	f383 8811 	msr	BASEPRI, r3
 800fdfe:	f3bf 8f6f 	isb	sy
 800fe02:	f3bf 8f4f 	dsb	sy
 800fe06:	607b      	str	r3, [r7, #4]
}
 800fe08:	bf00      	nop
 800fe0a:	bf00      	nop
 800fe0c:	e7fd      	b.n	800fe0a <vTaskSwitchContext+0x5a>
 800fe0e:	697a      	ldr	r2, [r7, #20]
 800fe10:	4613      	mov	r3, r2
 800fe12:	009b      	lsls	r3, r3, #2
 800fe14:	4413      	add	r3, r2
 800fe16:	009b      	lsls	r3, r3, #2
 800fe18:	4a14      	ldr	r2, [pc, #80]	@ (800fe6c <vTaskSwitchContext+0xbc>)
 800fe1a:	4413      	add	r3, r2
 800fe1c:	613b      	str	r3, [r7, #16]
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	685a      	ldr	r2, [r3, #4]
 800fe24:	693b      	ldr	r3, [r7, #16]
 800fe26:	605a      	str	r2, [r3, #4]
 800fe28:	693b      	ldr	r3, [r7, #16]
 800fe2a:	685a      	ldr	r2, [r3, #4]
 800fe2c:	693b      	ldr	r3, [r7, #16]
 800fe2e:	3308      	adds	r3, #8
 800fe30:	429a      	cmp	r2, r3
 800fe32:	d104      	bne.n	800fe3e <vTaskSwitchContext+0x8e>
 800fe34:	693b      	ldr	r3, [r7, #16]
 800fe36:	685b      	ldr	r3, [r3, #4]
 800fe38:	685a      	ldr	r2, [r3, #4]
 800fe3a:	693b      	ldr	r3, [r7, #16]
 800fe3c:	605a      	str	r2, [r3, #4]
 800fe3e:	693b      	ldr	r3, [r7, #16]
 800fe40:	685b      	ldr	r3, [r3, #4]
 800fe42:	68db      	ldr	r3, [r3, #12]
 800fe44:	4a0a      	ldr	r2, [pc, #40]	@ (800fe70 <vTaskSwitchContext+0xc0>)
 800fe46:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fe48:	4b09      	ldr	r3, [pc, #36]	@ (800fe70 <vTaskSwitchContext+0xc0>)
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	334c      	adds	r3, #76	@ 0x4c
 800fe4e:	4a09      	ldr	r2, [pc, #36]	@ (800fe74 <vTaskSwitchContext+0xc4>)
 800fe50:	6013      	str	r3, [r2, #0]
}
 800fe52:	bf00      	nop
 800fe54:	371c      	adds	r7, #28
 800fe56:	46bd      	mov	sp, r7
 800fe58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe5c:	4770      	bx	lr
 800fe5e:	bf00      	nop
 800fe60:	200015e4 	.word	0x200015e4
 800fe64:	200015d0 	.word	0x200015d0
 800fe68:	200015c4 	.word	0x200015c4
 800fe6c:	200014c0 	.word	0x200014c0
 800fe70:	200014bc 	.word	0x200014bc
 800fe74:	2000003c 	.word	0x2000003c

0800fe78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b084      	sub	sp, #16
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d10b      	bne.n	800fea0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800fe88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe8c:	f383 8811 	msr	BASEPRI, r3
 800fe90:	f3bf 8f6f 	isb	sy
 800fe94:	f3bf 8f4f 	dsb	sy
 800fe98:	60fb      	str	r3, [r7, #12]
}
 800fe9a:	bf00      	nop
 800fe9c:	bf00      	nop
 800fe9e:	e7fd      	b.n	800fe9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fea0:	4b07      	ldr	r3, [pc, #28]	@ (800fec0 <vTaskPlaceOnEventList+0x48>)
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	3318      	adds	r3, #24
 800fea6:	4619      	mov	r1, r3
 800fea8:	6878      	ldr	r0, [r7, #4]
 800feaa:	f7fe fd2f 	bl	800e90c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800feae:	2101      	movs	r1, #1
 800feb0:	6838      	ldr	r0, [r7, #0]
 800feb2:	f000 fb6d 	bl	8010590 <prvAddCurrentTaskToDelayedList>
}
 800feb6:	bf00      	nop
 800feb8:	3710      	adds	r7, #16
 800feba:	46bd      	mov	sp, r7
 800febc:	bd80      	pop	{r7, pc}
 800febe:	bf00      	nop
 800fec0:	200014bc 	.word	0x200014bc

0800fec4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b086      	sub	sp, #24
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	68db      	ldr	r3, [r3, #12]
 800fed0:	68db      	ldr	r3, [r3, #12]
 800fed2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fed4:	693b      	ldr	r3, [r7, #16]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d10b      	bne.n	800fef2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800feda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fede:	f383 8811 	msr	BASEPRI, r3
 800fee2:	f3bf 8f6f 	isb	sy
 800fee6:	f3bf 8f4f 	dsb	sy
 800feea:	60fb      	str	r3, [r7, #12]
}
 800feec:	bf00      	nop
 800feee:	bf00      	nop
 800fef0:	e7fd      	b.n	800feee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	3318      	adds	r3, #24
 800fef6:	4618      	mov	r0, r3
 800fef8:	f7fe fd41 	bl	800e97e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fefc:	4b1d      	ldr	r3, [pc, #116]	@ (800ff74 <xTaskRemoveFromEventList+0xb0>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d11c      	bne.n	800ff3e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ff04:	693b      	ldr	r3, [r7, #16]
 800ff06:	3304      	adds	r3, #4
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f7fe fd38 	bl	800e97e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ff0e:	693b      	ldr	r3, [r7, #16]
 800ff10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff12:	2201      	movs	r2, #1
 800ff14:	409a      	lsls	r2, r3
 800ff16:	4b18      	ldr	r3, [pc, #96]	@ (800ff78 <xTaskRemoveFromEventList+0xb4>)
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	4313      	orrs	r3, r2
 800ff1c:	4a16      	ldr	r2, [pc, #88]	@ (800ff78 <xTaskRemoveFromEventList+0xb4>)
 800ff1e:	6013      	str	r3, [r2, #0]
 800ff20:	693b      	ldr	r3, [r7, #16]
 800ff22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff24:	4613      	mov	r3, r2
 800ff26:	009b      	lsls	r3, r3, #2
 800ff28:	4413      	add	r3, r2
 800ff2a:	009b      	lsls	r3, r3, #2
 800ff2c:	4a13      	ldr	r2, [pc, #76]	@ (800ff7c <xTaskRemoveFromEventList+0xb8>)
 800ff2e:	441a      	add	r2, r3
 800ff30:	693b      	ldr	r3, [r7, #16]
 800ff32:	3304      	adds	r3, #4
 800ff34:	4619      	mov	r1, r3
 800ff36:	4610      	mov	r0, r2
 800ff38:	f7fe fcc4 	bl	800e8c4 <vListInsertEnd>
 800ff3c:	e005      	b.n	800ff4a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	3318      	adds	r3, #24
 800ff42:	4619      	mov	r1, r3
 800ff44:	480e      	ldr	r0, [pc, #56]	@ (800ff80 <xTaskRemoveFromEventList+0xbc>)
 800ff46:	f7fe fcbd 	bl	800e8c4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ff4a:	693b      	ldr	r3, [r7, #16]
 800ff4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ff84 <xTaskRemoveFromEventList+0xc0>)
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff54:	429a      	cmp	r2, r3
 800ff56:	d905      	bls.n	800ff64 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ff58:	2301      	movs	r3, #1
 800ff5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ff5c:	4b0a      	ldr	r3, [pc, #40]	@ (800ff88 <xTaskRemoveFromEventList+0xc4>)
 800ff5e:	2201      	movs	r2, #1
 800ff60:	601a      	str	r2, [r3, #0]
 800ff62:	e001      	b.n	800ff68 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ff64:	2300      	movs	r3, #0
 800ff66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ff68:	697b      	ldr	r3, [r7, #20]
}
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	3718      	adds	r7, #24
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	bd80      	pop	{r7, pc}
 800ff72:	bf00      	nop
 800ff74:	200015e4 	.word	0x200015e4
 800ff78:	200015c4 	.word	0x200015c4
 800ff7c:	200014c0 	.word	0x200014c0
 800ff80:	2000157c 	.word	0x2000157c
 800ff84:	200014bc 	.word	0x200014bc
 800ff88:	200015d0 	.word	0x200015d0

0800ff8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ff8c:	b480      	push	{r7}
 800ff8e:	b083      	sub	sp, #12
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ff94:	4b06      	ldr	r3, [pc, #24]	@ (800ffb0 <vTaskInternalSetTimeOutState+0x24>)
 800ff96:	681a      	ldr	r2, [r3, #0]
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ff9c:	4b05      	ldr	r3, [pc, #20]	@ (800ffb4 <vTaskInternalSetTimeOutState+0x28>)
 800ff9e:	681a      	ldr	r2, [r3, #0]
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	605a      	str	r2, [r3, #4]
}
 800ffa4:	bf00      	nop
 800ffa6:	370c      	adds	r7, #12
 800ffa8:	46bd      	mov	sp, r7
 800ffaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffae:	4770      	bx	lr
 800ffb0:	200015d4 	.word	0x200015d4
 800ffb4:	200015c0 	.word	0x200015c0

0800ffb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b088      	sub	sp, #32
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
 800ffc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d10b      	bne.n	800ffe0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ffc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffcc:	f383 8811 	msr	BASEPRI, r3
 800ffd0:	f3bf 8f6f 	isb	sy
 800ffd4:	f3bf 8f4f 	dsb	sy
 800ffd8:	613b      	str	r3, [r7, #16]
}
 800ffda:	bf00      	nop
 800ffdc:	bf00      	nop
 800ffde:	e7fd      	b.n	800ffdc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ffe0:	683b      	ldr	r3, [r7, #0]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d10b      	bne.n	800fffe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ffe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffea:	f383 8811 	msr	BASEPRI, r3
 800ffee:	f3bf 8f6f 	isb	sy
 800fff2:	f3bf 8f4f 	dsb	sy
 800fff6:	60fb      	str	r3, [r7, #12]
}
 800fff8:	bf00      	nop
 800fffa:	bf00      	nop
 800fffc:	e7fd      	b.n	800fffa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800fffe:	f000 fc5b 	bl	80108b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010002:	4b1d      	ldr	r3, [pc, #116]	@ (8010078 <xTaskCheckForTimeOut+0xc0>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	685b      	ldr	r3, [r3, #4]
 801000c:	69ba      	ldr	r2, [r7, #24]
 801000e:	1ad3      	subs	r3, r2, r3
 8010010:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010012:	683b      	ldr	r3, [r7, #0]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801001a:	d102      	bne.n	8010022 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801001c:	2300      	movs	r3, #0
 801001e:	61fb      	str	r3, [r7, #28]
 8010020:	e023      	b.n	801006a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	681a      	ldr	r2, [r3, #0]
 8010026:	4b15      	ldr	r3, [pc, #84]	@ (801007c <xTaskCheckForTimeOut+0xc4>)
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	429a      	cmp	r2, r3
 801002c:	d007      	beq.n	801003e <xTaskCheckForTimeOut+0x86>
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	685b      	ldr	r3, [r3, #4]
 8010032:	69ba      	ldr	r2, [r7, #24]
 8010034:	429a      	cmp	r2, r3
 8010036:	d302      	bcc.n	801003e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010038:	2301      	movs	r3, #1
 801003a:	61fb      	str	r3, [r7, #28]
 801003c:	e015      	b.n	801006a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801003e:	683b      	ldr	r3, [r7, #0]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	697a      	ldr	r2, [r7, #20]
 8010044:	429a      	cmp	r2, r3
 8010046:	d20b      	bcs.n	8010060 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	681a      	ldr	r2, [r3, #0]
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	1ad2      	subs	r2, r2, r3
 8010050:	683b      	ldr	r3, [r7, #0]
 8010052:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010054:	6878      	ldr	r0, [r7, #4]
 8010056:	f7ff ff99 	bl	800ff8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801005a:	2300      	movs	r3, #0
 801005c:	61fb      	str	r3, [r7, #28]
 801005e:	e004      	b.n	801006a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	2200      	movs	r2, #0
 8010064:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010066:	2301      	movs	r3, #1
 8010068:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801006a:	f000 fc57 	bl	801091c <vPortExitCritical>

	return xReturn;
 801006e:	69fb      	ldr	r3, [r7, #28]
}
 8010070:	4618      	mov	r0, r3
 8010072:	3720      	adds	r7, #32
 8010074:	46bd      	mov	sp, r7
 8010076:	bd80      	pop	{r7, pc}
 8010078:	200015c0 	.word	0x200015c0
 801007c:	200015d4 	.word	0x200015d4

08010080 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010080:	b480      	push	{r7}
 8010082:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010084:	4b03      	ldr	r3, [pc, #12]	@ (8010094 <vTaskMissedYield+0x14>)
 8010086:	2201      	movs	r2, #1
 8010088:	601a      	str	r2, [r3, #0]
}
 801008a:	bf00      	nop
 801008c:	46bd      	mov	sp, r7
 801008e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010092:	4770      	bx	lr
 8010094:	200015d0 	.word	0x200015d0

08010098 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b082      	sub	sp, #8
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80100a0:	f000 f852 	bl	8010148 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80100a4:	4b06      	ldr	r3, [pc, #24]	@ (80100c0 <prvIdleTask+0x28>)
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	2b01      	cmp	r3, #1
 80100aa:	d9f9      	bls.n	80100a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80100ac:	4b05      	ldr	r3, [pc, #20]	@ (80100c4 <prvIdleTask+0x2c>)
 80100ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80100b2:	601a      	str	r2, [r3, #0]
 80100b4:	f3bf 8f4f 	dsb	sy
 80100b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80100bc:	e7f0      	b.n	80100a0 <prvIdleTask+0x8>
 80100be:	bf00      	nop
 80100c0:	200014c0 	.word	0x200014c0
 80100c4:	e000ed04 	.word	0xe000ed04

080100c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b082      	sub	sp, #8
 80100cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80100ce:	2300      	movs	r3, #0
 80100d0:	607b      	str	r3, [r7, #4]
 80100d2:	e00c      	b.n	80100ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80100d4:	687a      	ldr	r2, [r7, #4]
 80100d6:	4613      	mov	r3, r2
 80100d8:	009b      	lsls	r3, r3, #2
 80100da:	4413      	add	r3, r2
 80100dc:	009b      	lsls	r3, r3, #2
 80100de:	4a12      	ldr	r2, [pc, #72]	@ (8010128 <prvInitialiseTaskLists+0x60>)
 80100e0:	4413      	add	r3, r2
 80100e2:	4618      	mov	r0, r3
 80100e4:	f7fe fbc1 	bl	800e86a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	3301      	adds	r3, #1
 80100ec:	607b      	str	r3, [r7, #4]
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	2b06      	cmp	r3, #6
 80100f2:	d9ef      	bls.n	80100d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80100f4:	480d      	ldr	r0, [pc, #52]	@ (801012c <prvInitialiseTaskLists+0x64>)
 80100f6:	f7fe fbb8 	bl	800e86a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80100fa:	480d      	ldr	r0, [pc, #52]	@ (8010130 <prvInitialiseTaskLists+0x68>)
 80100fc:	f7fe fbb5 	bl	800e86a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010100:	480c      	ldr	r0, [pc, #48]	@ (8010134 <prvInitialiseTaskLists+0x6c>)
 8010102:	f7fe fbb2 	bl	800e86a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010106:	480c      	ldr	r0, [pc, #48]	@ (8010138 <prvInitialiseTaskLists+0x70>)
 8010108:	f7fe fbaf 	bl	800e86a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801010c:	480b      	ldr	r0, [pc, #44]	@ (801013c <prvInitialiseTaskLists+0x74>)
 801010e:	f7fe fbac 	bl	800e86a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010112:	4b0b      	ldr	r3, [pc, #44]	@ (8010140 <prvInitialiseTaskLists+0x78>)
 8010114:	4a05      	ldr	r2, [pc, #20]	@ (801012c <prvInitialiseTaskLists+0x64>)
 8010116:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010118:	4b0a      	ldr	r3, [pc, #40]	@ (8010144 <prvInitialiseTaskLists+0x7c>)
 801011a:	4a05      	ldr	r2, [pc, #20]	@ (8010130 <prvInitialiseTaskLists+0x68>)
 801011c:	601a      	str	r2, [r3, #0]
}
 801011e:	bf00      	nop
 8010120:	3708      	adds	r7, #8
 8010122:	46bd      	mov	sp, r7
 8010124:	bd80      	pop	{r7, pc}
 8010126:	bf00      	nop
 8010128:	200014c0 	.word	0x200014c0
 801012c:	2000154c 	.word	0x2000154c
 8010130:	20001560 	.word	0x20001560
 8010134:	2000157c 	.word	0x2000157c
 8010138:	20001590 	.word	0x20001590
 801013c:	200015a8 	.word	0x200015a8
 8010140:	20001574 	.word	0x20001574
 8010144:	20001578 	.word	0x20001578

08010148 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010148:	b580      	push	{r7, lr}
 801014a:	b082      	sub	sp, #8
 801014c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801014e:	e019      	b.n	8010184 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010150:	f000 fbb2 	bl	80108b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010154:	4b10      	ldr	r3, [pc, #64]	@ (8010198 <prvCheckTasksWaitingTermination+0x50>)
 8010156:	68db      	ldr	r3, [r3, #12]
 8010158:	68db      	ldr	r3, [r3, #12]
 801015a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	3304      	adds	r3, #4
 8010160:	4618      	mov	r0, r3
 8010162:	f7fe fc0c 	bl	800e97e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010166:	4b0d      	ldr	r3, [pc, #52]	@ (801019c <prvCheckTasksWaitingTermination+0x54>)
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	3b01      	subs	r3, #1
 801016c:	4a0b      	ldr	r2, [pc, #44]	@ (801019c <prvCheckTasksWaitingTermination+0x54>)
 801016e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010170:	4b0b      	ldr	r3, [pc, #44]	@ (80101a0 <prvCheckTasksWaitingTermination+0x58>)
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	3b01      	subs	r3, #1
 8010176:	4a0a      	ldr	r2, [pc, #40]	@ (80101a0 <prvCheckTasksWaitingTermination+0x58>)
 8010178:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801017a:	f000 fbcf 	bl	801091c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801017e:	6878      	ldr	r0, [r7, #4]
 8010180:	f000 f810 	bl	80101a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010184:	4b06      	ldr	r3, [pc, #24]	@ (80101a0 <prvCheckTasksWaitingTermination+0x58>)
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d1e1      	bne.n	8010150 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801018c:	bf00      	nop
 801018e:	bf00      	nop
 8010190:	3708      	adds	r7, #8
 8010192:	46bd      	mov	sp, r7
 8010194:	bd80      	pop	{r7, pc}
 8010196:	bf00      	nop
 8010198:	20001590 	.word	0x20001590
 801019c:	200015bc 	.word	0x200015bc
 80101a0:	200015a4 	.word	0x200015a4

080101a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b082      	sub	sp, #8
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	334c      	adds	r3, #76	@ 0x4c
 80101b0:	4618      	mov	r0, r3
 80101b2:	f001 fe6f 	bl	8011e94 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80101ba:	4618      	mov	r0, r3
 80101bc:	f000 fd6c 	bl	8010c98 <vPortFree>
			vPortFree( pxTCB );
 80101c0:	6878      	ldr	r0, [r7, #4]
 80101c2:	f000 fd69 	bl	8010c98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80101c6:	bf00      	nop
 80101c8:	3708      	adds	r7, #8
 80101ca:	46bd      	mov	sp, r7
 80101cc:	bd80      	pop	{r7, pc}
	...

080101d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80101d0:	b480      	push	{r7}
 80101d2:	b083      	sub	sp, #12
 80101d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80101d6:	4b0c      	ldr	r3, [pc, #48]	@ (8010208 <prvResetNextTaskUnblockTime+0x38>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d104      	bne.n	80101ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80101e0:	4b0a      	ldr	r3, [pc, #40]	@ (801020c <prvResetNextTaskUnblockTime+0x3c>)
 80101e2:	f04f 32ff 	mov.w	r2, #4294967295
 80101e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80101e8:	e008      	b.n	80101fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101ea:	4b07      	ldr	r3, [pc, #28]	@ (8010208 <prvResetNextTaskUnblockTime+0x38>)
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	68db      	ldr	r3, [r3, #12]
 80101f0:	68db      	ldr	r3, [r3, #12]
 80101f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	685b      	ldr	r3, [r3, #4]
 80101f8:	4a04      	ldr	r2, [pc, #16]	@ (801020c <prvResetNextTaskUnblockTime+0x3c>)
 80101fa:	6013      	str	r3, [r2, #0]
}
 80101fc:	bf00      	nop
 80101fe:	370c      	adds	r7, #12
 8010200:	46bd      	mov	sp, r7
 8010202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010206:	4770      	bx	lr
 8010208:	20001574 	.word	0x20001574
 801020c:	200015dc 	.word	0x200015dc

08010210 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010210:	b480      	push	{r7}
 8010212:	b083      	sub	sp, #12
 8010214:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010216:	4b0b      	ldr	r3, [pc, #44]	@ (8010244 <xTaskGetSchedulerState+0x34>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d102      	bne.n	8010224 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801021e:	2301      	movs	r3, #1
 8010220:	607b      	str	r3, [r7, #4]
 8010222:	e008      	b.n	8010236 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010224:	4b08      	ldr	r3, [pc, #32]	@ (8010248 <xTaskGetSchedulerState+0x38>)
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d102      	bne.n	8010232 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801022c:	2302      	movs	r3, #2
 801022e:	607b      	str	r3, [r7, #4]
 8010230:	e001      	b.n	8010236 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010232:	2300      	movs	r3, #0
 8010234:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010236:	687b      	ldr	r3, [r7, #4]
	}
 8010238:	4618      	mov	r0, r3
 801023a:	370c      	adds	r7, #12
 801023c:	46bd      	mov	sp, r7
 801023e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010242:	4770      	bx	lr
 8010244:	200015c8 	.word	0x200015c8
 8010248:	200015e4 	.word	0x200015e4

0801024c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801024c:	b580      	push	{r7, lr}
 801024e:	b084      	sub	sp, #16
 8010250:	af00      	add	r7, sp, #0
 8010252:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010258:	2300      	movs	r3, #0
 801025a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d05e      	beq.n	8010320 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010262:	68bb      	ldr	r3, [r7, #8]
 8010264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010266:	4b31      	ldr	r3, [pc, #196]	@ (801032c <xTaskPriorityInherit+0xe0>)
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801026c:	429a      	cmp	r2, r3
 801026e:	d24e      	bcs.n	801030e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010270:	68bb      	ldr	r3, [r7, #8]
 8010272:	699b      	ldr	r3, [r3, #24]
 8010274:	2b00      	cmp	r3, #0
 8010276:	db06      	blt.n	8010286 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010278:	4b2c      	ldr	r3, [pc, #176]	@ (801032c <xTaskPriorityInherit+0xe0>)
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801027e:	f1c3 0207 	rsb	r2, r3, #7
 8010282:	68bb      	ldr	r3, [r7, #8]
 8010284:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010286:	68bb      	ldr	r3, [r7, #8]
 8010288:	6959      	ldr	r1, [r3, #20]
 801028a:	68bb      	ldr	r3, [r7, #8]
 801028c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801028e:	4613      	mov	r3, r2
 8010290:	009b      	lsls	r3, r3, #2
 8010292:	4413      	add	r3, r2
 8010294:	009b      	lsls	r3, r3, #2
 8010296:	4a26      	ldr	r2, [pc, #152]	@ (8010330 <xTaskPriorityInherit+0xe4>)
 8010298:	4413      	add	r3, r2
 801029a:	4299      	cmp	r1, r3
 801029c:	d12f      	bne.n	80102fe <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	3304      	adds	r3, #4
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7fe fb6b 	bl	800e97e <uxListRemove>
 80102a8:	4603      	mov	r3, r0
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d10a      	bne.n	80102c4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102b2:	2201      	movs	r2, #1
 80102b4:	fa02 f303 	lsl.w	r3, r2, r3
 80102b8:	43da      	mvns	r2, r3
 80102ba:	4b1e      	ldr	r3, [pc, #120]	@ (8010334 <xTaskPriorityInherit+0xe8>)
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	4013      	ands	r3, r2
 80102c0:	4a1c      	ldr	r2, [pc, #112]	@ (8010334 <xTaskPriorityInherit+0xe8>)
 80102c2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80102c4:	4b19      	ldr	r3, [pc, #100]	@ (801032c <xTaskPriorityInherit+0xe0>)
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102d2:	2201      	movs	r2, #1
 80102d4:	409a      	lsls	r2, r3
 80102d6:	4b17      	ldr	r3, [pc, #92]	@ (8010334 <xTaskPriorityInherit+0xe8>)
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	4313      	orrs	r3, r2
 80102dc:	4a15      	ldr	r2, [pc, #84]	@ (8010334 <xTaskPriorityInherit+0xe8>)
 80102de:	6013      	str	r3, [r2, #0]
 80102e0:	68bb      	ldr	r3, [r7, #8]
 80102e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102e4:	4613      	mov	r3, r2
 80102e6:	009b      	lsls	r3, r3, #2
 80102e8:	4413      	add	r3, r2
 80102ea:	009b      	lsls	r3, r3, #2
 80102ec:	4a10      	ldr	r2, [pc, #64]	@ (8010330 <xTaskPriorityInherit+0xe4>)
 80102ee:	441a      	add	r2, r3
 80102f0:	68bb      	ldr	r3, [r7, #8]
 80102f2:	3304      	adds	r3, #4
 80102f4:	4619      	mov	r1, r3
 80102f6:	4610      	mov	r0, r2
 80102f8:	f7fe fae4 	bl	800e8c4 <vListInsertEnd>
 80102fc:	e004      	b.n	8010308 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80102fe:	4b0b      	ldr	r3, [pc, #44]	@ (801032c <xTaskPriorityInherit+0xe0>)
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010308:	2301      	movs	r3, #1
 801030a:	60fb      	str	r3, [r7, #12]
 801030c:	e008      	b.n	8010320 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801030e:	68bb      	ldr	r3, [r7, #8]
 8010310:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010312:	4b06      	ldr	r3, [pc, #24]	@ (801032c <xTaskPriorityInherit+0xe0>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010318:	429a      	cmp	r2, r3
 801031a:	d201      	bcs.n	8010320 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801031c:	2301      	movs	r3, #1
 801031e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010320:	68fb      	ldr	r3, [r7, #12]
	}
 8010322:	4618      	mov	r0, r3
 8010324:	3710      	adds	r7, #16
 8010326:	46bd      	mov	sp, r7
 8010328:	bd80      	pop	{r7, pc}
 801032a:	bf00      	nop
 801032c:	200014bc 	.word	0x200014bc
 8010330:	200014c0 	.word	0x200014c0
 8010334:	200015c4 	.word	0x200015c4

08010338 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010338:	b580      	push	{r7, lr}
 801033a:	b086      	sub	sp, #24
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010344:	2300      	movs	r3, #0
 8010346:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d070      	beq.n	8010430 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801034e:	4b3b      	ldr	r3, [pc, #236]	@ (801043c <xTaskPriorityDisinherit+0x104>)
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	693a      	ldr	r2, [r7, #16]
 8010354:	429a      	cmp	r2, r3
 8010356:	d00b      	beq.n	8010370 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801035c:	f383 8811 	msr	BASEPRI, r3
 8010360:	f3bf 8f6f 	isb	sy
 8010364:	f3bf 8f4f 	dsb	sy
 8010368:	60fb      	str	r3, [r7, #12]
}
 801036a:	bf00      	nop
 801036c:	bf00      	nop
 801036e:	e7fd      	b.n	801036c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010370:	693b      	ldr	r3, [r7, #16]
 8010372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010374:	2b00      	cmp	r3, #0
 8010376:	d10b      	bne.n	8010390 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801037c:	f383 8811 	msr	BASEPRI, r3
 8010380:	f3bf 8f6f 	isb	sy
 8010384:	f3bf 8f4f 	dsb	sy
 8010388:	60bb      	str	r3, [r7, #8]
}
 801038a:	bf00      	nop
 801038c:	bf00      	nop
 801038e:	e7fd      	b.n	801038c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010390:	693b      	ldr	r3, [r7, #16]
 8010392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010394:	1e5a      	subs	r2, r3, #1
 8010396:	693b      	ldr	r3, [r7, #16]
 8010398:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801039e:	693b      	ldr	r3, [r7, #16]
 80103a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80103a2:	429a      	cmp	r2, r3
 80103a4:	d044      	beq.n	8010430 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80103a6:	693b      	ldr	r3, [r7, #16]
 80103a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d140      	bne.n	8010430 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103ae:	693b      	ldr	r3, [r7, #16]
 80103b0:	3304      	adds	r3, #4
 80103b2:	4618      	mov	r0, r3
 80103b4:	f7fe fae3 	bl	800e97e <uxListRemove>
 80103b8:	4603      	mov	r3, r0
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d115      	bne.n	80103ea <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80103be:	693b      	ldr	r3, [r7, #16]
 80103c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103c2:	491f      	ldr	r1, [pc, #124]	@ (8010440 <xTaskPriorityDisinherit+0x108>)
 80103c4:	4613      	mov	r3, r2
 80103c6:	009b      	lsls	r3, r3, #2
 80103c8:	4413      	add	r3, r2
 80103ca:	009b      	lsls	r3, r3, #2
 80103cc:	440b      	add	r3, r1
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d10a      	bne.n	80103ea <xTaskPriorityDisinherit+0xb2>
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103d8:	2201      	movs	r2, #1
 80103da:	fa02 f303 	lsl.w	r3, r2, r3
 80103de:	43da      	mvns	r2, r3
 80103e0:	4b18      	ldr	r3, [pc, #96]	@ (8010444 <xTaskPriorityDisinherit+0x10c>)
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	4013      	ands	r3, r2
 80103e6:	4a17      	ldr	r2, [pc, #92]	@ (8010444 <xTaskPriorityDisinherit+0x10c>)
 80103e8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80103ea:	693b      	ldr	r3, [r7, #16]
 80103ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80103f2:	693b      	ldr	r3, [r7, #16]
 80103f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103f6:	f1c3 0207 	rsb	r2, r3, #7
 80103fa:	693b      	ldr	r3, [r7, #16]
 80103fc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80103fe:	693b      	ldr	r3, [r7, #16]
 8010400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010402:	2201      	movs	r2, #1
 8010404:	409a      	lsls	r2, r3
 8010406:	4b0f      	ldr	r3, [pc, #60]	@ (8010444 <xTaskPriorityDisinherit+0x10c>)
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	4313      	orrs	r3, r2
 801040c:	4a0d      	ldr	r2, [pc, #52]	@ (8010444 <xTaskPriorityDisinherit+0x10c>)
 801040e:	6013      	str	r3, [r2, #0]
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010414:	4613      	mov	r3, r2
 8010416:	009b      	lsls	r3, r3, #2
 8010418:	4413      	add	r3, r2
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	4a08      	ldr	r2, [pc, #32]	@ (8010440 <xTaskPriorityDisinherit+0x108>)
 801041e:	441a      	add	r2, r3
 8010420:	693b      	ldr	r3, [r7, #16]
 8010422:	3304      	adds	r3, #4
 8010424:	4619      	mov	r1, r3
 8010426:	4610      	mov	r0, r2
 8010428:	f7fe fa4c 	bl	800e8c4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801042c:	2301      	movs	r3, #1
 801042e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010430:	697b      	ldr	r3, [r7, #20]
	}
 8010432:	4618      	mov	r0, r3
 8010434:	3718      	adds	r7, #24
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}
 801043a:	bf00      	nop
 801043c:	200014bc 	.word	0x200014bc
 8010440:	200014c0 	.word	0x200014c0
 8010444:	200015c4 	.word	0x200015c4

08010448 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010448:	b580      	push	{r7, lr}
 801044a:	b088      	sub	sp, #32
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
 8010450:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010456:	2301      	movs	r3, #1
 8010458:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d079      	beq.n	8010554 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010460:	69bb      	ldr	r3, [r7, #24]
 8010462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010464:	2b00      	cmp	r3, #0
 8010466:	d10b      	bne.n	8010480 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801046c:	f383 8811 	msr	BASEPRI, r3
 8010470:	f3bf 8f6f 	isb	sy
 8010474:	f3bf 8f4f 	dsb	sy
 8010478:	60fb      	str	r3, [r7, #12]
}
 801047a:	bf00      	nop
 801047c:	bf00      	nop
 801047e:	e7fd      	b.n	801047c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010480:	69bb      	ldr	r3, [r7, #24]
 8010482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010484:	683a      	ldr	r2, [r7, #0]
 8010486:	429a      	cmp	r2, r3
 8010488:	d902      	bls.n	8010490 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	61fb      	str	r3, [r7, #28]
 801048e:	e002      	b.n	8010496 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010490:	69bb      	ldr	r3, [r7, #24]
 8010492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010494:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010496:	69bb      	ldr	r3, [r7, #24]
 8010498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801049a:	69fa      	ldr	r2, [r7, #28]
 801049c:	429a      	cmp	r2, r3
 801049e:	d059      	beq.n	8010554 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80104a0:	69bb      	ldr	r3, [r7, #24]
 80104a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80104a4:	697a      	ldr	r2, [r7, #20]
 80104a6:	429a      	cmp	r2, r3
 80104a8:	d154      	bne.n	8010554 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80104aa:	4b2c      	ldr	r3, [pc, #176]	@ (801055c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	69ba      	ldr	r2, [r7, #24]
 80104b0:	429a      	cmp	r2, r3
 80104b2:	d10b      	bne.n	80104cc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80104b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104b8:	f383 8811 	msr	BASEPRI, r3
 80104bc:	f3bf 8f6f 	isb	sy
 80104c0:	f3bf 8f4f 	dsb	sy
 80104c4:	60bb      	str	r3, [r7, #8]
}
 80104c6:	bf00      	nop
 80104c8:	bf00      	nop
 80104ca:	e7fd      	b.n	80104c8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80104d2:	69bb      	ldr	r3, [r7, #24]
 80104d4:	69fa      	ldr	r2, [r7, #28]
 80104d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80104d8:	69bb      	ldr	r3, [r7, #24]
 80104da:	699b      	ldr	r3, [r3, #24]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	db04      	blt.n	80104ea <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104e0:	69fb      	ldr	r3, [r7, #28]
 80104e2:	f1c3 0207 	rsb	r2, r3, #7
 80104e6:	69bb      	ldr	r3, [r7, #24]
 80104e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80104ea:	69bb      	ldr	r3, [r7, #24]
 80104ec:	6959      	ldr	r1, [r3, #20]
 80104ee:	693a      	ldr	r2, [r7, #16]
 80104f0:	4613      	mov	r3, r2
 80104f2:	009b      	lsls	r3, r3, #2
 80104f4:	4413      	add	r3, r2
 80104f6:	009b      	lsls	r3, r3, #2
 80104f8:	4a19      	ldr	r2, [pc, #100]	@ (8010560 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80104fa:	4413      	add	r3, r2
 80104fc:	4299      	cmp	r1, r3
 80104fe:	d129      	bne.n	8010554 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010500:	69bb      	ldr	r3, [r7, #24]
 8010502:	3304      	adds	r3, #4
 8010504:	4618      	mov	r0, r3
 8010506:	f7fe fa3a 	bl	800e97e <uxListRemove>
 801050a:	4603      	mov	r3, r0
 801050c:	2b00      	cmp	r3, #0
 801050e:	d10a      	bne.n	8010526 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8010510:	69bb      	ldr	r3, [r7, #24]
 8010512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010514:	2201      	movs	r2, #1
 8010516:	fa02 f303 	lsl.w	r3, r2, r3
 801051a:	43da      	mvns	r2, r3
 801051c:	4b11      	ldr	r3, [pc, #68]	@ (8010564 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	4013      	ands	r3, r2
 8010522:	4a10      	ldr	r2, [pc, #64]	@ (8010564 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010524:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010526:	69bb      	ldr	r3, [r7, #24]
 8010528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801052a:	2201      	movs	r2, #1
 801052c:	409a      	lsls	r2, r3
 801052e:	4b0d      	ldr	r3, [pc, #52]	@ (8010564 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	4313      	orrs	r3, r2
 8010534:	4a0b      	ldr	r2, [pc, #44]	@ (8010564 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010536:	6013      	str	r3, [r2, #0]
 8010538:	69bb      	ldr	r3, [r7, #24]
 801053a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801053c:	4613      	mov	r3, r2
 801053e:	009b      	lsls	r3, r3, #2
 8010540:	4413      	add	r3, r2
 8010542:	009b      	lsls	r3, r3, #2
 8010544:	4a06      	ldr	r2, [pc, #24]	@ (8010560 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010546:	441a      	add	r2, r3
 8010548:	69bb      	ldr	r3, [r7, #24]
 801054a:	3304      	adds	r3, #4
 801054c:	4619      	mov	r1, r3
 801054e:	4610      	mov	r0, r2
 8010550:	f7fe f9b8 	bl	800e8c4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010554:	bf00      	nop
 8010556:	3720      	adds	r7, #32
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}
 801055c:	200014bc 	.word	0x200014bc
 8010560:	200014c0 	.word	0x200014c0
 8010564:	200015c4 	.word	0x200015c4

08010568 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010568:	b480      	push	{r7}
 801056a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801056c:	4b07      	ldr	r3, [pc, #28]	@ (801058c <pvTaskIncrementMutexHeldCount+0x24>)
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d004      	beq.n	801057e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010574:	4b05      	ldr	r3, [pc, #20]	@ (801058c <pvTaskIncrementMutexHeldCount+0x24>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801057a:	3201      	adds	r2, #1
 801057c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801057e:	4b03      	ldr	r3, [pc, #12]	@ (801058c <pvTaskIncrementMutexHeldCount+0x24>)
 8010580:	681b      	ldr	r3, [r3, #0]
	}
 8010582:	4618      	mov	r0, r3
 8010584:	46bd      	mov	sp, r7
 8010586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058a:	4770      	bx	lr
 801058c:	200014bc 	.word	0x200014bc

08010590 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b084      	sub	sp, #16
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
 8010598:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801059a:	4b29      	ldr	r3, [pc, #164]	@ (8010640 <prvAddCurrentTaskToDelayedList+0xb0>)
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80105a0:	4b28      	ldr	r3, [pc, #160]	@ (8010644 <prvAddCurrentTaskToDelayedList+0xb4>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	3304      	adds	r3, #4
 80105a6:	4618      	mov	r0, r3
 80105a8:	f7fe f9e9 	bl	800e97e <uxListRemove>
 80105ac:	4603      	mov	r3, r0
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d10b      	bne.n	80105ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80105b2:	4b24      	ldr	r3, [pc, #144]	@ (8010644 <prvAddCurrentTaskToDelayedList+0xb4>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105b8:	2201      	movs	r2, #1
 80105ba:	fa02 f303 	lsl.w	r3, r2, r3
 80105be:	43da      	mvns	r2, r3
 80105c0:	4b21      	ldr	r3, [pc, #132]	@ (8010648 <prvAddCurrentTaskToDelayedList+0xb8>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	4013      	ands	r3, r2
 80105c6:	4a20      	ldr	r2, [pc, #128]	@ (8010648 <prvAddCurrentTaskToDelayedList+0xb8>)
 80105c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105d0:	d10a      	bne.n	80105e8 <prvAddCurrentTaskToDelayedList+0x58>
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d007      	beq.n	80105e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80105d8:	4b1a      	ldr	r3, [pc, #104]	@ (8010644 <prvAddCurrentTaskToDelayedList+0xb4>)
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	3304      	adds	r3, #4
 80105de:	4619      	mov	r1, r3
 80105e0:	481a      	ldr	r0, [pc, #104]	@ (801064c <prvAddCurrentTaskToDelayedList+0xbc>)
 80105e2:	f7fe f96f 	bl	800e8c4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80105e6:	e026      	b.n	8010636 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80105e8:	68fa      	ldr	r2, [r7, #12]
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	4413      	add	r3, r2
 80105ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80105f0:	4b14      	ldr	r3, [pc, #80]	@ (8010644 <prvAddCurrentTaskToDelayedList+0xb4>)
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	68ba      	ldr	r2, [r7, #8]
 80105f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80105f8:	68ba      	ldr	r2, [r7, #8]
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	429a      	cmp	r2, r3
 80105fe:	d209      	bcs.n	8010614 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010600:	4b13      	ldr	r3, [pc, #76]	@ (8010650 <prvAddCurrentTaskToDelayedList+0xc0>)
 8010602:	681a      	ldr	r2, [r3, #0]
 8010604:	4b0f      	ldr	r3, [pc, #60]	@ (8010644 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	3304      	adds	r3, #4
 801060a:	4619      	mov	r1, r3
 801060c:	4610      	mov	r0, r2
 801060e:	f7fe f97d 	bl	800e90c <vListInsert>
}
 8010612:	e010      	b.n	8010636 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010614:	4b0f      	ldr	r3, [pc, #60]	@ (8010654 <prvAddCurrentTaskToDelayedList+0xc4>)
 8010616:	681a      	ldr	r2, [r3, #0]
 8010618:	4b0a      	ldr	r3, [pc, #40]	@ (8010644 <prvAddCurrentTaskToDelayedList+0xb4>)
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	3304      	adds	r3, #4
 801061e:	4619      	mov	r1, r3
 8010620:	4610      	mov	r0, r2
 8010622:	f7fe f973 	bl	800e90c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010626:	4b0c      	ldr	r3, [pc, #48]	@ (8010658 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	68ba      	ldr	r2, [r7, #8]
 801062c:	429a      	cmp	r2, r3
 801062e:	d202      	bcs.n	8010636 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010630:	4a09      	ldr	r2, [pc, #36]	@ (8010658 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010632:	68bb      	ldr	r3, [r7, #8]
 8010634:	6013      	str	r3, [r2, #0]
}
 8010636:	bf00      	nop
 8010638:	3710      	adds	r7, #16
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}
 801063e:	bf00      	nop
 8010640:	200015c0 	.word	0x200015c0
 8010644:	200014bc 	.word	0x200014bc
 8010648:	200015c4 	.word	0x200015c4
 801064c:	200015a8 	.word	0x200015a8
 8010650:	20001578 	.word	0x20001578
 8010654:	20001574 	.word	0x20001574
 8010658:	200015dc 	.word	0x200015dc

0801065c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801065c:	b480      	push	{r7}
 801065e:	b085      	sub	sp, #20
 8010660:	af00      	add	r7, sp, #0
 8010662:	60f8      	str	r0, [r7, #12]
 8010664:	60b9      	str	r1, [r7, #8]
 8010666:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	3b04      	subs	r3, #4
 801066c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010674:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	3b04      	subs	r3, #4
 801067a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	f023 0201 	bic.w	r2, r3, #1
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	3b04      	subs	r3, #4
 801068a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801068c:	4a0c      	ldr	r2, [pc, #48]	@ (80106c0 <pxPortInitialiseStack+0x64>)
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	3b14      	subs	r3, #20
 8010696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010698:	687a      	ldr	r2, [r7, #4]
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	3b04      	subs	r3, #4
 80106a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	f06f 0202 	mvn.w	r2, #2
 80106aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	3b20      	subs	r3, #32
 80106b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80106b2:	68fb      	ldr	r3, [r7, #12]
}
 80106b4:	4618      	mov	r0, r3
 80106b6:	3714      	adds	r7, #20
 80106b8:	46bd      	mov	sp, r7
 80106ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106be:	4770      	bx	lr
 80106c0:	080106c5 	.word	0x080106c5

080106c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80106c4:	b480      	push	{r7}
 80106c6:	b085      	sub	sp, #20
 80106c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80106ca:	2300      	movs	r3, #0
 80106cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80106ce:	4b13      	ldr	r3, [pc, #76]	@ (801071c <prvTaskExitError+0x58>)
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106d6:	d00b      	beq.n	80106f0 <prvTaskExitError+0x2c>
	__asm volatile
 80106d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106dc:	f383 8811 	msr	BASEPRI, r3
 80106e0:	f3bf 8f6f 	isb	sy
 80106e4:	f3bf 8f4f 	dsb	sy
 80106e8:	60fb      	str	r3, [r7, #12]
}
 80106ea:	bf00      	nop
 80106ec:	bf00      	nop
 80106ee:	e7fd      	b.n	80106ec <prvTaskExitError+0x28>
	__asm volatile
 80106f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106f4:	f383 8811 	msr	BASEPRI, r3
 80106f8:	f3bf 8f6f 	isb	sy
 80106fc:	f3bf 8f4f 	dsb	sy
 8010700:	60bb      	str	r3, [r7, #8]
}
 8010702:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010704:	bf00      	nop
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d0fc      	beq.n	8010706 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801070c:	bf00      	nop
 801070e:	bf00      	nop
 8010710:	3714      	adds	r7, #20
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr
 801071a:	bf00      	nop
 801071c:	2000002c 	.word	0x2000002c

08010720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010720:	4b07      	ldr	r3, [pc, #28]	@ (8010740 <pxCurrentTCBConst2>)
 8010722:	6819      	ldr	r1, [r3, #0]
 8010724:	6808      	ldr	r0, [r1, #0]
 8010726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801072a:	f380 8809 	msr	PSP, r0
 801072e:	f3bf 8f6f 	isb	sy
 8010732:	f04f 0000 	mov.w	r0, #0
 8010736:	f380 8811 	msr	BASEPRI, r0
 801073a:	4770      	bx	lr
 801073c:	f3af 8000 	nop.w

08010740 <pxCurrentTCBConst2>:
 8010740:	200014bc 	.word	0x200014bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010744:	bf00      	nop
 8010746:	bf00      	nop

08010748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010748:	4808      	ldr	r0, [pc, #32]	@ (801076c <prvPortStartFirstTask+0x24>)
 801074a:	6800      	ldr	r0, [r0, #0]
 801074c:	6800      	ldr	r0, [r0, #0]
 801074e:	f380 8808 	msr	MSP, r0
 8010752:	f04f 0000 	mov.w	r0, #0
 8010756:	f380 8814 	msr	CONTROL, r0
 801075a:	b662      	cpsie	i
 801075c:	b661      	cpsie	f
 801075e:	f3bf 8f4f 	dsb	sy
 8010762:	f3bf 8f6f 	isb	sy
 8010766:	df00      	svc	0
 8010768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801076a:	bf00      	nop
 801076c:	e000ed08 	.word	0xe000ed08

08010770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b086      	sub	sp, #24
 8010774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010776:	4b47      	ldr	r3, [pc, #284]	@ (8010894 <xPortStartScheduler+0x124>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	4a47      	ldr	r2, [pc, #284]	@ (8010898 <xPortStartScheduler+0x128>)
 801077c:	4293      	cmp	r3, r2
 801077e:	d10b      	bne.n	8010798 <xPortStartScheduler+0x28>
	__asm volatile
 8010780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010784:	f383 8811 	msr	BASEPRI, r3
 8010788:	f3bf 8f6f 	isb	sy
 801078c:	f3bf 8f4f 	dsb	sy
 8010790:	60fb      	str	r3, [r7, #12]
}
 8010792:	bf00      	nop
 8010794:	bf00      	nop
 8010796:	e7fd      	b.n	8010794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010798:	4b3e      	ldr	r3, [pc, #248]	@ (8010894 <xPortStartScheduler+0x124>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	4a3f      	ldr	r2, [pc, #252]	@ (801089c <xPortStartScheduler+0x12c>)
 801079e:	4293      	cmp	r3, r2
 80107a0:	d10b      	bne.n	80107ba <xPortStartScheduler+0x4a>
	__asm volatile
 80107a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a6:	f383 8811 	msr	BASEPRI, r3
 80107aa:	f3bf 8f6f 	isb	sy
 80107ae:	f3bf 8f4f 	dsb	sy
 80107b2:	613b      	str	r3, [r7, #16]
}
 80107b4:	bf00      	nop
 80107b6:	bf00      	nop
 80107b8:	e7fd      	b.n	80107b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80107ba:	4b39      	ldr	r3, [pc, #228]	@ (80108a0 <xPortStartScheduler+0x130>)
 80107bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80107be:	697b      	ldr	r3, [r7, #20]
 80107c0:	781b      	ldrb	r3, [r3, #0]
 80107c2:	b2db      	uxtb	r3, r3
 80107c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	22ff      	movs	r2, #255	@ 0xff
 80107ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80107cc:	697b      	ldr	r3, [r7, #20]
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	b2db      	uxtb	r3, r3
 80107d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80107d4:	78fb      	ldrb	r3, [r7, #3]
 80107d6:	b2db      	uxtb	r3, r3
 80107d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80107dc:	b2da      	uxtb	r2, r3
 80107de:	4b31      	ldr	r3, [pc, #196]	@ (80108a4 <xPortStartScheduler+0x134>)
 80107e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80107e2:	4b31      	ldr	r3, [pc, #196]	@ (80108a8 <xPortStartScheduler+0x138>)
 80107e4:	2207      	movs	r2, #7
 80107e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80107e8:	e009      	b.n	80107fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80107ea:	4b2f      	ldr	r3, [pc, #188]	@ (80108a8 <xPortStartScheduler+0x138>)
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	3b01      	subs	r3, #1
 80107f0:	4a2d      	ldr	r2, [pc, #180]	@ (80108a8 <xPortStartScheduler+0x138>)
 80107f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80107f4:	78fb      	ldrb	r3, [r7, #3]
 80107f6:	b2db      	uxtb	r3, r3
 80107f8:	005b      	lsls	r3, r3, #1
 80107fa:	b2db      	uxtb	r3, r3
 80107fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80107fe:	78fb      	ldrb	r3, [r7, #3]
 8010800:	b2db      	uxtb	r3, r3
 8010802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010806:	2b80      	cmp	r3, #128	@ 0x80
 8010808:	d0ef      	beq.n	80107ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801080a:	4b27      	ldr	r3, [pc, #156]	@ (80108a8 <xPortStartScheduler+0x138>)
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	f1c3 0307 	rsb	r3, r3, #7
 8010812:	2b04      	cmp	r3, #4
 8010814:	d00b      	beq.n	801082e <xPortStartScheduler+0xbe>
	__asm volatile
 8010816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801081a:	f383 8811 	msr	BASEPRI, r3
 801081e:	f3bf 8f6f 	isb	sy
 8010822:	f3bf 8f4f 	dsb	sy
 8010826:	60bb      	str	r3, [r7, #8]
}
 8010828:	bf00      	nop
 801082a:	bf00      	nop
 801082c:	e7fd      	b.n	801082a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801082e:	4b1e      	ldr	r3, [pc, #120]	@ (80108a8 <xPortStartScheduler+0x138>)
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	021b      	lsls	r3, r3, #8
 8010834:	4a1c      	ldr	r2, [pc, #112]	@ (80108a8 <xPortStartScheduler+0x138>)
 8010836:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010838:	4b1b      	ldr	r3, [pc, #108]	@ (80108a8 <xPortStartScheduler+0x138>)
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010840:	4a19      	ldr	r2, [pc, #100]	@ (80108a8 <xPortStartScheduler+0x138>)
 8010842:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	b2da      	uxtb	r2, r3
 8010848:	697b      	ldr	r3, [r7, #20]
 801084a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801084c:	4b17      	ldr	r3, [pc, #92]	@ (80108ac <xPortStartScheduler+0x13c>)
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	4a16      	ldr	r2, [pc, #88]	@ (80108ac <xPortStartScheduler+0x13c>)
 8010852:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010856:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010858:	4b14      	ldr	r3, [pc, #80]	@ (80108ac <xPortStartScheduler+0x13c>)
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	4a13      	ldr	r2, [pc, #76]	@ (80108ac <xPortStartScheduler+0x13c>)
 801085e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010862:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010864:	f000 f8da 	bl	8010a1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010868:	4b11      	ldr	r3, [pc, #68]	@ (80108b0 <xPortStartScheduler+0x140>)
 801086a:	2200      	movs	r2, #0
 801086c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801086e:	f000 f8f9 	bl	8010a64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010872:	4b10      	ldr	r3, [pc, #64]	@ (80108b4 <xPortStartScheduler+0x144>)
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	4a0f      	ldr	r2, [pc, #60]	@ (80108b4 <xPortStartScheduler+0x144>)
 8010878:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801087c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801087e:	f7ff ff63 	bl	8010748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010882:	f7ff fa95 	bl	800fdb0 <vTaskSwitchContext>
	prvTaskExitError();
 8010886:	f7ff ff1d 	bl	80106c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801088a:	2300      	movs	r3, #0
}
 801088c:	4618      	mov	r0, r3
 801088e:	3718      	adds	r7, #24
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}
 8010894:	e000ed00 	.word	0xe000ed00
 8010898:	410fc271 	.word	0x410fc271
 801089c:	410fc270 	.word	0x410fc270
 80108a0:	e000e400 	.word	0xe000e400
 80108a4:	200015e8 	.word	0x200015e8
 80108a8:	200015ec 	.word	0x200015ec
 80108ac:	e000ed20 	.word	0xe000ed20
 80108b0:	2000002c 	.word	0x2000002c
 80108b4:	e000ef34 	.word	0xe000ef34

080108b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80108b8:	b480      	push	{r7}
 80108ba:	b083      	sub	sp, #12
 80108bc:	af00      	add	r7, sp, #0
	__asm volatile
 80108be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108c2:	f383 8811 	msr	BASEPRI, r3
 80108c6:	f3bf 8f6f 	isb	sy
 80108ca:	f3bf 8f4f 	dsb	sy
 80108ce:	607b      	str	r3, [r7, #4]
}
 80108d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80108d2:	4b10      	ldr	r3, [pc, #64]	@ (8010914 <vPortEnterCritical+0x5c>)
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	3301      	adds	r3, #1
 80108d8:	4a0e      	ldr	r2, [pc, #56]	@ (8010914 <vPortEnterCritical+0x5c>)
 80108da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80108dc:	4b0d      	ldr	r3, [pc, #52]	@ (8010914 <vPortEnterCritical+0x5c>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	2b01      	cmp	r3, #1
 80108e2:	d110      	bne.n	8010906 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80108e4:	4b0c      	ldr	r3, [pc, #48]	@ (8010918 <vPortEnterCritical+0x60>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	b2db      	uxtb	r3, r3
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d00b      	beq.n	8010906 <vPortEnterCritical+0x4e>
	__asm volatile
 80108ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108f2:	f383 8811 	msr	BASEPRI, r3
 80108f6:	f3bf 8f6f 	isb	sy
 80108fa:	f3bf 8f4f 	dsb	sy
 80108fe:	603b      	str	r3, [r7, #0]
}
 8010900:	bf00      	nop
 8010902:	bf00      	nop
 8010904:	e7fd      	b.n	8010902 <vPortEnterCritical+0x4a>
	}
}
 8010906:	bf00      	nop
 8010908:	370c      	adds	r7, #12
 801090a:	46bd      	mov	sp, r7
 801090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010910:	4770      	bx	lr
 8010912:	bf00      	nop
 8010914:	2000002c 	.word	0x2000002c
 8010918:	e000ed04 	.word	0xe000ed04

0801091c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801091c:	b480      	push	{r7}
 801091e:	b083      	sub	sp, #12
 8010920:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010922:	4b12      	ldr	r3, [pc, #72]	@ (801096c <vPortExitCritical+0x50>)
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d10b      	bne.n	8010942 <vPortExitCritical+0x26>
	__asm volatile
 801092a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801092e:	f383 8811 	msr	BASEPRI, r3
 8010932:	f3bf 8f6f 	isb	sy
 8010936:	f3bf 8f4f 	dsb	sy
 801093a:	607b      	str	r3, [r7, #4]
}
 801093c:	bf00      	nop
 801093e:	bf00      	nop
 8010940:	e7fd      	b.n	801093e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010942:	4b0a      	ldr	r3, [pc, #40]	@ (801096c <vPortExitCritical+0x50>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	3b01      	subs	r3, #1
 8010948:	4a08      	ldr	r2, [pc, #32]	@ (801096c <vPortExitCritical+0x50>)
 801094a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801094c:	4b07      	ldr	r3, [pc, #28]	@ (801096c <vPortExitCritical+0x50>)
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d105      	bne.n	8010960 <vPortExitCritical+0x44>
 8010954:	2300      	movs	r3, #0
 8010956:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010958:	683b      	ldr	r3, [r7, #0]
 801095a:	f383 8811 	msr	BASEPRI, r3
}
 801095e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010960:	bf00      	nop
 8010962:	370c      	adds	r7, #12
 8010964:	46bd      	mov	sp, r7
 8010966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096a:	4770      	bx	lr
 801096c:	2000002c 	.word	0x2000002c

08010970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010970:	f3ef 8009 	mrs	r0, PSP
 8010974:	f3bf 8f6f 	isb	sy
 8010978:	4b15      	ldr	r3, [pc, #84]	@ (80109d0 <pxCurrentTCBConst>)
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	f01e 0f10 	tst.w	lr, #16
 8010980:	bf08      	it	eq
 8010982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801098a:	6010      	str	r0, [r2, #0]
 801098c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010990:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010994:	f380 8811 	msr	BASEPRI, r0
 8010998:	f3bf 8f4f 	dsb	sy
 801099c:	f3bf 8f6f 	isb	sy
 80109a0:	f7ff fa06 	bl	800fdb0 <vTaskSwitchContext>
 80109a4:	f04f 0000 	mov.w	r0, #0
 80109a8:	f380 8811 	msr	BASEPRI, r0
 80109ac:	bc09      	pop	{r0, r3}
 80109ae:	6819      	ldr	r1, [r3, #0]
 80109b0:	6808      	ldr	r0, [r1, #0]
 80109b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109b6:	f01e 0f10 	tst.w	lr, #16
 80109ba:	bf08      	it	eq
 80109bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80109c0:	f380 8809 	msr	PSP, r0
 80109c4:	f3bf 8f6f 	isb	sy
 80109c8:	4770      	bx	lr
 80109ca:	bf00      	nop
 80109cc:	f3af 8000 	nop.w

080109d0 <pxCurrentTCBConst>:
 80109d0:	200014bc 	.word	0x200014bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80109d4:	bf00      	nop
 80109d6:	bf00      	nop

080109d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	b082      	sub	sp, #8
 80109dc:	af00      	add	r7, sp, #0
	__asm volatile
 80109de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109e2:	f383 8811 	msr	BASEPRI, r3
 80109e6:	f3bf 8f6f 	isb	sy
 80109ea:	f3bf 8f4f 	dsb	sy
 80109ee:	607b      	str	r3, [r7, #4]
}
 80109f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80109f2:	f7ff f923 	bl	800fc3c <xTaskIncrementTick>
 80109f6:	4603      	mov	r3, r0
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d003      	beq.n	8010a04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80109fc:	4b06      	ldr	r3, [pc, #24]	@ (8010a18 <SysTick_Handler+0x40>)
 80109fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a02:	601a      	str	r2, [r3, #0]
 8010a04:	2300      	movs	r3, #0
 8010a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010a08:	683b      	ldr	r3, [r7, #0]
 8010a0a:	f383 8811 	msr	BASEPRI, r3
}
 8010a0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010a10:	bf00      	nop
 8010a12:	3708      	adds	r7, #8
 8010a14:	46bd      	mov	sp, r7
 8010a16:	bd80      	pop	{r7, pc}
 8010a18:	e000ed04 	.word	0xe000ed04

08010a1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010a20:	4b0b      	ldr	r3, [pc, #44]	@ (8010a50 <vPortSetupTimerInterrupt+0x34>)
 8010a22:	2200      	movs	r2, #0
 8010a24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010a26:	4b0b      	ldr	r3, [pc, #44]	@ (8010a54 <vPortSetupTimerInterrupt+0x38>)
 8010a28:	2200      	movs	r2, #0
 8010a2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8010a58 <vPortSetupTimerInterrupt+0x3c>)
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	4a0a      	ldr	r2, [pc, #40]	@ (8010a5c <vPortSetupTimerInterrupt+0x40>)
 8010a32:	fba2 2303 	umull	r2, r3, r2, r3
 8010a36:	099b      	lsrs	r3, r3, #6
 8010a38:	4a09      	ldr	r2, [pc, #36]	@ (8010a60 <vPortSetupTimerInterrupt+0x44>)
 8010a3a:	3b01      	subs	r3, #1
 8010a3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010a3e:	4b04      	ldr	r3, [pc, #16]	@ (8010a50 <vPortSetupTimerInterrupt+0x34>)
 8010a40:	2207      	movs	r2, #7
 8010a42:	601a      	str	r2, [r3, #0]
}
 8010a44:	bf00      	nop
 8010a46:	46bd      	mov	sp, r7
 8010a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4c:	4770      	bx	lr
 8010a4e:	bf00      	nop
 8010a50:	e000e010 	.word	0xe000e010
 8010a54:	e000e018 	.word	0xe000e018
 8010a58:	20000008 	.word	0x20000008
 8010a5c:	10624dd3 	.word	0x10624dd3
 8010a60:	e000e014 	.word	0xe000e014

08010a64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010a64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010a74 <vPortEnableVFP+0x10>
 8010a68:	6801      	ldr	r1, [r0, #0]
 8010a6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010a6e:	6001      	str	r1, [r0, #0]
 8010a70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010a72:	bf00      	nop
 8010a74:	e000ed88 	.word	0xe000ed88

08010a78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010a78:	b480      	push	{r7}
 8010a7a:	b085      	sub	sp, #20
 8010a7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010a7e:	f3ef 8305 	mrs	r3, IPSR
 8010a82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	2b0f      	cmp	r3, #15
 8010a88:	d915      	bls.n	8010ab6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010a8a:	4a18      	ldr	r2, [pc, #96]	@ (8010aec <vPortValidateInterruptPriority+0x74>)
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	4413      	add	r3, r2
 8010a90:	781b      	ldrb	r3, [r3, #0]
 8010a92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010a94:	4b16      	ldr	r3, [pc, #88]	@ (8010af0 <vPortValidateInterruptPriority+0x78>)
 8010a96:	781b      	ldrb	r3, [r3, #0]
 8010a98:	7afa      	ldrb	r2, [r7, #11]
 8010a9a:	429a      	cmp	r2, r3
 8010a9c:	d20b      	bcs.n	8010ab6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8010a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa2:	f383 8811 	msr	BASEPRI, r3
 8010aa6:	f3bf 8f6f 	isb	sy
 8010aaa:	f3bf 8f4f 	dsb	sy
 8010aae:	607b      	str	r3, [r7, #4]
}
 8010ab0:	bf00      	nop
 8010ab2:	bf00      	nop
 8010ab4:	e7fd      	b.n	8010ab2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8010af4 <vPortValidateInterruptPriority+0x7c>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010abe:	4b0e      	ldr	r3, [pc, #56]	@ (8010af8 <vPortValidateInterruptPriority+0x80>)
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	429a      	cmp	r2, r3
 8010ac4:	d90b      	bls.n	8010ade <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aca:	f383 8811 	msr	BASEPRI, r3
 8010ace:	f3bf 8f6f 	isb	sy
 8010ad2:	f3bf 8f4f 	dsb	sy
 8010ad6:	603b      	str	r3, [r7, #0]
}
 8010ad8:	bf00      	nop
 8010ada:	bf00      	nop
 8010adc:	e7fd      	b.n	8010ada <vPortValidateInterruptPriority+0x62>
	}
 8010ade:	bf00      	nop
 8010ae0:	3714      	adds	r7, #20
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae8:	4770      	bx	lr
 8010aea:	bf00      	nop
 8010aec:	e000e3f0 	.word	0xe000e3f0
 8010af0:	200015e8 	.word	0x200015e8
 8010af4:	e000ed0c 	.word	0xe000ed0c
 8010af8:	200015ec 	.word	0x200015ec

08010afc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010afc:	b580      	push	{r7, lr}
 8010afe:	b08a      	sub	sp, #40	@ 0x28
 8010b00:	af00      	add	r7, sp, #0
 8010b02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010b04:	2300      	movs	r3, #0
 8010b06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010b08:	f7fe ffdc 	bl	800fac4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8010c80 <pvPortMalloc+0x184>)
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d101      	bne.n	8010b18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010b14:	f000 f924 	bl	8010d60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010b18:	4b5a      	ldr	r3, [pc, #360]	@ (8010c84 <pvPortMalloc+0x188>)
 8010b1a:	681a      	ldr	r2, [r3, #0]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	4013      	ands	r3, r2
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	f040 8095 	bne.w	8010c50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d01e      	beq.n	8010b6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010b2c:	2208      	movs	r2, #8
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	4413      	add	r3, r2
 8010b32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f003 0307 	and.w	r3, r3, #7
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d015      	beq.n	8010b6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f023 0307 	bic.w	r3, r3, #7
 8010b44:	3308      	adds	r3, #8
 8010b46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	f003 0307 	and.w	r3, r3, #7
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d00b      	beq.n	8010b6a <pvPortMalloc+0x6e>
	__asm volatile
 8010b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b56:	f383 8811 	msr	BASEPRI, r3
 8010b5a:	f3bf 8f6f 	isb	sy
 8010b5e:	f3bf 8f4f 	dsb	sy
 8010b62:	617b      	str	r3, [r7, #20]
}
 8010b64:	bf00      	nop
 8010b66:	bf00      	nop
 8010b68:	e7fd      	b.n	8010b66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d06f      	beq.n	8010c50 <pvPortMalloc+0x154>
 8010b70:	4b45      	ldr	r3, [pc, #276]	@ (8010c88 <pvPortMalloc+0x18c>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	687a      	ldr	r2, [r7, #4]
 8010b76:	429a      	cmp	r2, r3
 8010b78:	d86a      	bhi.n	8010c50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010b7a:	4b44      	ldr	r3, [pc, #272]	@ (8010c8c <pvPortMalloc+0x190>)
 8010b7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010b7e:	4b43      	ldr	r3, [pc, #268]	@ (8010c8c <pvPortMalloc+0x190>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010b84:	e004      	b.n	8010b90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b92:	685b      	ldr	r3, [r3, #4]
 8010b94:	687a      	ldr	r2, [r7, #4]
 8010b96:	429a      	cmp	r2, r3
 8010b98:	d903      	bls.n	8010ba2 <pvPortMalloc+0xa6>
 8010b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d1f1      	bne.n	8010b86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010ba2:	4b37      	ldr	r3, [pc, #220]	@ (8010c80 <pvPortMalloc+0x184>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ba8:	429a      	cmp	r2, r3
 8010baa:	d051      	beq.n	8010c50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010bac:	6a3b      	ldr	r3, [r7, #32]
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	2208      	movs	r2, #8
 8010bb2:	4413      	add	r3, r2
 8010bb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bb8:	681a      	ldr	r2, [r3, #0]
 8010bba:	6a3b      	ldr	r3, [r7, #32]
 8010bbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bc0:	685a      	ldr	r2, [r3, #4]
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	1ad2      	subs	r2, r2, r3
 8010bc6:	2308      	movs	r3, #8
 8010bc8:	005b      	lsls	r3, r3, #1
 8010bca:	429a      	cmp	r2, r3
 8010bcc:	d920      	bls.n	8010c10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	4413      	add	r3, r2
 8010bd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010bd6:	69bb      	ldr	r3, [r7, #24]
 8010bd8:	f003 0307 	and.w	r3, r3, #7
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d00b      	beq.n	8010bf8 <pvPortMalloc+0xfc>
	__asm volatile
 8010be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010be4:	f383 8811 	msr	BASEPRI, r3
 8010be8:	f3bf 8f6f 	isb	sy
 8010bec:	f3bf 8f4f 	dsb	sy
 8010bf0:	613b      	str	r3, [r7, #16]
}
 8010bf2:	bf00      	nop
 8010bf4:	bf00      	nop
 8010bf6:	e7fd      	b.n	8010bf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bfa:	685a      	ldr	r2, [r3, #4]
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	1ad2      	subs	r2, r2, r3
 8010c00:	69bb      	ldr	r3, [r7, #24]
 8010c02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c06:	687a      	ldr	r2, [r7, #4]
 8010c08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010c0a:	69b8      	ldr	r0, [r7, #24]
 8010c0c:	f000 f90a 	bl	8010e24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010c10:	4b1d      	ldr	r3, [pc, #116]	@ (8010c88 <pvPortMalloc+0x18c>)
 8010c12:	681a      	ldr	r2, [r3, #0]
 8010c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c16:	685b      	ldr	r3, [r3, #4]
 8010c18:	1ad3      	subs	r3, r2, r3
 8010c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8010c88 <pvPortMalloc+0x18c>)
 8010c1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8010c88 <pvPortMalloc+0x18c>)
 8010c20:	681a      	ldr	r2, [r3, #0]
 8010c22:	4b1b      	ldr	r3, [pc, #108]	@ (8010c90 <pvPortMalloc+0x194>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	429a      	cmp	r2, r3
 8010c28:	d203      	bcs.n	8010c32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010c2a:	4b17      	ldr	r3, [pc, #92]	@ (8010c88 <pvPortMalloc+0x18c>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	4a18      	ldr	r2, [pc, #96]	@ (8010c90 <pvPortMalloc+0x194>)
 8010c30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c34:	685a      	ldr	r2, [r3, #4]
 8010c36:	4b13      	ldr	r3, [pc, #76]	@ (8010c84 <pvPortMalloc+0x188>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	431a      	orrs	r2, r3
 8010c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c42:	2200      	movs	r2, #0
 8010c44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010c46:	4b13      	ldr	r3, [pc, #76]	@ (8010c94 <pvPortMalloc+0x198>)
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	4a11      	ldr	r2, [pc, #68]	@ (8010c94 <pvPortMalloc+0x198>)
 8010c4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010c50:	f7fe ff46 	bl	800fae0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010c54:	69fb      	ldr	r3, [r7, #28]
 8010c56:	f003 0307 	and.w	r3, r3, #7
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d00b      	beq.n	8010c76 <pvPortMalloc+0x17a>
	__asm volatile
 8010c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c62:	f383 8811 	msr	BASEPRI, r3
 8010c66:	f3bf 8f6f 	isb	sy
 8010c6a:	f3bf 8f4f 	dsb	sy
 8010c6e:	60fb      	str	r3, [r7, #12]
}
 8010c70:	bf00      	nop
 8010c72:	bf00      	nop
 8010c74:	e7fd      	b.n	8010c72 <pvPortMalloc+0x176>
	return pvReturn;
 8010c76:	69fb      	ldr	r3, [r7, #28]
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3728      	adds	r7, #40	@ 0x28
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}
 8010c80:	200044d8 	.word	0x200044d8
 8010c84:	200044ec 	.word	0x200044ec
 8010c88:	200044dc 	.word	0x200044dc
 8010c8c:	200044d0 	.word	0x200044d0
 8010c90:	200044e0 	.word	0x200044e0
 8010c94:	200044e4 	.word	0x200044e4

08010c98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b086      	sub	sp, #24
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d04f      	beq.n	8010d4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010caa:	2308      	movs	r3, #8
 8010cac:	425b      	negs	r3, r3
 8010cae:	697a      	ldr	r2, [r7, #20]
 8010cb0:	4413      	add	r3, r2
 8010cb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010cb8:	693b      	ldr	r3, [r7, #16]
 8010cba:	685a      	ldr	r2, [r3, #4]
 8010cbc:	4b25      	ldr	r3, [pc, #148]	@ (8010d54 <vPortFree+0xbc>)
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	4013      	ands	r3, r2
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d10b      	bne.n	8010cde <vPortFree+0x46>
	__asm volatile
 8010cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cca:	f383 8811 	msr	BASEPRI, r3
 8010cce:	f3bf 8f6f 	isb	sy
 8010cd2:	f3bf 8f4f 	dsb	sy
 8010cd6:	60fb      	str	r3, [r7, #12]
}
 8010cd8:	bf00      	nop
 8010cda:	bf00      	nop
 8010cdc:	e7fd      	b.n	8010cda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010cde:	693b      	ldr	r3, [r7, #16]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d00b      	beq.n	8010cfe <vPortFree+0x66>
	__asm volatile
 8010ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cea:	f383 8811 	msr	BASEPRI, r3
 8010cee:	f3bf 8f6f 	isb	sy
 8010cf2:	f3bf 8f4f 	dsb	sy
 8010cf6:	60bb      	str	r3, [r7, #8]
}
 8010cf8:	bf00      	nop
 8010cfa:	bf00      	nop
 8010cfc:	e7fd      	b.n	8010cfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010cfe:	693b      	ldr	r3, [r7, #16]
 8010d00:	685a      	ldr	r2, [r3, #4]
 8010d02:	4b14      	ldr	r3, [pc, #80]	@ (8010d54 <vPortFree+0xbc>)
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	4013      	ands	r3, r2
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d01e      	beq.n	8010d4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010d0c:	693b      	ldr	r3, [r7, #16]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d11a      	bne.n	8010d4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010d14:	693b      	ldr	r3, [r7, #16]
 8010d16:	685a      	ldr	r2, [r3, #4]
 8010d18:	4b0e      	ldr	r3, [pc, #56]	@ (8010d54 <vPortFree+0xbc>)
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	43db      	mvns	r3, r3
 8010d1e:	401a      	ands	r2, r3
 8010d20:	693b      	ldr	r3, [r7, #16]
 8010d22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010d24:	f7fe fece 	bl	800fac4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010d28:	693b      	ldr	r3, [r7, #16]
 8010d2a:	685a      	ldr	r2, [r3, #4]
 8010d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8010d58 <vPortFree+0xc0>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	4413      	add	r3, r2
 8010d32:	4a09      	ldr	r2, [pc, #36]	@ (8010d58 <vPortFree+0xc0>)
 8010d34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010d36:	6938      	ldr	r0, [r7, #16]
 8010d38:	f000 f874 	bl	8010e24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010d3c:	4b07      	ldr	r3, [pc, #28]	@ (8010d5c <vPortFree+0xc4>)
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	3301      	adds	r3, #1
 8010d42:	4a06      	ldr	r2, [pc, #24]	@ (8010d5c <vPortFree+0xc4>)
 8010d44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010d46:	f7fe fecb 	bl	800fae0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010d4a:	bf00      	nop
 8010d4c:	3718      	adds	r7, #24
 8010d4e:	46bd      	mov	sp, r7
 8010d50:	bd80      	pop	{r7, pc}
 8010d52:	bf00      	nop
 8010d54:	200044ec 	.word	0x200044ec
 8010d58:	200044dc 	.word	0x200044dc
 8010d5c:	200044e8 	.word	0x200044e8

08010d60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010d60:	b480      	push	{r7}
 8010d62:	b085      	sub	sp, #20
 8010d64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010d66:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8010d6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010d6c:	4b27      	ldr	r3, [pc, #156]	@ (8010e0c <prvHeapInit+0xac>)
 8010d6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	f003 0307 	and.w	r3, r3, #7
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d00c      	beq.n	8010d94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	3307      	adds	r3, #7
 8010d7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	f023 0307 	bic.w	r3, r3, #7
 8010d86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010d88:	68ba      	ldr	r2, [r7, #8]
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	1ad3      	subs	r3, r2, r3
 8010d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8010e0c <prvHeapInit+0xac>)
 8010d90:	4413      	add	r3, r2
 8010d92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010d98:	4a1d      	ldr	r2, [pc, #116]	@ (8010e10 <prvHeapInit+0xb0>)
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8010e10 <prvHeapInit+0xb0>)
 8010da0:	2200      	movs	r2, #0
 8010da2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	68ba      	ldr	r2, [r7, #8]
 8010da8:	4413      	add	r3, r2
 8010daa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010dac:	2208      	movs	r2, #8
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	1a9b      	subs	r3, r3, r2
 8010db2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	f023 0307 	bic.w	r3, r3, #7
 8010dba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	4a15      	ldr	r2, [pc, #84]	@ (8010e14 <prvHeapInit+0xb4>)
 8010dc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010dc2:	4b14      	ldr	r3, [pc, #80]	@ (8010e14 <prvHeapInit+0xb4>)
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	2200      	movs	r2, #0
 8010dc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010dca:	4b12      	ldr	r3, [pc, #72]	@ (8010e14 <prvHeapInit+0xb4>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	2200      	movs	r2, #0
 8010dd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010dd6:	683b      	ldr	r3, [r7, #0]
 8010dd8:	68fa      	ldr	r2, [r7, #12]
 8010dda:	1ad2      	subs	r2, r2, r3
 8010ddc:	683b      	ldr	r3, [r7, #0]
 8010dde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010de0:	4b0c      	ldr	r3, [pc, #48]	@ (8010e14 <prvHeapInit+0xb4>)
 8010de2:	681a      	ldr	r2, [r3, #0]
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010de8:	683b      	ldr	r3, [r7, #0]
 8010dea:	685b      	ldr	r3, [r3, #4]
 8010dec:	4a0a      	ldr	r2, [pc, #40]	@ (8010e18 <prvHeapInit+0xb8>)
 8010dee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	685b      	ldr	r3, [r3, #4]
 8010df4:	4a09      	ldr	r2, [pc, #36]	@ (8010e1c <prvHeapInit+0xbc>)
 8010df6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010df8:	4b09      	ldr	r3, [pc, #36]	@ (8010e20 <prvHeapInit+0xc0>)
 8010dfa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010dfe:	601a      	str	r2, [r3, #0]
}
 8010e00:	bf00      	nop
 8010e02:	3714      	adds	r7, #20
 8010e04:	46bd      	mov	sp, r7
 8010e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0a:	4770      	bx	lr
 8010e0c:	200015f0 	.word	0x200015f0
 8010e10:	200044d0 	.word	0x200044d0
 8010e14:	200044d8 	.word	0x200044d8
 8010e18:	200044e0 	.word	0x200044e0
 8010e1c:	200044dc 	.word	0x200044dc
 8010e20:	200044ec 	.word	0x200044ec

08010e24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010e24:	b480      	push	{r7}
 8010e26:	b085      	sub	sp, #20
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010e2c:	4b28      	ldr	r3, [pc, #160]	@ (8010ed0 <prvInsertBlockIntoFreeList+0xac>)
 8010e2e:	60fb      	str	r3, [r7, #12]
 8010e30:	e002      	b.n	8010e38 <prvInsertBlockIntoFreeList+0x14>
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	60fb      	str	r3, [r7, #12]
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	687a      	ldr	r2, [r7, #4]
 8010e3e:	429a      	cmp	r2, r3
 8010e40:	d8f7      	bhi.n	8010e32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	685b      	ldr	r3, [r3, #4]
 8010e4a:	68ba      	ldr	r2, [r7, #8]
 8010e4c:	4413      	add	r3, r2
 8010e4e:	687a      	ldr	r2, [r7, #4]
 8010e50:	429a      	cmp	r2, r3
 8010e52:	d108      	bne.n	8010e66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	685a      	ldr	r2, [r3, #4]
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	685b      	ldr	r3, [r3, #4]
 8010e5c:	441a      	add	r2, r3
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	685b      	ldr	r3, [r3, #4]
 8010e6e:	68ba      	ldr	r2, [r7, #8]
 8010e70:	441a      	add	r2, r3
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	429a      	cmp	r2, r3
 8010e78:	d118      	bne.n	8010eac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	681a      	ldr	r2, [r3, #0]
 8010e7e:	4b15      	ldr	r3, [pc, #84]	@ (8010ed4 <prvInsertBlockIntoFreeList+0xb0>)
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	429a      	cmp	r2, r3
 8010e84:	d00d      	beq.n	8010ea2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	685a      	ldr	r2, [r3, #4]
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	685b      	ldr	r3, [r3, #4]
 8010e90:	441a      	add	r2, r3
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010e96:	68fb      	ldr	r3, [r7, #12]
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	681a      	ldr	r2, [r3, #0]
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	601a      	str	r2, [r3, #0]
 8010ea0:	e008      	b.n	8010eb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8010ed4 <prvInsertBlockIntoFreeList+0xb0>)
 8010ea4:	681a      	ldr	r2, [r3, #0]
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	601a      	str	r2, [r3, #0]
 8010eaa:	e003      	b.n	8010eb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	681a      	ldr	r2, [r3, #0]
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010eb4:	68fa      	ldr	r2, [r7, #12]
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	429a      	cmp	r2, r3
 8010eba:	d002      	beq.n	8010ec2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	687a      	ldr	r2, [r7, #4]
 8010ec0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010ec2:	bf00      	nop
 8010ec4:	3714      	adds	r7, #20
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop
 8010ed0:	200044d0 	.word	0x200044d0
 8010ed4:	200044d8 	.word	0x200044d8

08010ed8 <__cvt>:
 8010ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010edc:	ec57 6b10 	vmov	r6, r7, d0
 8010ee0:	2f00      	cmp	r7, #0
 8010ee2:	460c      	mov	r4, r1
 8010ee4:	4619      	mov	r1, r3
 8010ee6:	463b      	mov	r3, r7
 8010ee8:	bfbb      	ittet	lt
 8010eea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010eee:	461f      	movlt	r7, r3
 8010ef0:	2300      	movge	r3, #0
 8010ef2:	232d      	movlt	r3, #45	@ 0x2d
 8010ef4:	700b      	strb	r3, [r1, #0]
 8010ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010ef8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010efc:	4691      	mov	r9, r2
 8010efe:	f023 0820 	bic.w	r8, r3, #32
 8010f02:	bfbc      	itt	lt
 8010f04:	4632      	movlt	r2, r6
 8010f06:	4616      	movlt	r6, r2
 8010f08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010f0c:	d005      	beq.n	8010f1a <__cvt+0x42>
 8010f0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010f12:	d100      	bne.n	8010f16 <__cvt+0x3e>
 8010f14:	3401      	adds	r4, #1
 8010f16:	2102      	movs	r1, #2
 8010f18:	e000      	b.n	8010f1c <__cvt+0x44>
 8010f1a:	2103      	movs	r1, #3
 8010f1c:	ab03      	add	r3, sp, #12
 8010f1e:	9301      	str	r3, [sp, #4]
 8010f20:	ab02      	add	r3, sp, #8
 8010f22:	9300      	str	r3, [sp, #0]
 8010f24:	ec47 6b10 	vmov	d0, r6, r7
 8010f28:	4653      	mov	r3, sl
 8010f2a:	4622      	mov	r2, r4
 8010f2c:	f001 f910 	bl	8012150 <_dtoa_r>
 8010f30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010f34:	4605      	mov	r5, r0
 8010f36:	d119      	bne.n	8010f6c <__cvt+0x94>
 8010f38:	f019 0f01 	tst.w	r9, #1
 8010f3c:	d00e      	beq.n	8010f5c <__cvt+0x84>
 8010f3e:	eb00 0904 	add.w	r9, r0, r4
 8010f42:	2200      	movs	r2, #0
 8010f44:	2300      	movs	r3, #0
 8010f46:	4630      	mov	r0, r6
 8010f48:	4639      	mov	r1, r7
 8010f4a:	f7ef fde5 	bl	8000b18 <__aeabi_dcmpeq>
 8010f4e:	b108      	cbz	r0, 8010f54 <__cvt+0x7c>
 8010f50:	f8cd 900c 	str.w	r9, [sp, #12]
 8010f54:	2230      	movs	r2, #48	@ 0x30
 8010f56:	9b03      	ldr	r3, [sp, #12]
 8010f58:	454b      	cmp	r3, r9
 8010f5a:	d31e      	bcc.n	8010f9a <__cvt+0xc2>
 8010f5c:	9b03      	ldr	r3, [sp, #12]
 8010f5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010f60:	1b5b      	subs	r3, r3, r5
 8010f62:	4628      	mov	r0, r5
 8010f64:	6013      	str	r3, [r2, #0]
 8010f66:	b004      	add	sp, #16
 8010f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010f70:	eb00 0904 	add.w	r9, r0, r4
 8010f74:	d1e5      	bne.n	8010f42 <__cvt+0x6a>
 8010f76:	7803      	ldrb	r3, [r0, #0]
 8010f78:	2b30      	cmp	r3, #48	@ 0x30
 8010f7a:	d10a      	bne.n	8010f92 <__cvt+0xba>
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	2300      	movs	r3, #0
 8010f80:	4630      	mov	r0, r6
 8010f82:	4639      	mov	r1, r7
 8010f84:	f7ef fdc8 	bl	8000b18 <__aeabi_dcmpeq>
 8010f88:	b918      	cbnz	r0, 8010f92 <__cvt+0xba>
 8010f8a:	f1c4 0401 	rsb	r4, r4, #1
 8010f8e:	f8ca 4000 	str.w	r4, [sl]
 8010f92:	f8da 3000 	ldr.w	r3, [sl]
 8010f96:	4499      	add	r9, r3
 8010f98:	e7d3      	b.n	8010f42 <__cvt+0x6a>
 8010f9a:	1c59      	adds	r1, r3, #1
 8010f9c:	9103      	str	r1, [sp, #12]
 8010f9e:	701a      	strb	r2, [r3, #0]
 8010fa0:	e7d9      	b.n	8010f56 <__cvt+0x7e>

08010fa2 <__exponent>:
 8010fa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fa4:	2900      	cmp	r1, #0
 8010fa6:	bfba      	itte	lt
 8010fa8:	4249      	neglt	r1, r1
 8010faa:	232d      	movlt	r3, #45	@ 0x2d
 8010fac:	232b      	movge	r3, #43	@ 0x2b
 8010fae:	2909      	cmp	r1, #9
 8010fb0:	7002      	strb	r2, [r0, #0]
 8010fb2:	7043      	strb	r3, [r0, #1]
 8010fb4:	dd29      	ble.n	801100a <__exponent+0x68>
 8010fb6:	f10d 0307 	add.w	r3, sp, #7
 8010fba:	461d      	mov	r5, r3
 8010fbc:	270a      	movs	r7, #10
 8010fbe:	461a      	mov	r2, r3
 8010fc0:	fbb1 f6f7 	udiv	r6, r1, r7
 8010fc4:	fb07 1416 	mls	r4, r7, r6, r1
 8010fc8:	3430      	adds	r4, #48	@ 0x30
 8010fca:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010fce:	460c      	mov	r4, r1
 8010fd0:	2c63      	cmp	r4, #99	@ 0x63
 8010fd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8010fd6:	4631      	mov	r1, r6
 8010fd8:	dcf1      	bgt.n	8010fbe <__exponent+0x1c>
 8010fda:	3130      	adds	r1, #48	@ 0x30
 8010fdc:	1e94      	subs	r4, r2, #2
 8010fde:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010fe2:	1c41      	adds	r1, r0, #1
 8010fe4:	4623      	mov	r3, r4
 8010fe6:	42ab      	cmp	r3, r5
 8010fe8:	d30a      	bcc.n	8011000 <__exponent+0x5e>
 8010fea:	f10d 0309 	add.w	r3, sp, #9
 8010fee:	1a9b      	subs	r3, r3, r2
 8010ff0:	42ac      	cmp	r4, r5
 8010ff2:	bf88      	it	hi
 8010ff4:	2300      	movhi	r3, #0
 8010ff6:	3302      	adds	r3, #2
 8010ff8:	4403      	add	r3, r0
 8010ffa:	1a18      	subs	r0, r3, r0
 8010ffc:	b003      	add	sp, #12
 8010ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011000:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011004:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011008:	e7ed      	b.n	8010fe6 <__exponent+0x44>
 801100a:	2330      	movs	r3, #48	@ 0x30
 801100c:	3130      	adds	r1, #48	@ 0x30
 801100e:	7083      	strb	r3, [r0, #2]
 8011010:	70c1      	strb	r1, [r0, #3]
 8011012:	1d03      	adds	r3, r0, #4
 8011014:	e7f1      	b.n	8010ffa <__exponent+0x58>
	...

08011018 <_printf_float>:
 8011018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801101c:	b08d      	sub	sp, #52	@ 0x34
 801101e:	460c      	mov	r4, r1
 8011020:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011024:	4616      	mov	r6, r2
 8011026:	461f      	mov	r7, r3
 8011028:	4605      	mov	r5, r0
 801102a:	f000 ff1f 	bl	8011e6c <_localeconv_r>
 801102e:	6803      	ldr	r3, [r0, #0]
 8011030:	9304      	str	r3, [sp, #16]
 8011032:	4618      	mov	r0, r3
 8011034:	f7ef f944 	bl	80002c0 <strlen>
 8011038:	2300      	movs	r3, #0
 801103a:	930a      	str	r3, [sp, #40]	@ 0x28
 801103c:	f8d8 3000 	ldr.w	r3, [r8]
 8011040:	9005      	str	r0, [sp, #20]
 8011042:	3307      	adds	r3, #7
 8011044:	f023 0307 	bic.w	r3, r3, #7
 8011048:	f103 0208 	add.w	r2, r3, #8
 801104c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011050:	f8d4 b000 	ldr.w	fp, [r4]
 8011054:	f8c8 2000 	str.w	r2, [r8]
 8011058:	e9d3 8900 	ldrd	r8, r9, [r3]
 801105c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011060:	9307      	str	r3, [sp, #28]
 8011062:	f8cd 8018 	str.w	r8, [sp, #24]
 8011066:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801106a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801106e:	4b9c      	ldr	r3, [pc, #624]	@ (80112e0 <_printf_float+0x2c8>)
 8011070:	f04f 32ff 	mov.w	r2, #4294967295
 8011074:	f7ef fd82 	bl	8000b7c <__aeabi_dcmpun>
 8011078:	bb70      	cbnz	r0, 80110d8 <_printf_float+0xc0>
 801107a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801107e:	4b98      	ldr	r3, [pc, #608]	@ (80112e0 <_printf_float+0x2c8>)
 8011080:	f04f 32ff 	mov.w	r2, #4294967295
 8011084:	f7ef fd5c 	bl	8000b40 <__aeabi_dcmple>
 8011088:	bb30      	cbnz	r0, 80110d8 <_printf_float+0xc0>
 801108a:	2200      	movs	r2, #0
 801108c:	2300      	movs	r3, #0
 801108e:	4640      	mov	r0, r8
 8011090:	4649      	mov	r1, r9
 8011092:	f7ef fd4b 	bl	8000b2c <__aeabi_dcmplt>
 8011096:	b110      	cbz	r0, 801109e <_printf_float+0x86>
 8011098:	232d      	movs	r3, #45	@ 0x2d
 801109a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801109e:	4a91      	ldr	r2, [pc, #580]	@ (80112e4 <_printf_float+0x2cc>)
 80110a0:	4b91      	ldr	r3, [pc, #580]	@ (80112e8 <_printf_float+0x2d0>)
 80110a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80110a6:	bf8c      	ite	hi
 80110a8:	4690      	movhi	r8, r2
 80110aa:	4698      	movls	r8, r3
 80110ac:	2303      	movs	r3, #3
 80110ae:	6123      	str	r3, [r4, #16]
 80110b0:	f02b 0304 	bic.w	r3, fp, #4
 80110b4:	6023      	str	r3, [r4, #0]
 80110b6:	f04f 0900 	mov.w	r9, #0
 80110ba:	9700      	str	r7, [sp, #0]
 80110bc:	4633      	mov	r3, r6
 80110be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80110c0:	4621      	mov	r1, r4
 80110c2:	4628      	mov	r0, r5
 80110c4:	f000 f9d2 	bl	801146c <_printf_common>
 80110c8:	3001      	adds	r0, #1
 80110ca:	f040 808d 	bne.w	80111e8 <_printf_float+0x1d0>
 80110ce:	f04f 30ff 	mov.w	r0, #4294967295
 80110d2:	b00d      	add	sp, #52	@ 0x34
 80110d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110d8:	4642      	mov	r2, r8
 80110da:	464b      	mov	r3, r9
 80110dc:	4640      	mov	r0, r8
 80110de:	4649      	mov	r1, r9
 80110e0:	f7ef fd4c 	bl	8000b7c <__aeabi_dcmpun>
 80110e4:	b140      	cbz	r0, 80110f8 <_printf_float+0xe0>
 80110e6:	464b      	mov	r3, r9
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	bfbc      	itt	lt
 80110ec:	232d      	movlt	r3, #45	@ 0x2d
 80110ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80110f2:	4a7e      	ldr	r2, [pc, #504]	@ (80112ec <_printf_float+0x2d4>)
 80110f4:	4b7e      	ldr	r3, [pc, #504]	@ (80112f0 <_printf_float+0x2d8>)
 80110f6:	e7d4      	b.n	80110a2 <_printf_float+0x8a>
 80110f8:	6863      	ldr	r3, [r4, #4]
 80110fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80110fe:	9206      	str	r2, [sp, #24]
 8011100:	1c5a      	adds	r2, r3, #1
 8011102:	d13b      	bne.n	801117c <_printf_float+0x164>
 8011104:	2306      	movs	r3, #6
 8011106:	6063      	str	r3, [r4, #4]
 8011108:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801110c:	2300      	movs	r3, #0
 801110e:	6022      	str	r2, [r4, #0]
 8011110:	9303      	str	r3, [sp, #12]
 8011112:	ab0a      	add	r3, sp, #40	@ 0x28
 8011114:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011118:	ab09      	add	r3, sp, #36	@ 0x24
 801111a:	9300      	str	r3, [sp, #0]
 801111c:	6861      	ldr	r1, [r4, #4]
 801111e:	ec49 8b10 	vmov	d0, r8, r9
 8011122:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011126:	4628      	mov	r0, r5
 8011128:	f7ff fed6 	bl	8010ed8 <__cvt>
 801112c:	9b06      	ldr	r3, [sp, #24]
 801112e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011130:	2b47      	cmp	r3, #71	@ 0x47
 8011132:	4680      	mov	r8, r0
 8011134:	d129      	bne.n	801118a <_printf_float+0x172>
 8011136:	1cc8      	adds	r0, r1, #3
 8011138:	db02      	blt.n	8011140 <_printf_float+0x128>
 801113a:	6863      	ldr	r3, [r4, #4]
 801113c:	4299      	cmp	r1, r3
 801113e:	dd41      	ble.n	80111c4 <_printf_float+0x1ac>
 8011140:	f1aa 0a02 	sub.w	sl, sl, #2
 8011144:	fa5f fa8a 	uxtb.w	sl, sl
 8011148:	3901      	subs	r1, #1
 801114a:	4652      	mov	r2, sl
 801114c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011150:	9109      	str	r1, [sp, #36]	@ 0x24
 8011152:	f7ff ff26 	bl	8010fa2 <__exponent>
 8011156:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011158:	1813      	adds	r3, r2, r0
 801115a:	2a01      	cmp	r2, #1
 801115c:	4681      	mov	r9, r0
 801115e:	6123      	str	r3, [r4, #16]
 8011160:	dc02      	bgt.n	8011168 <_printf_float+0x150>
 8011162:	6822      	ldr	r2, [r4, #0]
 8011164:	07d2      	lsls	r2, r2, #31
 8011166:	d501      	bpl.n	801116c <_printf_float+0x154>
 8011168:	3301      	adds	r3, #1
 801116a:	6123      	str	r3, [r4, #16]
 801116c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011170:	2b00      	cmp	r3, #0
 8011172:	d0a2      	beq.n	80110ba <_printf_float+0xa2>
 8011174:	232d      	movs	r3, #45	@ 0x2d
 8011176:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801117a:	e79e      	b.n	80110ba <_printf_float+0xa2>
 801117c:	9a06      	ldr	r2, [sp, #24]
 801117e:	2a47      	cmp	r2, #71	@ 0x47
 8011180:	d1c2      	bne.n	8011108 <_printf_float+0xf0>
 8011182:	2b00      	cmp	r3, #0
 8011184:	d1c0      	bne.n	8011108 <_printf_float+0xf0>
 8011186:	2301      	movs	r3, #1
 8011188:	e7bd      	b.n	8011106 <_printf_float+0xee>
 801118a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801118e:	d9db      	bls.n	8011148 <_printf_float+0x130>
 8011190:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011194:	d118      	bne.n	80111c8 <_printf_float+0x1b0>
 8011196:	2900      	cmp	r1, #0
 8011198:	6863      	ldr	r3, [r4, #4]
 801119a:	dd0b      	ble.n	80111b4 <_printf_float+0x19c>
 801119c:	6121      	str	r1, [r4, #16]
 801119e:	b913      	cbnz	r3, 80111a6 <_printf_float+0x18e>
 80111a0:	6822      	ldr	r2, [r4, #0]
 80111a2:	07d0      	lsls	r0, r2, #31
 80111a4:	d502      	bpl.n	80111ac <_printf_float+0x194>
 80111a6:	3301      	adds	r3, #1
 80111a8:	440b      	add	r3, r1
 80111aa:	6123      	str	r3, [r4, #16]
 80111ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80111ae:	f04f 0900 	mov.w	r9, #0
 80111b2:	e7db      	b.n	801116c <_printf_float+0x154>
 80111b4:	b913      	cbnz	r3, 80111bc <_printf_float+0x1a4>
 80111b6:	6822      	ldr	r2, [r4, #0]
 80111b8:	07d2      	lsls	r2, r2, #31
 80111ba:	d501      	bpl.n	80111c0 <_printf_float+0x1a8>
 80111bc:	3302      	adds	r3, #2
 80111be:	e7f4      	b.n	80111aa <_printf_float+0x192>
 80111c0:	2301      	movs	r3, #1
 80111c2:	e7f2      	b.n	80111aa <_printf_float+0x192>
 80111c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80111c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80111ca:	4299      	cmp	r1, r3
 80111cc:	db05      	blt.n	80111da <_printf_float+0x1c2>
 80111ce:	6823      	ldr	r3, [r4, #0]
 80111d0:	6121      	str	r1, [r4, #16]
 80111d2:	07d8      	lsls	r0, r3, #31
 80111d4:	d5ea      	bpl.n	80111ac <_printf_float+0x194>
 80111d6:	1c4b      	adds	r3, r1, #1
 80111d8:	e7e7      	b.n	80111aa <_printf_float+0x192>
 80111da:	2900      	cmp	r1, #0
 80111dc:	bfd4      	ite	le
 80111de:	f1c1 0202 	rsble	r2, r1, #2
 80111e2:	2201      	movgt	r2, #1
 80111e4:	4413      	add	r3, r2
 80111e6:	e7e0      	b.n	80111aa <_printf_float+0x192>
 80111e8:	6823      	ldr	r3, [r4, #0]
 80111ea:	055a      	lsls	r2, r3, #21
 80111ec:	d407      	bmi.n	80111fe <_printf_float+0x1e6>
 80111ee:	6923      	ldr	r3, [r4, #16]
 80111f0:	4642      	mov	r2, r8
 80111f2:	4631      	mov	r1, r6
 80111f4:	4628      	mov	r0, r5
 80111f6:	47b8      	blx	r7
 80111f8:	3001      	adds	r0, #1
 80111fa:	d12b      	bne.n	8011254 <_printf_float+0x23c>
 80111fc:	e767      	b.n	80110ce <_printf_float+0xb6>
 80111fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011202:	f240 80dd 	bls.w	80113c0 <_printf_float+0x3a8>
 8011206:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801120a:	2200      	movs	r2, #0
 801120c:	2300      	movs	r3, #0
 801120e:	f7ef fc83 	bl	8000b18 <__aeabi_dcmpeq>
 8011212:	2800      	cmp	r0, #0
 8011214:	d033      	beq.n	801127e <_printf_float+0x266>
 8011216:	4a37      	ldr	r2, [pc, #220]	@ (80112f4 <_printf_float+0x2dc>)
 8011218:	2301      	movs	r3, #1
 801121a:	4631      	mov	r1, r6
 801121c:	4628      	mov	r0, r5
 801121e:	47b8      	blx	r7
 8011220:	3001      	adds	r0, #1
 8011222:	f43f af54 	beq.w	80110ce <_printf_float+0xb6>
 8011226:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801122a:	4543      	cmp	r3, r8
 801122c:	db02      	blt.n	8011234 <_printf_float+0x21c>
 801122e:	6823      	ldr	r3, [r4, #0]
 8011230:	07d8      	lsls	r0, r3, #31
 8011232:	d50f      	bpl.n	8011254 <_printf_float+0x23c>
 8011234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011238:	4631      	mov	r1, r6
 801123a:	4628      	mov	r0, r5
 801123c:	47b8      	blx	r7
 801123e:	3001      	adds	r0, #1
 8011240:	f43f af45 	beq.w	80110ce <_printf_float+0xb6>
 8011244:	f04f 0900 	mov.w	r9, #0
 8011248:	f108 38ff 	add.w	r8, r8, #4294967295
 801124c:	f104 0a1a 	add.w	sl, r4, #26
 8011250:	45c8      	cmp	r8, r9
 8011252:	dc09      	bgt.n	8011268 <_printf_float+0x250>
 8011254:	6823      	ldr	r3, [r4, #0]
 8011256:	079b      	lsls	r3, r3, #30
 8011258:	f100 8103 	bmi.w	8011462 <_printf_float+0x44a>
 801125c:	68e0      	ldr	r0, [r4, #12]
 801125e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011260:	4298      	cmp	r0, r3
 8011262:	bfb8      	it	lt
 8011264:	4618      	movlt	r0, r3
 8011266:	e734      	b.n	80110d2 <_printf_float+0xba>
 8011268:	2301      	movs	r3, #1
 801126a:	4652      	mov	r2, sl
 801126c:	4631      	mov	r1, r6
 801126e:	4628      	mov	r0, r5
 8011270:	47b8      	blx	r7
 8011272:	3001      	adds	r0, #1
 8011274:	f43f af2b 	beq.w	80110ce <_printf_float+0xb6>
 8011278:	f109 0901 	add.w	r9, r9, #1
 801127c:	e7e8      	b.n	8011250 <_printf_float+0x238>
 801127e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011280:	2b00      	cmp	r3, #0
 8011282:	dc39      	bgt.n	80112f8 <_printf_float+0x2e0>
 8011284:	4a1b      	ldr	r2, [pc, #108]	@ (80112f4 <_printf_float+0x2dc>)
 8011286:	2301      	movs	r3, #1
 8011288:	4631      	mov	r1, r6
 801128a:	4628      	mov	r0, r5
 801128c:	47b8      	blx	r7
 801128e:	3001      	adds	r0, #1
 8011290:	f43f af1d 	beq.w	80110ce <_printf_float+0xb6>
 8011294:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011298:	ea59 0303 	orrs.w	r3, r9, r3
 801129c:	d102      	bne.n	80112a4 <_printf_float+0x28c>
 801129e:	6823      	ldr	r3, [r4, #0]
 80112a0:	07d9      	lsls	r1, r3, #31
 80112a2:	d5d7      	bpl.n	8011254 <_printf_float+0x23c>
 80112a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112a8:	4631      	mov	r1, r6
 80112aa:	4628      	mov	r0, r5
 80112ac:	47b8      	blx	r7
 80112ae:	3001      	adds	r0, #1
 80112b0:	f43f af0d 	beq.w	80110ce <_printf_float+0xb6>
 80112b4:	f04f 0a00 	mov.w	sl, #0
 80112b8:	f104 0b1a 	add.w	fp, r4, #26
 80112bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112be:	425b      	negs	r3, r3
 80112c0:	4553      	cmp	r3, sl
 80112c2:	dc01      	bgt.n	80112c8 <_printf_float+0x2b0>
 80112c4:	464b      	mov	r3, r9
 80112c6:	e793      	b.n	80111f0 <_printf_float+0x1d8>
 80112c8:	2301      	movs	r3, #1
 80112ca:	465a      	mov	r2, fp
 80112cc:	4631      	mov	r1, r6
 80112ce:	4628      	mov	r0, r5
 80112d0:	47b8      	blx	r7
 80112d2:	3001      	adds	r0, #1
 80112d4:	f43f aefb 	beq.w	80110ce <_printf_float+0xb6>
 80112d8:	f10a 0a01 	add.w	sl, sl, #1
 80112dc:	e7ee      	b.n	80112bc <_printf_float+0x2a4>
 80112de:	bf00      	nop
 80112e0:	7fefffff 	.word	0x7fefffff
 80112e4:	08015a08 	.word	0x08015a08
 80112e8:	08015a04 	.word	0x08015a04
 80112ec:	08015a10 	.word	0x08015a10
 80112f0:	08015a0c 	.word	0x08015a0c
 80112f4:	08015a14 	.word	0x08015a14
 80112f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80112fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80112fe:	4553      	cmp	r3, sl
 8011300:	bfa8      	it	ge
 8011302:	4653      	movge	r3, sl
 8011304:	2b00      	cmp	r3, #0
 8011306:	4699      	mov	r9, r3
 8011308:	dc36      	bgt.n	8011378 <_printf_float+0x360>
 801130a:	f04f 0b00 	mov.w	fp, #0
 801130e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011312:	f104 021a 	add.w	r2, r4, #26
 8011316:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011318:	9306      	str	r3, [sp, #24]
 801131a:	eba3 0309 	sub.w	r3, r3, r9
 801131e:	455b      	cmp	r3, fp
 8011320:	dc31      	bgt.n	8011386 <_printf_float+0x36e>
 8011322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011324:	459a      	cmp	sl, r3
 8011326:	dc3a      	bgt.n	801139e <_printf_float+0x386>
 8011328:	6823      	ldr	r3, [r4, #0]
 801132a:	07da      	lsls	r2, r3, #31
 801132c:	d437      	bmi.n	801139e <_printf_float+0x386>
 801132e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011330:	ebaa 0903 	sub.w	r9, sl, r3
 8011334:	9b06      	ldr	r3, [sp, #24]
 8011336:	ebaa 0303 	sub.w	r3, sl, r3
 801133a:	4599      	cmp	r9, r3
 801133c:	bfa8      	it	ge
 801133e:	4699      	movge	r9, r3
 8011340:	f1b9 0f00 	cmp.w	r9, #0
 8011344:	dc33      	bgt.n	80113ae <_printf_float+0x396>
 8011346:	f04f 0800 	mov.w	r8, #0
 801134a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801134e:	f104 0b1a 	add.w	fp, r4, #26
 8011352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011354:	ebaa 0303 	sub.w	r3, sl, r3
 8011358:	eba3 0309 	sub.w	r3, r3, r9
 801135c:	4543      	cmp	r3, r8
 801135e:	f77f af79 	ble.w	8011254 <_printf_float+0x23c>
 8011362:	2301      	movs	r3, #1
 8011364:	465a      	mov	r2, fp
 8011366:	4631      	mov	r1, r6
 8011368:	4628      	mov	r0, r5
 801136a:	47b8      	blx	r7
 801136c:	3001      	adds	r0, #1
 801136e:	f43f aeae 	beq.w	80110ce <_printf_float+0xb6>
 8011372:	f108 0801 	add.w	r8, r8, #1
 8011376:	e7ec      	b.n	8011352 <_printf_float+0x33a>
 8011378:	4642      	mov	r2, r8
 801137a:	4631      	mov	r1, r6
 801137c:	4628      	mov	r0, r5
 801137e:	47b8      	blx	r7
 8011380:	3001      	adds	r0, #1
 8011382:	d1c2      	bne.n	801130a <_printf_float+0x2f2>
 8011384:	e6a3      	b.n	80110ce <_printf_float+0xb6>
 8011386:	2301      	movs	r3, #1
 8011388:	4631      	mov	r1, r6
 801138a:	4628      	mov	r0, r5
 801138c:	9206      	str	r2, [sp, #24]
 801138e:	47b8      	blx	r7
 8011390:	3001      	adds	r0, #1
 8011392:	f43f ae9c 	beq.w	80110ce <_printf_float+0xb6>
 8011396:	9a06      	ldr	r2, [sp, #24]
 8011398:	f10b 0b01 	add.w	fp, fp, #1
 801139c:	e7bb      	b.n	8011316 <_printf_float+0x2fe>
 801139e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113a2:	4631      	mov	r1, r6
 80113a4:	4628      	mov	r0, r5
 80113a6:	47b8      	blx	r7
 80113a8:	3001      	adds	r0, #1
 80113aa:	d1c0      	bne.n	801132e <_printf_float+0x316>
 80113ac:	e68f      	b.n	80110ce <_printf_float+0xb6>
 80113ae:	9a06      	ldr	r2, [sp, #24]
 80113b0:	464b      	mov	r3, r9
 80113b2:	4442      	add	r2, r8
 80113b4:	4631      	mov	r1, r6
 80113b6:	4628      	mov	r0, r5
 80113b8:	47b8      	blx	r7
 80113ba:	3001      	adds	r0, #1
 80113bc:	d1c3      	bne.n	8011346 <_printf_float+0x32e>
 80113be:	e686      	b.n	80110ce <_printf_float+0xb6>
 80113c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80113c4:	f1ba 0f01 	cmp.w	sl, #1
 80113c8:	dc01      	bgt.n	80113ce <_printf_float+0x3b6>
 80113ca:	07db      	lsls	r3, r3, #31
 80113cc:	d536      	bpl.n	801143c <_printf_float+0x424>
 80113ce:	2301      	movs	r3, #1
 80113d0:	4642      	mov	r2, r8
 80113d2:	4631      	mov	r1, r6
 80113d4:	4628      	mov	r0, r5
 80113d6:	47b8      	blx	r7
 80113d8:	3001      	adds	r0, #1
 80113da:	f43f ae78 	beq.w	80110ce <_printf_float+0xb6>
 80113de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113e2:	4631      	mov	r1, r6
 80113e4:	4628      	mov	r0, r5
 80113e6:	47b8      	blx	r7
 80113e8:	3001      	adds	r0, #1
 80113ea:	f43f ae70 	beq.w	80110ce <_printf_float+0xb6>
 80113ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80113f2:	2200      	movs	r2, #0
 80113f4:	2300      	movs	r3, #0
 80113f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80113fa:	f7ef fb8d 	bl	8000b18 <__aeabi_dcmpeq>
 80113fe:	b9c0      	cbnz	r0, 8011432 <_printf_float+0x41a>
 8011400:	4653      	mov	r3, sl
 8011402:	f108 0201 	add.w	r2, r8, #1
 8011406:	4631      	mov	r1, r6
 8011408:	4628      	mov	r0, r5
 801140a:	47b8      	blx	r7
 801140c:	3001      	adds	r0, #1
 801140e:	d10c      	bne.n	801142a <_printf_float+0x412>
 8011410:	e65d      	b.n	80110ce <_printf_float+0xb6>
 8011412:	2301      	movs	r3, #1
 8011414:	465a      	mov	r2, fp
 8011416:	4631      	mov	r1, r6
 8011418:	4628      	mov	r0, r5
 801141a:	47b8      	blx	r7
 801141c:	3001      	adds	r0, #1
 801141e:	f43f ae56 	beq.w	80110ce <_printf_float+0xb6>
 8011422:	f108 0801 	add.w	r8, r8, #1
 8011426:	45d0      	cmp	r8, sl
 8011428:	dbf3      	blt.n	8011412 <_printf_float+0x3fa>
 801142a:	464b      	mov	r3, r9
 801142c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011430:	e6df      	b.n	80111f2 <_printf_float+0x1da>
 8011432:	f04f 0800 	mov.w	r8, #0
 8011436:	f104 0b1a 	add.w	fp, r4, #26
 801143a:	e7f4      	b.n	8011426 <_printf_float+0x40e>
 801143c:	2301      	movs	r3, #1
 801143e:	4642      	mov	r2, r8
 8011440:	e7e1      	b.n	8011406 <_printf_float+0x3ee>
 8011442:	2301      	movs	r3, #1
 8011444:	464a      	mov	r2, r9
 8011446:	4631      	mov	r1, r6
 8011448:	4628      	mov	r0, r5
 801144a:	47b8      	blx	r7
 801144c:	3001      	adds	r0, #1
 801144e:	f43f ae3e 	beq.w	80110ce <_printf_float+0xb6>
 8011452:	f108 0801 	add.w	r8, r8, #1
 8011456:	68e3      	ldr	r3, [r4, #12]
 8011458:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801145a:	1a5b      	subs	r3, r3, r1
 801145c:	4543      	cmp	r3, r8
 801145e:	dcf0      	bgt.n	8011442 <_printf_float+0x42a>
 8011460:	e6fc      	b.n	801125c <_printf_float+0x244>
 8011462:	f04f 0800 	mov.w	r8, #0
 8011466:	f104 0919 	add.w	r9, r4, #25
 801146a:	e7f4      	b.n	8011456 <_printf_float+0x43e>

0801146c <_printf_common>:
 801146c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011470:	4616      	mov	r6, r2
 8011472:	4698      	mov	r8, r3
 8011474:	688a      	ldr	r2, [r1, #8]
 8011476:	690b      	ldr	r3, [r1, #16]
 8011478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801147c:	4293      	cmp	r3, r2
 801147e:	bfb8      	it	lt
 8011480:	4613      	movlt	r3, r2
 8011482:	6033      	str	r3, [r6, #0]
 8011484:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011488:	4607      	mov	r7, r0
 801148a:	460c      	mov	r4, r1
 801148c:	b10a      	cbz	r2, 8011492 <_printf_common+0x26>
 801148e:	3301      	adds	r3, #1
 8011490:	6033      	str	r3, [r6, #0]
 8011492:	6823      	ldr	r3, [r4, #0]
 8011494:	0699      	lsls	r1, r3, #26
 8011496:	bf42      	ittt	mi
 8011498:	6833      	ldrmi	r3, [r6, #0]
 801149a:	3302      	addmi	r3, #2
 801149c:	6033      	strmi	r3, [r6, #0]
 801149e:	6825      	ldr	r5, [r4, #0]
 80114a0:	f015 0506 	ands.w	r5, r5, #6
 80114a4:	d106      	bne.n	80114b4 <_printf_common+0x48>
 80114a6:	f104 0a19 	add.w	sl, r4, #25
 80114aa:	68e3      	ldr	r3, [r4, #12]
 80114ac:	6832      	ldr	r2, [r6, #0]
 80114ae:	1a9b      	subs	r3, r3, r2
 80114b0:	42ab      	cmp	r3, r5
 80114b2:	dc26      	bgt.n	8011502 <_printf_common+0x96>
 80114b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80114b8:	6822      	ldr	r2, [r4, #0]
 80114ba:	3b00      	subs	r3, #0
 80114bc:	bf18      	it	ne
 80114be:	2301      	movne	r3, #1
 80114c0:	0692      	lsls	r2, r2, #26
 80114c2:	d42b      	bmi.n	801151c <_printf_common+0xb0>
 80114c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80114c8:	4641      	mov	r1, r8
 80114ca:	4638      	mov	r0, r7
 80114cc:	47c8      	blx	r9
 80114ce:	3001      	adds	r0, #1
 80114d0:	d01e      	beq.n	8011510 <_printf_common+0xa4>
 80114d2:	6823      	ldr	r3, [r4, #0]
 80114d4:	6922      	ldr	r2, [r4, #16]
 80114d6:	f003 0306 	and.w	r3, r3, #6
 80114da:	2b04      	cmp	r3, #4
 80114dc:	bf02      	ittt	eq
 80114de:	68e5      	ldreq	r5, [r4, #12]
 80114e0:	6833      	ldreq	r3, [r6, #0]
 80114e2:	1aed      	subeq	r5, r5, r3
 80114e4:	68a3      	ldr	r3, [r4, #8]
 80114e6:	bf0c      	ite	eq
 80114e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80114ec:	2500      	movne	r5, #0
 80114ee:	4293      	cmp	r3, r2
 80114f0:	bfc4      	itt	gt
 80114f2:	1a9b      	subgt	r3, r3, r2
 80114f4:	18ed      	addgt	r5, r5, r3
 80114f6:	2600      	movs	r6, #0
 80114f8:	341a      	adds	r4, #26
 80114fa:	42b5      	cmp	r5, r6
 80114fc:	d11a      	bne.n	8011534 <_printf_common+0xc8>
 80114fe:	2000      	movs	r0, #0
 8011500:	e008      	b.n	8011514 <_printf_common+0xa8>
 8011502:	2301      	movs	r3, #1
 8011504:	4652      	mov	r2, sl
 8011506:	4641      	mov	r1, r8
 8011508:	4638      	mov	r0, r7
 801150a:	47c8      	blx	r9
 801150c:	3001      	adds	r0, #1
 801150e:	d103      	bne.n	8011518 <_printf_common+0xac>
 8011510:	f04f 30ff 	mov.w	r0, #4294967295
 8011514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011518:	3501      	adds	r5, #1
 801151a:	e7c6      	b.n	80114aa <_printf_common+0x3e>
 801151c:	18e1      	adds	r1, r4, r3
 801151e:	1c5a      	adds	r2, r3, #1
 8011520:	2030      	movs	r0, #48	@ 0x30
 8011522:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011526:	4422      	add	r2, r4
 8011528:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801152c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011530:	3302      	adds	r3, #2
 8011532:	e7c7      	b.n	80114c4 <_printf_common+0x58>
 8011534:	2301      	movs	r3, #1
 8011536:	4622      	mov	r2, r4
 8011538:	4641      	mov	r1, r8
 801153a:	4638      	mov	r0, r7
 801153c:	47c8      	blx	r9
 801153e:	3001      	adds	r0, #1
 8011540:	d0e6      	beq.n	8011510 <_printf_common+0xa4>
 8011542:	3601      	adds	r6, #1
 8011544:	e7d9      	b.n	80114fa <_printf_common+0x8e>
	...

08011548 <_printf_i>:
 8011548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801154c:	7e0f      	ldrb	r7, [r1, #24]
 801154e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011550:	2f78      	cmp	r7, #120	@ 0x78
 8011552:	4691      	mov	r9, r2
 8011554:	4680      	mov	r8, r0
 8011556:	460c      	mov	r4, r1
 8011558:	469a      	mov	sl, r3
 801155a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801155e:	d807      	bhi.n	8011570 <_printf_i+0x28>
 8011560:	2f62      	cmp	r7, #98	@ 0x62
 8011562:	d80a      	bhi.n	801157a <_printf_i+0x32>
 8011564:	2f00      	cmp	r7, #0
 8011566:	f000 80d1 	beq.w	801170c <_printf_i+0x1c4>
 801156a:	2f58      	cmp	r7, #88	@ 0x58
 801156c:	f000 80b8 	beq.w	80116e0 <_printf_i+0x198>
 8011570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011574:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011578:	e03a      	b.n	80115f0 <_printf_i+0xa8>
 801157a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801157e:	2b15      	cmp	r3, #21
 8011580:	d8f6      	bhi.n	8011570 <_printf_i+0x28>
 8011582:	a101      	add	r1, pc, #4	@ (adr r1, 8011588 <_printf_i+0x40>)
 8011584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011588:	080115e1 	.word	0x080115e1
 801158c:	080115f5 	.word	0x080115f5
 8011590:	08011571 	.word	0x08011571
 8011594:	08011571 	.word	0x08011571
 8011598:	08011571 	.word	0x08011571
 801159c:	08011571 	.word	0x08011571
 80115a0:	080115f5 	.word	0x080115f5
 80115a4:	08011571 	.word	0x08011571
 80115a8:	08011571 	.word	0x08011571
 80115ac:	08011571 	.word	0x08011571
 80115b0:	08011571 	.word	0x08011571
 80115b4:	080116f3 	.word	0x080116f3
 80115b8:	0801161f 	.word	0x0801161f
 80115bc:	080116ad 	.word	0x080116ad
 80115c0:	08011571 	.word	0x08011571
 80115c4:	08011571 	.word	0x08011571
 80115c8:	08011715 	.word	0x08011715
 80115cc:	08011571 	.word	0x08011571
 80115d0:	0801161f 	.word	0x0801161f
 80115d4:	08011571 	.word	0x08011571
 80115d8:	08011571 	.word	0x08011571
 80115dc:	080116b5 	.word	0x080116b5
 80115e0:	6833      	ldr	r3, [r6, #0]
 80115e2:	1d1a      	adds	r2, r3, #4
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	6032      	str	r2, [r6, #0]
 80115e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80115ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80115f0:	2301      	movs	r3, #1
 80115f2:	e09c      	b.n	801172e <_printf_i+0x1e6>
 80115f4:	6833      	ldr	r3, [r6, #0]
 80115f6:	6820      	ldr	r0, [r4, #0]
 80115f8:	1d19      	adds	r1, r3, #4
 80115fa:	6031      	str	r1, [r6, #0]
 80115fc:	0606      	lsls	r6, r0, #24
 80115fe:	d501      	bpl.n	8011604 <_printf_i+0xbc>
 8011600:	681d      	ldr	r5, [r3, #0]
 8011602:	e003      	b.n	801160c <_printf_i+0xc4>
 8011604:	0645      	lsls	r5, r0, #25
 8011606:	d5fb      	bpl.n	8011600 <_printf_i+0xb8>
 8011608:	f9b3 5000 	ldrsh.w	r5, [r3]
 801160c:	2d00      	cmp	r5, #0
 801160e:	da03      	bge.n	8011618 <_printf_i+0xd0>
 8011610:	232d      	movs	r3, #45	@ 0x2d
 8011612:	426d      	negs	r5, r5
 8011614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011618:	4858      	ldr	r0, [pc, #352]	@ (801177c <_printf_i+0x234>)
 801161a:	230a      	movs	r3, #10
 801161c:	e011      	b.n	8011642 <_printf_i+0xfa>
 801161e:	6821      	ldr	r1, [r4, #0]
 8011620:	6833      	ldr	r3, [r6, #0]
 8011622:	0608      	lsls	r0, r1, #24
 8011624:	f853 5b04 	ldr.w	r5, [r3], #4
 8011628:	d402      	bmi.n	8011630 <_printf_i+0xe8>
 801162a:	0649      	lsls	r1, r1, #25
 801162c:	bf48      	it	mi
 801162e:	b2ad      	uxthmi	r5, r5
 8011630:	2f6f      	cmp	r7, #111	@ 0x6f
 8011632:	4852      	ldr	r0, [pc, #328]	@ (801177c <_printf_i+0x234>)
 8011634:	6033      	str	r3, [r6, #0]
 8011636:	bf14      	ite	ne
 8011638:	230a      	movne	r3, #10
 801163a:	2308      	moveq	r3, #8
 801163c:	2100      	movs	r1, #0
 801163e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011642:	6866      	ldr	r6, [r4, #4]
 8011644:	60a6      	str	r6, [r4, #8]
 8011646:	2e00      	cmp	r6, #0
 8011648:	db05      	blt.n	8011656 <_printf_i+0x10e>
 801164a:	6821      	ldr	r1, [r4, #0]
 801164c:	432e      	orrs	r6, r5
 801164e:	f021 0104 	bic.w	r1, r1, #4
 8011652:	6021      	str	r1, [r4, #0]
 8011654:	d04b      	beq.n	80116ee <_printf_i+0x1a6>
 8011656:	4616      	mov	r6, r2
 8011658:	fbb5 f1f3 	udiv	r1, r5, r3
 801165c:	fb03 5711 	mls	r7, r3, r1, r5
 8011660:	5dc7      	ldrb	r7, [r0, r7]
 8011662:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011666:	462f      	mov	r7, r5
 8011668:	42bb      	cmp	r3, r7
 801166a:	460d      	mov	r5, r1
 801166c:	d9f4      	bls.n	8011658 <_printf_i+0x110>
 801166e:	2b08      	cmp	r3, #8
 8011670:	d10b      	bne.n	801168a <_printf_i+0x142>
 8011672:	6823      	ldr	r3, [r4, #0]
 8011674:	07df      	lsls	r7, r3, #31
 8011676:	d508      	bpl.n	801168a <_printf_i+0x142>
 8011678:	6923      	ldr	r3, [r4, #16]
 801167a:	6861      	ldr	r1, [r4, #4]
 801167c:	4299      	cmp	r1, r3
 801167e:	bfde      	ittt	le
 8011680:	2330      	movle	r3, #48	@ 0x30
 8011682:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011686:	f106 36ff 	addle.w	r6, r6, #4294967295
 801168a:	1b92      	subs	r2, r2, r6
 801168c:	6122      	str	r2, [r4, #16]
 801168e:	f8cd a000 	str.w	sl, [sp]
 8011692:	464b      	mov	r3, r9
 8011694:	aa03      	add	r2, sp, #12
 8011696:	4621      	mov	r1, r4
 8011698:	4640      	mov	r0, r8
 801169a:	f7ff fee7 	bl	801146c <_printf_common>
 801169e:	3001      	adds	r0, #1
 80116a0:	d14a      	bne.n	8011738 <_printf_i+0x1f0>
 80116a2:	f04f 30ff 	mov.w	r0, #4294967295
 80116a6:	b004      	add	sp, #16
 80116a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116ac:	6823      	ldr	r3, [r4, #0]
 80116ae:	f043 0320 	orr.w	r3, r3, #32
 80116b2:	6023      	str	r3, [r4, #0]
 80116b4:	4832      	ldr	r0, [pc, #200]	@ (8011780 <_printf_i+0x238>)
 80116b6:	2778      	movs	r7, #120	@ 0x78
 80116b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80116bc:	6823      	ldr	r3, [r4, #0]
 80116be:	6831      	ldr	r1, [r6, #0]
 80116c0:	061f      	lsls	r7, r3, #24
 80116c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80116c6:	d402      	bmi.n	80116ce <_printf_i+0x186>
 80116c8:	065f      	lsls	r7, r3, #25
 80116ca:	bf48      	it	mi
 80116cc:	b2ad      	uxthmi	r5, r5
 80116ce:	6031      	str	r1, [r6, #0]
 80116d0:	07d9      	lsls	r1, r3, #31
 80116d2:	bf44      	itt	mi
 80116d4:	f043 0320 	orrmi.w	r3, r3, #32
 80116d8:	6023      	strmi	r3, [r4, #0]
 80116da:	b11d      	cbz	r5, 80116e4 <_printf_i+0x19c>
 80116dc:	2310      	movs	r3, #16
 80116de:	e7ad      	b.n	801163c <_printf_i+0xf4>
 80116e0:	4826      	ldr	r0, [pc, #152]	@ (801177c <_printf_i+0x234>)
 80116e2:	e7e9      	b.n	80116b8 <_printf_i+0x170>
 80116e4:	6823      	ldr	r3, [r4, #0]
 80116e6:	f023 0320 	bic.w	r3, r3, #32
 80116ea:	6023      	str	r3, [r4, #0]
 80116ec:	e7f6      	b.n	80116dc <_printf_i+0x194>
 80116ee:	4616      	mov	r6, r2
 80116f0:	e7bd      	b.n	801166e <_printf_i+0x126>
 80116f2:	6833      	ldr	r3, [r6, #0]
 80116f4:	6825      	ldr	r5, [r4, #0]
 80116f6:	6961      	ldr	r1, [r4, #20]
 80116f8:	1d18      	adds	r0, r3, #4
 80116fa:	6030      	str	r0, [r6, #0]
 80116fc:	062e      	lsls	r6, r5, #24
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	d501      	bpl.n	8011706 <_printf_i+0x1be>
 8011702:	6019      	str	r1, [r3, #0]
 8011704:	e002      	b.n	801170c <_printf_i+0x1c4>
 8011706:	0668      	lsls	r0, r5, #25
 8011708:	d5fb      	bpl.n	8011702 <_printf_i+0x1ba>
 801170a:	8019      	strh	r1, [r3, #0]
 801170c:	2300      	movs	r3, #0
 801170e:	6123      	str	r3, [r4, #16]
 8011710:	4616      	mov	r6, r2
 8011712:	e7bc      	b.n	801168e <_printf_i+0x146>
 8011714:	6833      	ldr	r3, [r6, #0]
 8011716:	1d1a      	adds	r2, r3, #4
 8011718:	6032      	str	r2, [r6, #0]
 801171a:	681e      	ldr	r6, [r3, #0]
 801171c:	6862      	ldr	r2, [r4, #4]
 801171e:	2100      	movs	r1, #0
 8011720:	4630      	mov	r0, r6
 8011722:	f7ee fd7d 	bl	8000220 <memchr>
 8011726:	b108      	cbz	r0, 801172c <_printf_i+0x1e4>
 8011728:	1b80      	subs	r0, r0, r6
 801172a:	6060      	str	r0, [r4, #4]
 801172c:	6863      	ldr	r3, [r4, #4]
 801172e:	6123      	str	r3, [r4, #16]
 8011730:	2300      	movs	r3, #0
 8011732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011736:	e7aa      	b.n	801168e <_printf_i+0x146>
 8011738:	6923      	ldr	r3, [r4, #16]
 801173a:	4632      	mov	r2, r6
 801173c:	4649      	mov	r1, r9
 801173e:	4640      	mov	r0, r8
 8011740:	47d0      	blx	sl
 8011742:	3001      	adds	r0, #1
 8011744:	d0ad      	beq.n	80116a2 <_printf_i+0x15a>
 8011746:	6823      	ldr	r3, [r4, #0]
 8011748:	079b      	lsls	r3, r3, #30
 801174a:	d413      	bmi.n	8011774 <_printf_i+0x22c>
 801174c:	68e0      	ldr	r0, [r4, #12]
 801174e:	9b03      	ldr	r3, [sp, #12]
 8011750:	4298      	cmp	r0, r3
 8011752:	bfb8      	it	lt
 8011754:	4618      	movlt	r0, r3
 8011756:	e7a6      	b.n	80116a6 <_printf_i+0x15e>
 8011758:	2301      	movs	r3, #1
 801175a:	4632      	mov	r2, r6
 801175c:	4649      	mov	r1, r9
 801175e:	4640      	mov	r0, r8
 8011760:	47d0      	blx	sl
 8011762:	3001      	adds	r0, #1
 8011764:	d09d      	beq.n	80116a2 <_printf_i+0x15a>
 8011766:	3501      	adds	r5, #1
 8011768:	68e3      	ldr	r3, [r4, #12]
 801176a:	9903      	ldr	r1, [sp, #12]
 801176c:	1a5b      	subs	r3, r3, r1
 801176e:	42ab      	cmp	r3, r5
 8011770:	dcf2      	bgt.n	8011758 <_printf_i+0x210>
 8011772:	e7eb      	b.n	801174c <_printf_i+0x204>
 8011774:	2500      	movs	r5, #0
 8011776:	f104 0619 	add.w	r6, r4, #25
 801177a:	e7f5      	b.n	8011768 <_printf_i+0x220>
 801177c:	08015a16 	.word	0x08015a16
 8011780:	08015a27 	.word	0x08015a27

08011784 <_scanf_float>:
 8011784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011788:	b087      	sub	sp, #28
 801178a:	4691      	mov	r9, r2
 801178c:	9303      	str	r3, [sp, #12]
 801178e:	688b      	ldr	r3, [r1, #8]
 8011790:	1e5a      	subs	r2, r3, #1
 8011792:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011796:	bf81      	itttt	hi
 8011798:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801179c:	eb03 0b05 	addhi.w	fp, r3, r5
 80117a0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80117a4:	608b      	strhi	r3, [r1, #8]
 80117a6:	680b      	ldr	r3, [r1, #0]
 80117a8:	460a      	mov	r2, r1
 80117aa:	f04f 0500 	mov.w	r5, #0
 80117ae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80117b2:	f842 3b1c 	str.w	r3, [r2], #28
 80117b6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80117ba:	4680      	mov	r8, r0
 80117bc:	460c      	mov	r4, r1
 80117be:	bf98      	it	ls
 80117c0:	f04f 0b00 	movls.w	fp, #0
 80117c4:	9201      	str	r2, [sp, #4]
 80117c6:	4616      	mov	r6, r2
 80117c8:	46aa      	mov	sl, r5
 80117ca:	462f      	mov	r7, r5
 80117cc:	9502      	str	r5, [sp, #8]
 80117ce:	68a2      	ldr	r2, [r4, #8]
 80117d0:	b15a      	cbz	r2, 80117ea <_scanf_float+0x66>
 80117d2:	f8d9 3000 	ldr.w	r3, [r9]
 80117d6:	781b      	ldrb	r3, [r3, #0]
 80117d8:	2b4e      	cmp	r3, #78	@ 0x4e
 80117da:	d863      	bhi.n	80118a4 <_scanf_float+0x120>
 80117dc:	2b40      	cmp	r3, #64	@ 0x40
 80117de:	d83b      	bhi.n	8011858 <_scanf_float+0xd4>
 80117e0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80117e4:	b2c8      	uxtb	r0, r1
 80117e6:	280e      	cmp	r0, #14
 80117e8:	d939      	bls.n	801185e <_scanf_float+0xda>
 80117ea:	b11f      	cbz	r7, 80117f4 <_scanf_float+0x70>
 80117ec:	6823      	ldr	r3, [r4, #0]
 80117ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80117f2:	6023      	str	r3, [r4, #0]
 80117f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80117f8:	f1ba 0f01 	cmp.w	sl, #1
 80117fc:	f200 8114 	bhi.w	8011a28 <_scanf_float+0x2a4>
 8011800:	9b01      	ldr	r3, [sp, #4]
 8011802:	429e      	cmp	r6, r3
 8011804:	f200 8105 	bhi.w	8011a12 <_scanf_float+0x28e>
 8011808:	2001      	movs	r0, #1
 801180a:	b007      	add	sp, #28
 801180c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011810:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011814:	2a0d      	cmp	r2, #13
 8011816:	d8e8      	bhi.n	80117ea <_scanf_float+0x66>
 8011818:	a101      	add	r1, pc, #4	@ (adr r1, 8011820 <_scanf_float+0x9c>)
 801181a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801181e:	bf00      	nop
 8011820:	08011969 	.word	0x08011969
 8011824:	080117eb 	.word	0x080117eb
 8011828:	080117eb 	.word	0x080117eb
 801182c:	080117eb 	.word	0x080117eb
 8011830:	080119c5 	.word	0x080119c5
 8011834:	0801199f 	.word	0x0801199f
 8011838:	080117eb 	.word	0x080117eb
 801183c:	080117eb 	.word	0x080117eb
 8011840:	08011977 	.word	0x08011977
 8011844:	080117eb 	.word	0x080117eb
 8011848:	080117eb 	.word	0x080117eb
 801184c:	080117eb 	.word	0x080117eb
 8011850:	080117eb 	.word	0x080117eb
 8011854:	08011933 	.word	0x08011933
 8011858:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801185c:	e7da      	b.n	8011814 <_scanf_float+0x90>
 801185e:	290e      	cmp	r1, #14
 8011860:	d8c3      	bhi.n	80117ea <_scanf_float+0x66>
 8011862:	a001      	add	r0, pc, #4	@ (adr r0, 8011868 <_scanf_float+0xe4>)
 8011864:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011868:	08011923 	.word	0x08011923
 801186c:	080117eb 	.word	0x080117eb
 8011870:	08011923 	.word	0x08011923
 8011874:	080119b3 	.word	0x080119b3
 8011878:	080117eb 	.word	0x080117eb
 801187c:	080118c5 	.word	0x080118c5
 8011880:	08011909 	.word	0x08011909
 8011884:	08011909 	.word	0x08011909
 8011888:	08011909 	.word	0x08011909
 801188c:	08011909 	.word	0x08011909
 8011890:	08011909 	.word	0x08011909
 8011894:	08011909 	.word	0x08011909
 8011898:	08011909 	.word	0x08011909
 801189c:	08011909 	.word	0x08011909
 80118a0:	08011909 	.word	0x08011909
 80118a4:	2b6e      	cmp	r3, #110	@ 0x6e
 80118a6:	d809      	bhi.n	80118bc <_scanf_float+0x138>
 80118a8:	2b60      	cmp	r3, #96	@ 0x60
 80118aa:	d8b1      	bhi.n	8011810 <_scanf_float+0x8c>
 80118ac:	2b54      	cmp	r3, #84	@ 0x54
 80118ae:	d07b      	beq.n	80119a8 <_scanf_float+0x224>
 80118b0:	2b59      	cmp	r3, #89	@ 0x59
 80118b2:	d19a      	bne.n	80117ea <_scanf_float+0x66>
 80118b4:	2d07      	cmp	r5, #7
 80118b6:	d198      	bne.n	80117ea <_scanf_float+0x66>
 80118b8:	2508      	movs	r5, #8
 80118ba:	e02f      	b.n	801191c <_scanf_float+0x198>
 80118bc:	2b74      	cmp	r3, #116	@ 0x74
 80118be:	d073      	beq.n	80119a8 <_scanf_float+0x224>
 80118c0:	2b79      	cmp	r3, #121	@ 0x79
 80118c2:	e7f6      	b.n	80118b2 <_scanf_float+0x12e>
 80118c4:	6821      	ldr	r1, [r4, #0]
 80118c6:	05c8      	lsls	r0, r1, #23
 80118c8:	d51e      	bpl.n	8011908 <_scanf_float+0x184>
 80118ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80118ce:	6021      	str	r1, [r4, #0]
 80118d0:	3701      	adds	r7, #1
 80118d2:	f1bb 0f00 	cmp.w	fp, #0
 80118d6:	d003      	beq.n	80118e0 <_scanf_float+0x15c>
 80118d8:	3201      	adds	r2, #1
 80118da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80118de:	60a2      	str	r2, [r4, #8]
 80118e0:	68a3      	ldr	r3, [r4, #8]
 80118e2:	3b01      	subs	r3, #1
 80118e4:	60a3      	str	r3, [r4, #8]
 80118e6:	6923      	ldr	r3, [r4, #16]
 80118e8:	3301      	adds	r3, #1
 80118ea:	6123      	str	r3, [r4, #16]
 80118ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80118f0:	3b01      	subs	r3, #1
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	f8c9 3004 	str.w	r3, [r9, #4]
 80118f8:	f340 8082 	ble.w	8011a00 <_scanf_float+0x27c>
 80118fc:	f8d9 3000 	ldr.w	r3, [r9]
 8011900:	3301      	adds	r3, #1
 8011902:	f8c9 3000 	str.w	r3, [r9]
 8011906:	e762      	b.n	80117ce <_scanf_float+0x4a>
 8011908:	eb1a 0105 	adds.w	r1, sl, r5
 801190c:	f47f af6d 	bne.w	80117ea <_scanf_float+0x66>
 8011910:	6822      	ldr	r2, [r4, #0]
 8011912:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011916:	6022      	str	r2, [r4, #0]
 8011918:	460d      	mov	r5, r1
 801191a:	468a      	mov	sl, r1
 801191c:	f806 3b01 	strb.w	r3, [r6], #1
 8011920:	e7de      	b.n	80118e0 <_scanf_float+0x15c>
 8011922:	6822      	ldr	r2, [r4, #0]
 8011924:	0610      	lsls	r0, r2, #24
 8011926:	f57f af60 	bpl.w	80117ea <_scanf_float+0x66>
 801192a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801192e:	6022      	str	r2, [r4, #0]
 8011930:	e7f4      	b.n	801191c <_scanf_float+0x198>
 8011932:	f1ba 0f00 	cmp.w	sl, #0
 8011936:	d10c      	bne.n	8011952 <_scanf_float+0x1ce>
 8011938:	b977      	cbnz	r7, 8011958 <_scanf_float+0x1d4>
 801193a:	6822      	ldr	r2, [r4, #0]
 801193c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011940:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011944:	d108      	bne.n	8011958 <_scanf_float+0x1d4>
 8011946:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801194a:	6022      	str	r2, [r4, #0]
 801194c:	f04f 0a01 	mov.w	sl, #1
 8011950:	e7e4      	b.n	801191c <_scanf_float+0x198>
 8011952:	f1ba 0f02 	cmp.w	sl, #2
 8011956:	d050      	beq.n	80119fa <_scanf_float+0x276>
 8011958:	2d01      	cmp	r5, #1
 801195a:	d002      	beq.n	8011962 <_scanf_float+0x1de>
 801195c:	2d04      	cmp	r5, #4
 801195e:	f47f af44 	bne.w	80117ea <_scanf_float+0x66>
 8011962:	3501      	adds	r5, #1
 8011964:	b2ed      	uxtb	r5, r5
 8011966:	e7d9      	b.n	801191c <_scanf_float+0x198>
 8011968:	f1ba 0f01 	cmp.w	sl, #1
 801196c:	f47f af3d 	bne.w	80117ea <_scanf_float+0x66>
 8011970:	f04f 0a02 	mov.w	sl, #2
 8011974:	e7d2      	b.n	801191c <_scanf_float+0x198>
 8011976:	b975      	cbnz	r5, 8011996 <_scanf_float+0x212>
 8011978:	2f00      	cmp	r7, #0
 801197a:	f47f af37 	bne.w	80117ec <_scanf_float+0x68>
 801197e:	6822      	ldr	r2, [r4, #0]
 8011980:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011984:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011988:	f040 8103 	bne.w	8011b92 <_scanf_float+0x40e>
 801198c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011990:	6022      	str	r2, [r4, #0]
 8011992:	2501      	movs	r5, #1
 8011994:	e7c2      	b.n	801191c <_scanf_float+0x198>
 8011996:	2d03      	cmp	r5, #3
 8011998:	d0e3      	beq.n	8011962 <_scanf_float+0x1de>
 801199a:	2d05      	cmp	r5, #5
 801199c:	e7df      	b.n	801195e <_scanf_float+0x1da>
 801199e:	2d02      	cmp	r5, #2
 80119a0:	f47f af23 	bne.w	80117ea <_scanf_float+0x66>
 80119a4:	2503      	movs	r5, #3
 80119a6:	e7b9      	b.n	801191c <_scanf_float+0x198>
 80119a8:	2d06      	cmp	r5, #6
 80119aa:	f47f af1e 	bne.w	80117ea <_scanf_float+0x66>
 80119ae:	2507      	movs	r5, #7
 80119b0:	e7b4      	b.n	801191c <_scanf_float+0x198>
 80119b2:	6822      	ldr	r2, [r4, #0]
 80119b4:	0591      	lsls	r1, r2, #22
 80119b6:	f57f af18 	bpl.w	80117ea <_scanf_float+0x66>
 80119ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80119be:	6022      	str	r2, [r4, #0]
 80119c0:	9702      	str	r7, [sp, #8]
 80119c2:	e7ab      	b.n	801191c <_scanf_float+0x198>
 80119c4:	6822      	ldr	r2, [r4, #0]
 80119c6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80119ca:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80119ce:	d005      	beq.n	80119dc <_scanf_float+0x258>
 80119d0:	0550      	lsls	r0, r2, #21
 80119d2:	f57f af0a 	bpl.w	80117ea <_scanf_float+0x66>
 80119d6:	2f00      	cmp	r7, #0
 80119d8:	f000 80db 	beq.w	8011b92 <_scanf_float+0x40e>
 80119dc:	0591      	lsls	r1, r2, #22
 80119de:	bf58      	it	pl
 80119e0:	9902      	ldrpl	r1, [sp, #8]
 80119e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80119e6:	bf58      	it	pl
 80119e8:	1a79      	subpl	r1, r7, r1
 80119ea:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80119ee:	bf58      	it	pl
 80119f0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80119f4:	6022      	str	r2, [r4, #0]
 80119f6:	2700      	movs	r7, #0
 80119f8:	e790      	b.n	801191c <_scanf_float+0x198>
 80119fa:	f04f 0a03 	mov.w	sl, #3
 80119fe:	e78d      	b.n	801191c <_scanf_float+0x198>
 8011a00:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011a04:	4649      	mov	r1, r9
 8011a06:	4640      	mov	r0, r8
 8011a08:	4798      	blx	r3
 8011a0a:	2800      	cmp	r0, #0
 8011a0c:	f43f aedf 	beq.w	80117ce <_scanf_float+0x4a>
 8011a10:	e6eb      	b.n	80117ea <_scanf_float+0x66>
 8011a12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a1a:	464a      	mov	r2, r9
 8011a1c:	4640      	mov	r0, r8
 8011a1e:	4798      	blx	r3
 8011a20:	6923      	ldr	r3, [r4, #16]
 8011a22:	3b01      	subs	r3, #1
 8011a24:	6123      	str	r3, [r4, #16]
 8011a26:	e6eb      	b.n	8011800 <_scanf_float+0x7c>
 8011a28:	1e6b      	subs	r3, r5, #1
 8011a2a:	2b06      	cmp	r3, #6
 8011a2c:	d824      	bhi.n	8011a78 <_scanf_float+0x2f4>
 8011a2e:	2d02      	cmp	r5, #2
 8011a30:	d836      	bhi.n	8011aa0 <_scanf_float+0x31c>
 8011a32:	9b01      	ldr	r3, [sp, #4]
 8011a34:	429e      	cmp	r6, r3
 8011a36:	f67f aee7 	bls.w	8011808 <_scanf_float+0x84>
 8011a3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a42:	464a      	mov	r2, r9
 8011a44:	4640      	mov	r0, r8
 8011a46:	4798      	blx	r3
 8011a48:	6923      	ldr	r3, [r4, #16]
 8011a4a:	3b01      	subs	r3, #1
 8011a4c:	6123      	str	r3, [r4, #16]
 8011a4e:	e7f0      	b.n	8011a32 <_scanf_float+0x2ae>
 8011a50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a54:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011a58:	464a      	mov	r2, r9
 8011a5a:	4640      	mov	r0, r8
 8011a5c:	4798      	blx	r3
 8011a5e:	6923      	ldr	r3, [r4, #16]
 8011a60:	3b01      	subs	r3, #1
 8011a62:	6123      	str	r3, [r4, #16]
 8011a64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a68:	fa5f fa8a 	uxtb.w	sl, sl
 8011a6c:	f1ba 0f02 	cmp.w	sl, #2
 8011a70:	d1ee      	bne.n	8011a50 <_scanf_float+0x2cc>
 8011a72:	3d03      	subs	r5, #3
 8011a74:	b2ed      	uxtb	r5, r5
 8011a76:	1b76      	subs	r6, r6, r5
 8011a78:	6823      	ldr	r3, [r4, #0]
 8011a7a:	05da      	lsls	r2, r3, #23
 8011a7c:	d530      	bpl.n	8011ae0 <_scanf_float+0x35c>
 8011a7e:	055b      	lsls	r3, r3, #21
 8011a80:	d511      	bpl.n	8011aa6 <_scanf_float+0x322>
 8011a82:	9b01      	ldr	r3, [sp, #4]
 8011a84:	429e      	cmp	r6, r3
 8011a86:	f67f aebf 	bls.w	8011808 <_scanf_float+0x84>
 8011a8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a92:	464a      	mov	r2, r9
 8011a94:	4640      	mov	r0, r8
 8011a96:	4798      	blx	r3
 8011a98:	6923      	ldr	r3, [r4, #16]
 8011a9a:	3b01      	subs	r3, #1
 8011a9c:	6123      	str	r3, [r4, #16]
 8011a9e:	e7f0      	b.n	8011a82 <_scanf_float+0x2fe>
 8011aa0:	46aa      	mov	sl, r5
 8011aa2:	46b3      	mov	fp, r6
 8011aa4:	e7de      	b.n	8011a64 <_scanf_float+0x2e0>
 8011aa6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011aaa:	6923      	ldr	r3, [r4, #16]
 8011aac:	2965      	cmp	r1, #101	@ 0x65
 8011aae:	f103 33ff 	add.w	r3, r3, #4294967295
 8011ab2:	f106 35ff 	add.w	r5, r6, #4294967295
 8011ab6:	6123      	str	r3, [r4, #16]
 8011ab8:	d00c      	beq.n	8011ad4 <_scanf_float+0x350>
 8011aba:	2945      	cmp	r1, #69	@ 0x45
 8011abc:	d00a      	beq.n	8011ad4 <_scanf_float+0x350>
 8011abe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011ac2:	464a      	mov	r2, r9
 8011ac4:	4640      	mov	r0, r8
 8011ac6:	4798      	blx	r3
 8011ac8:	6923      	ldr	r3, [r4, #16]
 8011aca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011ace:	3b01      	subs	r3, #1
 8011ad0:	1eb5      	subs	r5, r6, #2
 8011ad2:	6123      	str	r3, [r4, #16]
 8011ad4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011ad8:	464a      	mov	r2, r9
 8011ada:	4640      	mov	r0, r8
 8011adc:	4798      	blx	r3
 8011ade:	462e      	mov	r6, r5
 8011ae0:	6822      	ldr	r2, [r4, #0]
 8011ae2:	f012 0210 	ands.w	r2, r2, #16
 8011ae6:	d001      	beq.n	8011aec <_scanf_float+0x368>
 8011ae8:	2000      	movs	r0, #0
 8011aea:	e68e      	b.n	801180a <_scanf_float+0x86>
 8011aec:	7032      	strb	r2, [r6, #0]
 8011aee:	6823      	ldr	r3, [r4, #0]
 8011af0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011af8:	d125      	bne.n	8011b46 <_scanf_float+0x3c2>
 8011afa:	9b02      	ldr	r3, [sp, #8]
 8011afc:	429f      	cmp	r7, r3
 8011afe:	d00a      	beq.n	8011b16 <_scanf_float+0x392>
 8011b00:	1bda      	subs	r2, r3, r7
 8011b02:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011b06:	429e      	cmp	r6, r3
 8011b08:	bf28      	it	cs
 8011b0a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011b0e:	4922      	ldr	r1, [pc, #136]	@ (8011b98 <_scanf_float+0x414>)
 8011b10:	4630      	mov	r0, r6
 8011b12:	f000 f93d 	bl	8011d90 <siprintf>
 8011b16:	9901      	ldr	r1, [sp, #4]
 8011b18:	2200      	movs	r2, #0
 8011b1a:	4640      	mov	r0, r8
 8011b1c:	f002 fc94 	bl	8014448 <_strtod_r>
 8011b20:	9b03      	ldr	r3, [sp, #12]
 8011b22:	6821      	ldr	r1, [r4, #0]
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	f011 0f02 	tst.w	r1, #2
 8011b2a:	ec57 6b10 	vmov	r6, r7, d0
 8011b2e:	f103 0204 	add.w	r2, r3, #4
 8011b32:	d015      	beq.n	8011b60 <_scanf_float+0x3dc>
 8011b34:	9903      	ldr	r1, [sp, #12]
 8011b36:	600a      	str	r2, [r1, #0]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	e9c3 6700 	strd	r6, r7, [r3]
 8011b3e:	68e3      	ldr	r3, [r4, #12]
 8011b40:	3301      	adds	r3, #1
 8011b42:	60e3      	str	r3, [r4, #12]
 8011b44:	e7d0      	b.n	8011ae8 <_scanf_float+0x364>
 8011b46:	9b04      	ldr	r3, [sp, #16]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d0e4      	beq.n	8011b16 <_scanf_float+0x392>
 8011b4c:	9905      	ldr	r1, [sp, #20]
 8011b4e:	230a      	movs	r3, #10
 8011b50:	3101      	adds	r1, #1
 8011b52:	4640      	mov	r0, r8
 8011b54:	f002 fcf8 	bl	8014548 <_strtol_r>
 8011b58:	9b04      	ldr	r3, [sp, #16]
 8011b5a:	9e05      	ldr	r6, [sp, #20]
 8011b5c:	1ac2      	subs	r2, r0, r3
 8011b5e:	e7d0      	b.n	8011b02 <_scanf_float+0x37e>
 8011b60:	f011 0f04 	tst.w	r1, #4
 8011b64:	9903      	ldr	r1, [sp, #12]
 8011b66:	600a      	str	r2, [r1, #0]
 8011b68:	d1e6      	bne.n	8011b38 <_scanf_float+0x3b4>
 8011b6a:	681d      	ldr	r5, [r3, #0]
 8011b6c:	4632      	mov	r2, r6
 8011b6e:	463b      	mov	r3, r7
 8011b70:	4630      	mov	r0, r6
 8011b72:	4639      	mov	r1, r7
 8011b74:	f7ef f802 	bl	8000b7c <__aeabi_dcmpun>
 8011b78:	b128      	cbz	r0, 8011b86 <_scanf_float+0x402>
 8011b7a:	4808      	ldr	r0, [pc, #32]	@ (8011b9c <_scanf_float+0x418>)
 8011b7c:	f000 fa5a 	bl	8012034 <nanf>
 8011b80:	ed85 0a00 	vstr	s0, [r5]
 8011b84:	e7db      	b.n	8011b3e <_scanf_float+0x3ba>
 8011b86:	4630      	mov	r0, r6
 8011b88:	4639      	mov	r1, r7
 8011b8a:	f7ef f855 	bl	8000c38 <__aeabi_d2f>
 8011b8e:	6028      	str	r0, [r5, #0]
 8011b90:	e7d5      	b.n	8011b3e <_scanf_float+0x3ba>
 8011b92:	2700      	movs	r7, #0
 8011b94:	e62e      	b.n	80117f4 <_scanf_float+0x70>
 8011b96:	bf00      	nop
 8011b98:	08015a38 	.word	0x08015a38
 8011b9c:	08015b79 	.word	0x08015b79

08011ba0 <std>:
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	b510      	push	{r4, lr}
 8011ba4:	4604      	mov	r4, r0
 8011ba6:	e9c0 3300 	strd	r3, r3, [r0]
 8011baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011bae:	6083      	str	r3, [r0, #8]
 8011bb0:	8181      	strh	r1, [r0, #12]
 8011bb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8011bb4:	81c2      	strh	r2, [r0, #14]
 8011bb6:	6183      	str	r3, [r0, #24]
 8011bb8:	4619      	mov	r1, r3
 8011bba:	2208      	movs	r2, #8
 8011bbc:	305c      	adds	r0, #92	@ 0x5c
 8011bbe:	f000 f94c 	bl	8011e5a <memset>
 8011bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8011bf8 <std+0x58>)
 8011bc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8011bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8011bfc <std+0x5c>)
 8011bc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011bca:	4b0d      	ldr	r3, [pc, #52]	@ (8011c00 <std+0x60>)
 8011bcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011bce:	4b0d      	ldr	r3, [pc, #52]	@ (8011c04 <std+0x64>)
 8011bd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8011bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8011c08 <std+0x68>)
 8011bd4:	6224      	str	r4, [r4, #32]
 8011bd6:	429c      	cmp	r4, r3
 8011bd8:	d006      	beq.n	8011be8 <std+0x48>
 8011bda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011bde:	4294      	cmp	r4, r2
 8011be0:	d002      	beq.n	8011be8 <std+0x48>
 8011be2:	33d0      	adds	r3, #208	@ 0xd0
 8011be4:	429c      	cmp	r4, r3
 8011be6:	d105      	bne.n	8011bf4 <std+0x54>
 8011be8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011bf0:	f000 ba0e 	b.w	8012010 <__retarget_lock_init_recursive>
 8011bf4:	bd10      	pop	{r4, pc}
 8011bf6:	bf00      	nop
 8011bf8:	08011dd5 	.word	0x08011dd5
 8011bfc:	08011df7 	.word	0x08011df7
 8011c00:	08011e2f 	.word	0x08011e2f
 8011c04:	08011e53 	.word	0x08011e53
 8011c08:	200044f0 	.word	0x200044f0

08011c0c <stdio_exit_handler>:
 8011c0c:	4a02      	ldr	r2, [pc, #8]	@ (8011c18 <stdio_exit_handler+0xc>)
 8011c0e:	4903      	ldr	r1, [pc, #12]	@ (8011c1c <stdio_exit_handler+0x10>)
 8011c10:	4803      	ldr	r0, [pc, #12]	@ (8011c20 <stdio_exit_handler+0x14>)
 8011c12:	f000 b869 	b.w	8011ce8 <_fwalk_sglue>
 8011c16:	bf00      	nop
 8011c18:	20000030 	.word	0x20000030
 8011c1c:	08014905 	.word	0x08014905
 8011c20:	20000040 	.word	0x20000040

08011c24 <cleanup_stdio>:
 8011c24:	6841      	ldr	r1, [r0, #4]
 8011c26:	4b0c      	ldr	r3, [pc, #48]	@ (8011c58 <cleanup_stdio+0x34>)
 8011c28:	4299      	cmp	r1, r3
 8011c2a:	b510      	push	{r4, lr}
 8011c2c:	4604      	mov	r4, r0
 8011c2e:	d001      	beq.n	8011c34 <cleanup_stdio+0x10>
 8011c30:	f002 fe68 	bl	8014904 <_fflush_r>
 8011c34:	68a1      	ldr	r1, [r4, #8]
 8011c36:	4b09      	ldr	r3, [pc, #36]	@ (8011c5c <cleanup_stdio+0x38>)
 8011c38:	4299      	cmp	r1, r3
 8011c3a:	d002      	beq.n	8011c42 <cleanup_stdio+0x1e>
 8011c3c:	4620      	mov	r0, r4
 8011c3e:	f002 fe61 	bl	8014904 <_fflush_r>
 8011c42:	68e1      	ldr	r1, [r4, #12]
 8011c44:	4b06      	ldr	r3, [pc, #24]	@ (8011c60 <cleanup_stdio+0x3c>)
 8011c46:	4299      	cmp	r1, r3
 8011c48:	d004      	beq.n	8011c54 <cleanup_stdio+0x30>
 8011c4a:	4620      	mov	r0, r4
 8011c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c50:	f002 be58 	b.w	8014904 <_fflush_r>
 8011c54:	bd10      	pop	{r4, pc}
 8011c56:	bf00      	nop
 8011c58:	200044f0 	.word	0x200044f0
 8011c5c:	20004558 	.word	0x20004558
 8011c60:	200045c0 	.word	0x200045c0

08011c64 <global_stdio_init.part.0>:
 8011c64:	b510      	push	{r4, lr}
 8011c66:	4b0b      	ldr	r3, [pc, #44]	@ (8011c94 <global_stdio_init.part.0+0x30>)
 8011c68:	4c0b      	ldr	r4, [pc, #44]	@ (8011c98 <global_stdio_init.part.0+0x34>)
 8011c6a:	4a0c      	ldr	r2, [pc, #48]	@ (8011c9c <global_stdio_init.part.0+0x38>)
 8011c6c:	601a      	str	r2, [r3, #0]
 8011c6e:	4620      	mov	r0, r4
 8011c70:	2200      	movs	r2, #0
 8011c72:	2104      	movs	r1, #4
 8011c74:	f7ff ff94 	bl	8011ba0 <std>
 8011c78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011c7c:	2201      	movs	r2, #1
 8011c7e:	2109      	movs	r1, #9
 8011c80:	f7ff ff8e 	bl	8011ba0 <std>
 8011c84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011c88:	2202      	movs	r2, #2
 8011c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c8e:	2112      	movs	r1, #18
 8011c90:	f7ff bf86 	b.w	8011ba0 <std>
 8011c94:	20004628 	.word	0x20004628
 8011c98:	200044f0 	.word	0x200044f0
 8011c9c:	08011c0d 	.word	0x08011c0d

08011ca0 <__sfp_lock_acquire>:
 8011ca0:	4801      	ldr	r0, [pc, #4]	@ (8011ca8 <__sfp_lock_acquire+0x8>)
 8011ca2:	f000 b9b6 	b.w	8012012 <__retarget_lock_acquire_recursive>
 8011ca6:	bf00      	nop
 8011ca8:	20004631 	.word	0x20004631

08011cac <__sfp_lock_release>:
 8011cac:	4801      	ldr	r0, [pc, #4]	@ (8011cb4 <__sfp_lock_release+0x8>)
 8011cae:	f000 b9b1 	b.w	8012014 <__retarget_lock_release_recursive>
 8011cb2:	bf00      	nop
 8011cb4:	20004631 	.word	0x20004631

08011cb8 <__sinit>:
 8011cb8:	b510      	push	{r4, lr}
 8011cba:	4604      	mov	r4, r0
 8011cbc:	f7ff fff0 	bl	8011ca0 <__sfp_lock_acquire>
 8011cc0:	6a23      	ldr	r3, [r4, #32]
 8011cc2:	b11b      	cbz	r3, 8011ccc <__sinit+0x14>
 8011cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cc8:	f7ff bff0 	b.w	8011cac <__sfp_lock_release>
 8011ccc:	4b04      	ldr	r3, [pc, #16]	@ (8011ce0 <__sinit+0x28>)
 8011cce:	6223      	str	r3, [r4, #32]
 8011cd0:	4b04      	ldr	r3, [pc, #16]	@ (8011ce4 <__sinit+0x2c>)
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d1f5      	bne.n	8011cc4 <__sinit+0xc>
 8011cd8:	f7ff ffc4 	bl	8011c64 <global_stdio_init.part.0>
 8011cdc:	e7f2      	b.n	8011cc4 <__sinit+0xc>
 8011cde:	bf00      	nop
 8011ce0:	08011c25 	.word	0x08011c25
 8011ce4:	20004628 	.word	0x20004628

08011ce8 <_fwalk_sglue>:
 8011ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cec:	4607      	mov	r7, r0
 8011cee:	4688      	mov	r8, r1
 8011cf0:	4614      	mov	r4, r2
 8011cf2:	2600      	movs	r6, #0
 8011cf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011cf8:	f1b9 0901 	subs.w	r9, r9, #1
 8011cfc:	d505      	bpl.n	8011d0a <_fwalk_sglue+0x22>
 8011cfe:	6824      	ldr	r4, [r4, #0]
 8011d00:	2c00      	cmp	r4, #0
 8011d02:	d1f7      	bne.n	8011cf4 <_fwalk_sglue+0xc>
 8011d04:	4630      	mov	r0, r6
 8011d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d0a:	89ab      	ldrh	r3, [r5, #12]
 8011d0c:	2b01      	cmp	r3, #1
 8011d0e:	d907      	bls.n	8011d20 <_fwalk_sglue+0x38>
 8011d10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011d14:	3301      	adds	r3, #1
 8011d16:	d003      	beq.n	8011d20 <_fwalk_sglue+0x38>
 8011d18:	4629      	mov	r1, r5
 8011d1a:	4638      	mov	r0, r7
 8011d1c:	47c0      	blx	r8
 8011d1e:	4306      	orrs	r6, r0
 8011d20:	3568      	adds	r5, #104	@ 0x68
 8011d22:	e7e9      	b.n	8011cf8 <_fwalk_sglue+0x10>

08011d24 <sniprintf>:
 8011d24:	b40c      	push	{r2, r3}
 8011d26:	b530      	push	{r4, r5, lr}
 8011d28:	4b18      	ldr	r3, [pc, #96]	@ (8011d8c <sniprintf+0x68>)
 8011d2a:	1e0c      	subs	r4, r1, #0
 8011d2c:	681d      	ldr	r5, [r3, #0]
 8011d2e:	b09d      	sub	sp, #116	@ 0x74
 8011d30:	da08      	bge.n	8011d44 <sniprintf+0x20>
 8011d32:	238b      	movs	r3, #139	@ 0x8b
 8011d34:	602b      	str	r3, [r5, #0]
 8011d36:	f04f 30ff 	mov.w	r0, #4294967295
 8011d3a:	b01d      	add	sp, #116	@ 0x74
 8011d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011d40:	b002      	add	sp, #8
 8011d42:	4770      	bx	lr
 8011d44:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011d48:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011d4c:	f04f 0300 	mov.w	r3, #0
 8011d50:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011d52:	bf14      	ite	ne
 8011d54:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011d58:	4623      	moveq	r3, r4
 8011d5a:	9304      	str	r3, [sp, #16]
 8011d5c:	9307      	str	r3, [sp, #28]
 8011d5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011d62:	9002      	str	r0, [sp, #8]
 8011d64:	9006      	str	r0, [sp, #24]
 8011d66:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011d6a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011d6c:	ab21      	add	r3, sp, #132	@ 0x84
 8011d6e:	a902      	add	r1, sp, #8
 8011d70:	4628      	mov	r0, r5
 8011d72:	9301      	str	r3, [sp, #4]
 8011d74:	f002 fc46 	bl	8014604 <_svfiprintf_r>
 8011d78:	1c43      	adds	r3, r0, #1
 8011d7a:	bfbc      	itt	lt
 8011d7c:	238b      	movlt	r3, #139	@ 0x8b
 8011d7e:	602b      	strlt	r3, [r5, #0]
 8011d80:	2c00      	cmp	r4, #0
 8011d82:	d0da      	beq.n	8011d3a <sniprintf+0x16>
 8011d84:	9b02      	ldr	r3, [sp, #8]
 8011d86:	2200      	movs	r2, #0
 8011d88:	701a      	strb	r2, [r3, #0]
 8011d8a:	e7d6      	b.n	8011d3a <sniprintf+0x16>
 8011d8c:	2000003c 	.word	0x2000003c

08011d90 <siprintf>:
 8011d90:	b40e      	push	{r1, r2, r3}
 8011d92:	b510      	push	{r4, lr}
 8011d94:	b09d      	sub	sp, #116	@ 0x74
 8011d96:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011d98:	9002      	str	r0, [sp, #8]
 8011d9a:	9006      	str	r0, [sp, #24]
 8011d9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011da0:	480a      	ldr	r0, [pc, #40]	@ (8011dcc <siprintf+0x3c>)
 8011da2:	9107      	str	r1, [sp, #28]
 8011da4:	9104      	str	r1, [sp, #16]
 8011da6:	490a      	ldr	r1, [pc, #40]	@ (8011dd0 <siprintf+0x40>)
 8011da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8011dac:	9105      	str	r1, [sp, #20]
 8011dae:	2400      	movs	r4, #0
 8011db0:	a902      	add	r1, sp, #8
 8011db2:	6800      	ldr	r0, [r0, #0]
 8011db4:	9301      	str	r3, [sp, #4]
 8011db6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011db8:	f002 fc24 	bl	8014604 <_svfiprintf_r>
 8011dbc:	9b02      	ldr	r3, [sp, #8]
 8011dbe:	701c      	strb	r4, [r3, #0]
 8011dc0:	b01d      	add	sp, #116	@ 0x74
 8011dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011dc6:	b003      	add	sp, #12
 8011dc8:	4770      	bx	lr
 8011dca:	bf00      	nop
 8011dcc:	2000003c 	.word	0x2000003c
 8011dd0:	ffff0208 	.word	0xffff0208

08011dd4 <__sread>:
 8011dd4:	b510      	push	{r4, lr}
 8011dd6:	460c      	mov	r4, r1
 8011dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ddc:	f000 f8ca 	bl	8011f74 <_read_r>
 8011de0:	2800      	cmp	r0, #0
 8011de2:	bfab      	itete	ge
 8011de4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011de6:	89a3      	ldrhlt	r3, [r4, #12]
 8011de8:	181b      	addge	r3, r3, r0
 8011dea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011dee:	bfac      	ite	ge
 8011df0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011df2:	81a3      	strhlt	r3, [r4, #12]
 8011df4:	bd10      	pop	{r4, pc}

08011df6 <__swrite>:
 8011df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dfa:	461f      	mov	r7, r3
 8011dfc:	898b      	ldrh	r3, [r1, #12]
 8011dfe:	05db      	lsls	r3, r3, #23
 8011e00:	4605      	mov	r5, r0
 8011e02:	460c      	mov	r4, r1
 8011e04:	4616      	mov	r6, r2
 8011e06:	d505      	bpl.n	8011e14 <__swrite+0x1e>
 8011e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e0c:	2302      	movs	r3, #2
 8011e0e:	2200      	movs	r2, #0
 8011e10:	f000 f89e 	bl	8011f50 <_lseek_r>
 8011e14:	89a3      	ldrh	r3, [r4, #12]
 8011e16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011e1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011e1e:	81a3      	strh	r3, [r4, #12]
 8011e20:	4632      	mov	r2, r6
 8011e22:	463b      	mov	r3, r7
 8011e24:	4628      	mov	r0, r5
 8011e26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e2a:	f000 b8b5 	b.w	8011f98 <_write_r>

08011e2e <__sseek>:
 8011e2e:	b510      	push	{r4, lr}
 8011e30:	460c      	mov	r4, r1
 8011e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e36:	f000 f88b 	bl	8011f50 <_lseek_r>
 8011e3a:	1c43      	adds	r3, r0, #1
 8011e3c:	89a3      	ldrh	r3, [r4, #12]
 8011e3e:	bf15      	itete	ne
 8011e40:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011e42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011e46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011e4a:	81a3      	strheq	r3, [r4, #12]
 8011e4c:	bf18      	it	ne
 8011e4e:	81a3      	strhne	r3, [r4, #12]
 8011e50:	bd10      	pop	{r4, pc}

08011e52 <__sclose>:
 8011e52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e56:	f000 b80d 	b.w	8011e74 <_close_r>

08011e5a <memset>:
 8011e5a:	4402      	add	r2, r0
 8011e5c:	4603      	mov	r3, r0
 8011e5e:	4293      	cmp	r3, r2
 8011e60:	d100      	bne.n	8011e64 <memset+0xa>
 8011e62:	4770      	bx	lr
 8011e64:	f803 1b01 	strb.w	r1, [r3], #1
 8011e68:	e7f9      	b.n	8011e5e <memset+0x4>
	...

08011e6c <_localeconv_r>:
 8011e6c:	4800      	ldr	r0, [pc, #0]	@ (8011e70 <_localeconv_r+0x4>)
 8011e6e:	4770      	bx	lr
 8011e70:	2000017c 	.word	0x2000017c

08011e74 <_close_r>:
 8011e74:	b538      	push	{r3, r4, r5, lr}
 8011e76:	4d06      	ldr	r5, [pc, #24]	@ (8011e90 <_close_r+0x1c>)
 8011e78:	2300      	movs	r3, #0
 8011e7a:	4604      	mov	r4, r0
 8011e7c:	4608      	mov	r0, r1
 8011e7e:	602b      	str	r3, [r5, #0]
 8011e80:	f7f0 fd5a 	bl	8002938 <_close>
 8011e84:	1c43      	adds	r3, r0, #1
 8011e86:	d102      	bne.n	8011e8e <_close_r+0x1a>
 8011e88:	682b      	ldr	r3, [r5, #0]
 8011e8a:	b103      	cbz	r3, 8011e8e <_close_r+0x1a>
 8011e8c:	6023      	str	r3, [r4, #0]
 8011e8e:	bd38      	pop	{r3, r4, r5, pc}
 8011e90:	2000462c 	.word	0x2000462c

08011e94 <_reclaim_reent>:
 8011e94:	4b2d      	ldr	r3, [pc, #180]	@ (8011f4c <_reclaim_reent+0xb8>)
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	4283      	cmp	r3, r0
 8011e9a:	b570      	push	{r4, r5, r6, lr}
 8011e9c:	4604      	mov	r4, r0
 8011e9e:	d053      	beq.n	8011f48 <_reclaim_reent+0xb4>
 8011ea0:	69c3      	ldr	r3, [r0, #28]
 8011ea2:	b31b      	cbz	r3, 8011eec <_reclaim_reent+0x58>
 8011ea4:	68db      	ldr	r3, [r3, #12]
 8011ea6:	b163      	cbz	r3, 8011ec2 <_reclaim_reent+0x2e>
 8011ea8:	2500      	movs	r5, #0
 8011eaa:	69e3      	ldr	r3, [r4, #28]
 8011eac:	68db      	ldr	r3, [r3, #12]
 8011eae:	5959      	ldr	r1, [r3, r5]
 8011eb0:	b9b1      	cbnz	r1, 8011ee0 <_reclaim_reent+0x4c>
 8011eb2:	3504      	adds	r5, #4
 8011eb4:	2d80      	cmp	r5, #128	@ 0x80
 8011eb6:	d1f8      	bne.n	8011eaa <_reclaim_reent+0x16>
 8011eb8:	69e3      	ldr	r3, [r4, #28]
 8011eba:	4620      	mov	r0, r4
 8011ebc:	68d9      	ldr	r1, [r3, #12]
 8011ebe:	f000 ff17 	bl	8012cf0 <_free_r>
 8011ec2:	69e3      	ldr	r3, [r4, #28]
 8011ec4:	6819      	ldr	r1, [r3, #0]
 8011ec6:	b111      	cbz	r1, 8011ece <_reclaim_reent+0x3a>
 8011ec8:	4620      	mov	r0, r4
 8011eca:	f000 ff11 	bl	8012cf0 <_free_r>
 8011ece:	69e3      	ldr	r3, [r4, #28]
 8011ed0:	689d      	ldr	r5, [r3, #8]
 8011ed2:	b15d      	cbz	r5, 8011eec <_reclaim_reent+0x58>
 8011ed4:	4629      	mov	r1, r5
 8011ed6:	4620      	mov	r0, r4
 8011ed8:	682d      	ldr	r5, [r5, #0]
 8011eda:	f000 ff09 	bl	8012cf0 <_free_r>
 8011ede:	e7f8      	b.n	8011ed2 <_reclaim_reent+0x3e>
 8011ee0:	680e      	ldr	r6, [r1, #0]
 8011ee2:	4620      	mov	r0, r4
 8011ee4:	f000 ff04 	bl	8012cf0 <_free_r>
 8011ee8:	4631      	mov	r1, r6
 8011eea:	e7e1      	b.n	8011eb0 <_reclaim_reent+0x1c>
 8011eec:	6961      	ldr	r1, [r4, #20]
 8011eee:	b111      	cbz	r1, 8011ef6 <_reclaim_reent+0x62>
 8011ef0:	4620      	mov	r0, r4
 8011ef2:	f000 fefd 	bl	8012cf0 <_free_r>
 8011ef6:	69e1      	ldr	r1, [r4, #28]
 8011ef8:	b111      	cbz	r1, 8011f00 <_reclaim_reent+0x6c>
 8011efa:	4620      	mov	r0, r4
 8011efc:	f000 fef8 	bl	8012cf0 <_free_r>
 8011f00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011f02:	b111      	cbz	r1, 8011f0a <_reclaim_reent+0x76>
 8011f04:	4620      	mov	r0, r4
 8011f06:	f000 fef3 	bl	8012cf0 <_free_r>
 8011f0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011f0c:	b111      	cbz	r1, 8011f14 <_reclaim_reent+0x80>
 8011f0e:	4620      	mov	r0, r4
 8011f10:	f000 feee 	bl	8012cf0 <_free_r>
 8011f14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8011f16:	b111      	cbz	r1, 8011f1e <_reclaim_reent+0x8a>
 8011f18:	4620      	mov	r0, r4
 8011f1a:	f000 fee9 	bl	8012cf0 <_free_r>
 8011f1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8011f20:	b111      	cbz	r1, 8011f28 <_reclaim_reent+0x94>
 8011f22:	4620      	mov	r0, r4
 8011f24:	f000 fee4 	bl	8012cf0 <_free_r>
 8011f28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8011f2a:	b111      	cbz	r1, 8011f32 <_reclaim_reent+0x9e>
 8011f2c:	4620      	mov	r0, r4
 8011f2e:	f000 fedf 	bl	8012cf0 <_free_r>
 8011f32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8011f34:	b111      	cbz	r1, 8011f3c <_reclaim_reent+0xa8>
 8011f36:	4620      	mov	r0, r4
 8011f38:	f000 feda 	bl	8012cf0 <_free_r>
 8011f3c:	6a23      	ldr	r3, [r4, #32]
 8011f3e:	b11b      	cbz	r3, 8011f48 <_reclaim_reent+0xb4>
 8011f40:	4620      	mov	r0, r4
 8011f42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011f46:	4718      	bx	r3
 8011f48:	bd70      	pop	{r4, r5, r6, pc}
 8011f4a:	bf00      	nop
 8011f4c:	2000003c 	.word	0x2000003c

08011f50 <_lseek_r>:
 8011f50:	b538      	push	{r3, r4, r5, lr}
 8011f52:	4d07      	ldr	r5, [pc, #28]	@ (8011f70 <_lseek_r+0x20>)
 8011f54:	4604      	mov	r4, r0
 8011f56:	4608      	mov	r0, r1
 8011f58:	4611      	mov	r1, r2
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	602a      	str	r2, [r5, #0]
 8011f5e:	461a      	mov	r2, r3
 8011f60:	f7f0 fd11 	bl	8002986 <_lseek>
 8011f64:	1c43      	adds	r3, r0, #1
 8011f66:	d102      	bne.n	8011f6e <_lseek_r+0x1e>
 8011f68:	682b      	ldr	r3, [r5, #0]
 8011f6a:	b103      	cbz	r3, 8011f6e <_lseek_r+0x1e>
 8011f6c:	6023      	str	r3, [r4, #0]
 8011f6e:	bd38      	pop	{r3, r4, r5, pc}
 8011f70:	2000462c 	.word	0x2000462c

08011f74 <_read_r>:
 8011f74:	b538      	push	{r3, r4, r5, lr}
 8011f76:	4d07      	ldr	r5, [pc, #28]	@ (8011f94 <_read_r+0x20>)
 8011f78:	4604      	mov	r4, r0
 8011f7a:	4608      	mov	r0, r1
 8011f7c:	4611      	mov	r1, r2
 8011f7e:	2200      	movs	r2, #0
 8011f80:	602a      	str	r2, [r5, #0]
 8011f82:	461a      	mov	r2, r3
 8011f84:	f7f0 fc9f 	bl	80028c6 <_read>
 8011f88:	1c43      	adds	r3, r0, #1
 8011f8a:	d102      	bne.n	8011f92 <_read_r+0x1e>
 8011f8c:	682b      	ldr	r3, [r5, #0]
 8011f8e:	b103      	cbz	r3, 8011f92 <_read_r+0x1e>
 8011f90:	6023      	str	r3, [r4, #0]
 8011f92:	bd38      	pop	{r3, r4, r5, pc}
 8011f94:	2000462c 	.word	0x2000462c

08011f98 <_write_r>:
 8011f98:	b538      	push	{r3, r4, r5, lr}
 8011f9a:	4d07      	ldr	r5, [pc, #28]	@ (8011fb8 <_write_r+0x20>)
 8011f9c:	4604      	mov	r4, r0
 8011f9e:	4608      	mov	r0, r1
 8011fa0:	4611      	mov	r1, r2
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	602a      	str	r2, [r5, #0]
 8011fa6:	461a      	mov	r2, r3
 8011fa8:	f7f0 fcaa 	bl	8002900 <_write>
 8011fac:	1c43      	adds	r3, r0, #1
 8011fae:	d102      	bne.n	8011fb6 <_write_r+0x1e>
 8011fb0:	682b      	ldr	r3, [r5, #0]
 8011fb2:	b103      	cbz	r3, 8011fb6 <_write_r+0x1e>
 8011fb4:	6023      	str	r3, [r4, #0]
 8011fb6:	bd38      	pop	{r3, r4, r5, pc}
 8011fb8:	2000462c 	.word	0x2000462c

08011fbc <__errno>:
 8011fbc:	4b01      	ldr	r3, [pc, #4]	@ (8011fc4 <__errno+0x8>)
 8011fbe:	6818      	ldr	r0, [r3, #0]
 8011fc0:	4770      	bx	lr
 8011fc2:	bf00      	nop
 8011fc4:	2000003c 	.word	0x2000003c

08011fc8 <__libc_init_array>:
 8011fc8:	b570      	push	{r4, r5, r6, lr}
 8011fca:	4d0d      	ldr	r5, [pc, #52]	@ (8012000 <__libc_init_array+0x38>)
 8011fcc:	4c0d      	ldr	r4, [pc, #52]	@ (8012004 <__libc_init_array+0x3c>)
 8011fce:	1b64      	subs	r4, r4, r5
 8011fd0:	10a4      	asrs	r4, r4, #2
 8011fd2:	2600      	movs	r6, #0
 8011fd4:	42a6      	cmp	r6, r4
 8011fd6:	d109      	bne.n	8011fec <__libc_init_array+0x24>
 8011fd8:	4d0b      	ldr	r5, [pc, #44]	@ (8012008 <__libc_init_array+0x40>)
 8011fda:	4c0c      	ldr	r4, [pc, #48]	@ (801200c <__libc_init_array+0x44>)
 8011fdc:	f003 fb76 	bl	80156cc <_init>
 8011fe0:	1b64      	subs	r4, r4, r5
 8011fe2:	10a4      	asrs	r4, r4, #2
 8011fe4:	2600      	movs	r6, #0
 8011fe6:	42a6      	cmp	r6, r4
 8011fe8:	d105      	bne.n	8011ff6 <__libc_init_array+0x2e>
 8011fea:	bd70      	pop	{r4, r5, r6, pc}
 8011fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ff0:	4798      	blx	r3
 8011ff2:	3601      	adds	r6, #1
 8011ff4:	e7ee      	b.n	8011fd4 <__libc_init_array+0xc>
 8011ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ffa:	4798      	blx	r3
 8011ffc:	3601      	adds	r6, #1
 8011ffe:	e7f2      	b.n	8011fe6 <__libc_init_array+0x1e>
 8012000:	08015e34 	.word	0x08015e34
 8012004:	08015e34 	.word	0x08015e34
 8012008:	08015e34 	.word	0x08015e34
 801200c:	08015e38 	.word	0x08015e38

08012010 <__retarget_lock_init_recursive>:
 8012010:	4770      	bx	lr

08012012 <__retarget_lock_acquire_recursive>:
 8012012:	4770      	bx	lr

08012014 <__retarget_lock_release_recursive>:
 8012014:	4770      	bx	lr

08012016 <memcpy>:
 8012016:	440a      	add	r2, r1
 8012018:	4291      	cmp	r1, r2
 801201a:	f100 33ff 	add.w	r3, r0, #4294967295
 801201e:	d100      	bne.n	8012022 <memcpy+0xc>
 8012020:	4770      	bx	lr
 8012022:	b510      	push	{r4, lr}
 8012024:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012028:	f803 4f01 	strb.w	r4, [r3, #1]!
 801202c:	4291      	cmp	r1, r2
 801202e:	d1f9      	bne.n	8012024 <memcpy+0xe>
 8012030:	bd10      	pop	{r4, pc}
	...

08012034 <nanf>:
 8012034:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801203c <nanf+0x8>
 8012038:	4770      	bx	lr
 801203a:	bf00      	nop
 801203c:	7fc00000 	.word	0x7fc00000

08012040 <quorem>:
 8012040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012044:	6903      	ldr	r3, [r0, #16]
 8012046:	690c      	ldr	r4, [r1, #16]
 8012048:	42a3      	cmp	r3, r4
 801204a:	4607      	mov	r7, r0
 801204c:	db7e      	blt.n	801214c <quorem+0x10c>
 801204e:	3c01      	subs	r4, #1
 8012050:	f101 0814 	add.w	r8, r1, #20
 8012054:	00a3      	lsls	r3, r4, #2
 8012056:	f100 0514 	add.w	r5, r0, #20
 801205a:	9300      	str	r3, [sp, #0]
 801205c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012060:	9301      	str	r3, [sp, #4]
 8012062:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012066:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801206a:	3301      	adds	r3, #1
 801206c:	429a      	cmp	r2, r3
 801206e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012072:	fbb2 f6f3 	udiv	r6, r2, r3
 8012076:	d32e      	bcc.n	80120d6 <quorem+0x96>
 8012078:	f04f 0a00 	mov.w	sl, #0
 801207c:	46c4      	mov	ip, r8
 801207e:	46ae      	mov	lr, r5
 8012080:	46d3      	mov	fp, sl
 8012082:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012086:	b298      	uxth	r0, r3
 8012088:	fb06 a000 	mla	r0, r6, r0, sl
 801208c:	0c02      	lsrs	r2, r0, #16
 801208e:	0c1b      	lsrs	r3, r3, #16
 8012090:	fb06 2303 	mla	r3, r6, r3, r2
 8012094:	f8de 2000 	ldr.w	r2, [lr]
 8012098:	b280      	uxth	r0, r0
 801209a:	b292      	uxth	r2, r2
 801209c:	1a12      	subs	r2, r2, r0
 801209e:	445a      	add	r2, fp
 80120a0:	f8de 0000 	ldr.w	r0, [lr]
 80120a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80120a8:	b29b      	uxth	r3, r3
 80120aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80120ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80120b2:	b292      	uxth	r2, r2
 80120b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80120b8:	45e1      	cmp	r9, ip
 80120ba:	f84e 2b04 	str.w	r2, [lr], #4
 80120be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80120c2:	d2de      	bcs.n	8012082 <quorem+0x42>
 80120c4:	9b00      	ldr	r3, [sp, #0]
 80120c6:	58eb      	ldr	r3, [r5, r3]
 80120c8:	b92b      	cbnz	r3, 80120d6 <quorem+0x96>
 80120ca:	9b01      	ldr	r3, [sp, #4]
 80120cc:	3b04      	subs	r3, #4
 80120ce:	429d      	cmp	r5, r3
 80120d0:	461a      	mov	r2, r3
 80120d2:	d32f      	bcc.n	8012134 <quorem+0xf4>
 80120d4:	613c      	str	r4, [r7, #16]
 80120d6:	4638      	mov	r0, r7
 80120d8:	f001 f9c6 	bl	8013468 <__mcmp>
 80120dc:	2800      	cmp	r0, #0
 80120de:	db25      	blt.n	801212c <quorem+0xec>
 80120e0:	4629      	mov	r1, r5
 80120e2:	2000      	movs	r0, #0
 80120e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80120e8:	f8d1 c000 	ldr.w	ip, [r1]
 80120ec:	fa1f fe82 	uxth.w	lr, r2
 80120f0:	fa1f f38c 	uxth.w	r3, ip
 80120f4:	eba3 030e 	sub.w	r3, r3, lr
 80120f8:	4403      	add	r3, r0
 80120fa:	0c12      	lsrs	r2, r2, #16
 80120fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012100:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012104:	b29b      	uxth	r3, r3
 8012106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801210a:	45c1      	cmp	r9, r8
 801210c:	f841 3b04 	str.w	r3, [r1], #4
 8012110:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012114:	d2e6      	bcs.n	80120e4 <quorem+0xa4>
 8012116:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801211a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801211e:	b922      	cbnz	r2, 801212a <quorem+0xea>
 8012120:	3b04      	subs	r3, #4
 8012122:	429d      	cmp	r5, r3
 8012124:	461a      	mov	r2, r3
 8012126:	d30b      	bcc.n	8012140 <quorem+0x100>
 8012128:	613c      	str	r4, [r7, #16]
 801212a:	3601      	adds	r6, #1
 801212c:	4630      	mov	r0, r6
 801212e:	b003      	add	sp, #12
 8012130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012134:	6812      	ldr	r2, [r2, #0]
 8012136:	3b04      	subs	r3, #4
 8012138:	2a00      	cmp	r2, #0
 801213a:	d1cb      	bne.n	80120d4 <quorem+0x94>
 801213c:	3c01      	subs	r4, #1
 801213e:	e7c6      	b.n	80120ce <quorem+0x8e>
 8012140:	6812      	ldr	r2, [r2, #0]
 8012142:	3b04      	subs	r3, #4
 8012144:	2a00      	cmp	r2, #0
 8012146:	d1ef      	bne.n	8012128 <quorem+0xe8>
 8012148:	3c01      	subs	r4, #1
 801214a:	e7ea      	b.n	8012122 <quorem+0xe2>
 801214c:	2000      	movs	r0, #0
 801214e:	e7ee      	b.n	801212e <quorem+0xee>

08012150 <_dtoa_r>:
 8012150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012154:	69c7      	ldr	r7, [r0, #28]
 8012156:	b097      	sub	sp, #92	@ 0x5c
 8012158:	ed8d 0b04 	vstr	d0, [sp, #16]
 801215c:	ec55 4b10 	vmov	r4, r5, d0
 8012160:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012162:	9107      	str	r1, [sp, #28]
 8012164:	4681      	mov	r9, r0
 8012166:	920c      	str	r2, [sp, #48]	@ 0x30
 8012168:	9311      	str	r3, [sp, #68]	@ 0x44
 801216a:	b97f      	cbnz	r7, 801218c <_dtoa_r+0x3c>
 801216c:	2010      	movs	r0, #16
 801216e:	f000 fe09 	bl	8012d84 <malloc>
 8012172:	4602      	mov	r2, r0
 8012174:	f8c9 001c 	str.w	r0, [r9, #28]
 8012178:	b920      	cbnz	r0, 8012184 <_dtoa_r+0x34>
 801217a:	4ba9      	ldr	r3, [pc, #676]	@ (8012420 <_dtoa_r+0x2d0>)
 801217c:	21ef      	movs	r1, #239	@ 0xef
 801217e:	48a9      	ldr	r0, [pc, #676]	@ (8012424 <_dtoa_r+0x2d4>)
 8012180:	f002 fc2e 	bl	80149e0 <__assert_func>
 8012184:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012188:	6007      	str	r7, [r0, #0]
 801218a:	60c7      	str	r7, [r0, #12]
 801218c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012190:	6819      	ldr	r1, [r3, #0]
 8012192:	b159      	cbz	r1, 80121ac <_dtoa_r+0x5c>
 8012194:	685a      	ldr	r2, [r3, #4]
 8012196:	604a      	str	r2, [r1, #4]
 8012198:	2301      	movs	r3, #1
 801219a:	4093      	lsls	r3, r2
 801219c:	608b      	str	r3, [r1, #8]
 801219e:	4648      	mov	r0, r9
 80121a0:	f000 fee6 	bl	8012f70 <_Bfree>
 80121a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80121a8:	2200      	movs	r2, #0
 80121aa:	601a      	str	r2, [r3, #0]
 80121ac:	1e2b      	subs	r3, r5, #0
 80121ae:	bfb9      	ittee	lt
 80121b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80121b4:	9305      	strlt	r3, [sp, #20]
 80121b6:	2300      	movge	r3, #0
 80121b8:	6033      	strge	r3, [r6, #0]
 80121ba:	9f05      	ldr	r7, [sp, #20]
 80121bc:	4b9a      	ldr	r3, [pc, #616]	@ (8012428 <_dtoa_r+0x2d8>)
 80121be:	bfbc      	itt	lt
 80121c0:	2201      	movlt	r2, #1
 80121c2:	6032      	strlt	r2, [r6, #0]
 80121c4:	43bb      	bics	r3, r7
 80121c6:	d112      	bne.n	80121ee <_dtoa_r+0x9e>
 80121c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80121ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80121ce:	6013      	str	r3, [r2, #0]
 80121d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80121d4:	4323      	orrs	r3, r4
 80121d6:	f000 855a 	beq.w	8012c8e <_dtoa_r+0xb3e>
 80121da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80121dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801243c <_dtoa_r+0x2ec>
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	f000 855c 	beq.w	8012c9e <_dtoa_r+0xb4e>
 80121e6:	f10a 0303 	add.w	r3, sl, #3
 80121ea:	f000 bd56 	b.w	8012c9a <_dtoa_r+0xb4a>
 80121ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80121f2:	2200      	movs	r2, #0
 80121f4:	ec51 0b17 	vmov	r0, r1, d7
 80121f8:	2300      	movs	r3, #0
 80121fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80121fe:	f7ee fc8b 	bl	8000b18 <__aeabi_dcmpeq>
 8012202:	4680      	mov	r8, r0
 8012204:	b158      	cbz	r0, 801221e <_dtoa_r+0xce>
 8012206:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012208:	2301      	movs	r3, #1
 801220a:	6013      	str	r3, [r2, #0]
 801220c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801220e:	b113      	cbz	r3, 8012216 <_dtoa_r+0xc6>
 8012210:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012212:	4b86      	ldr	r3, [pc, #536]	@ (801242c <_dtoa_r+0x2dc>)
 8012214:	6013      	str	r3, [r2, #0]
 8012216:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012440 <_dtoa_r+0x2f0>
 801221a:	f000 bd40 	b.w	8012c9e <_dtoa_r+0xb4e>
 801221e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012222:	aa14      	add	r2, sp, #80	@ 0x50
 8012224:	a915      	add	r1, sp, #84	@ 0x54
 8012226:	4648      	mov	r0, r9
 8012228:	f001 fa3e 	bl	80136a8 <__d2b>
 801222c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012230:	9002      	str	r0, [sp, #8]
 8012232:	2e00      	cmp	r6, #0
 8012234:	d078      	beq.n	8012328 <_dtoa_r+0x1d8>
 8012236:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012238:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801223c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012244:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012248:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801224c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012250:	4619      	mov	r1, r3
 8012252:	2200      	movs	r2, #0
 8012254:	4b76      	ldr	r3, [pc, #472]	@ (8012430 <_dtoa_r+0x2e0>)
 8012256:	f7ee f83f 	bl	80002d8 <__aeabi_dsub>
 801225a:	a36b      	add	r3, pc, #428	@ (adr r3, 8012408 <_dtoa_r+0x2b8>)
 801225c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012260:	f7ee f9f2 	bl	8000648 <__aeabi_dmul>
 8012264:	a36a      	add	r3, pc, #424	@ (adr r3, 8012410 <_dtoa_r+0x2c0>)
 8012266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226a:	f7ee f837 	bl	80002dc <__adddf3>
 801226e:	4604      	mov	r4, r0
 8012270:	4630      	mov	r0, r6
 8012272:	460d      	mov	r5, r1
 8012274:	f7ee f97e 	bl	8000574 <__aeabi_i2d>
 8012278:	a367      	add	r3, pc, #412	@ (adr r3, 8012418 <_dtoa_r+0x2c8>)
 801227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227e:	f7ee f9e3 	bl	8000648 <__aeabi_dmul>
 8012282:	4602      	mov	r2, r0
 8012284:	460b      	mov	r3, r1
 8012286:	4620      	mov	r0, r4
 8012288:	4629      	mov	r1, r5
 801228a:	f7ee f827 	bl	80002dc <__adddf3>
 801228e:	4604      	mov	r4, r0
 8012290:	460d      	mov	r5, r1
 8012292:	f7ee fc89 	bl	8000ba8 <__aeabi_d2iz>
 8012296:	2200      	movs	r2, #0
 8012298:	4607      	mov	r7, r0
 801229a:	2300      	movs	r3, #0
 801229c:	4620      	mov	r0, r4
 801229e:	4629      	mov	r1, r5
 80122a0:	f7ee fc44 	bl	8000b2c <__aeabi_dcmplt>
 80122a4:	b140      	cbz	r0, 80122b8 <_dtoa_r+0x168>
 80122a6:	4638      	mov	r0, r7
 80122a8:	f7ee f964 	bl	8000574 <__aeabi_i2d>
 80122ac:	4622      	mov	r2, r4
 80122ae:	462b      	mov	r3, r5
 80122b0:	f7ee fc32 	bl	8000b18 <__aeabi_dcmpeq>
 80122b4:	b900      	cbnz	r0, 80122b8 <_dtoa_r+0x168>
 80122b6:	3f01      	subs	r7, #1
 80122b8:	2f16      	cmp	r7, #22
 80122ba:	d852      	bhi.n	8012362 <_dtoa_r+0x212>
 80122bc:	4b5d      	ldr	r3, [pc, #372]	@ (8012434 <_dtoa_r+0x2e4>)
 80122be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80122c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80122ca:	f7ee fc2f 	bl	8000b2c <__aeabi_dcmplt>
 80122ce:	2800      	cmp	r0, #0
 80122d0:	d049      	beq.n	8012366 <_dtoa_r+0x216>
 80122d2:	3f01      	subs	r7, #1
 80122d4:	2300      	movs	r3, #0
 80122d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80122d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80122da:	1b9b      	subs	r3, r3, r6
 80122dc:	1e5a      	subs	r2, r3, #1
 80122de:	bf45      	ittet	mi
 80122e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80122e4:	9300      	strmi	r3, [sp, #0]
 80122e6:	2300      	movpl	r3, #0
 80122e8:	2300      	movmi	r3, #0
 80122ea:	9206      	str	r2, [sp, #24]
 80122ec:	bf54      	ite	pl
 80122ee:	9300      	strpl	r3, [sp, #0]
 80122f0:	9306      	strmi	r3, [sp, #24]
 80122f2:	2f00      	cmp	r7, #0
 80122f4:	db39      	blt.n	801236a <_dtoa_r+0x21a>
 80122f6:	9b06      	ldr	r3, [sp, #24]
 80122f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80122fa:	443b      	add	r3, r7
 80122fc:	9306      	str	r3, [sp, #24]
 80122fe:	2300      	movs	r3, #0
 8012300:	9308      	str	r3, [sp, #32]
 8012302:	9b07      	ldr	r3, [sp, #28]
 8012304:	2b09      	cmp	r3, #9
 8012306:	d863      	bhi.n	80123d0 <_dtoa_r+0x280>
 8012308:	2b05      	cmp	r3, #5
 801230a:	bfc4      	itt	gt
 801230c:	3b04      	subgt	r3, #4
 801230e:	9307      	strgt	r3, [sp, #28]
 8012310:	9b07      	ldr	r3, [sp, #28]
 8012312:	f1a3 0302 	sub.w	r3, r3, #2
 8012316:	bfcc      	ite	gt
 8012318:	2400      	movgt	r4, #0
 801231a:	2401      	movle	r4, #1
 801231c:	2b03      	cmp	r3, #3
 801231e:	d863      	bhi.n	80123e8 <_dtoa_r+0x298>
 8012320:	e8df f003 	tbb	[pc, r3]
 8012324:	2b375452 	.word	0x2b375452
 8012328:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801232c:	441e      	add	r6, r3
 801232e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012332:	2b20      	cmp	r3, #32
 8012334:	bfc1      	itttt	gt
 8012336:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801233a:	409f      	lslgt	r7, r3
 801233c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012340:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012344:	bfd6      	itet	le
 8012346:	f1c3 0320 	rsble	r3, r3, #32
 801234a:	ea47 0003 	orrgt.w	r0, r7, r3
 801234e:	fa04 f003 	lslle.w	r0, r4, r3
 8012352:	f7ee f8ff 	bl	8000554 <__aeabi_ui2d>
 8012356:	2201      	movs	r2, #1
 8012358:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801235c:	3e01      	subs	r6, #1
 801235e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012360:	e776      	b.n	8012250 <_dtoa_r+0x100>
 8012362:	2301      	movs	r3, #1
 8012364:	e7b7      	b.n	80122d6 <_dtoa_r+0x186>
 8012366:	9010      	str	r0, [sp, #64]	@ 0x40
 8012368:	e7b6      	b.n	80122d8 <_dtoa_r+0x188>
 801236a:	9b00      	ldr	r3, [sp, #0]
 801236c:	1bdb      	subs	r3, r3, r7
 801236e:	9300      	str	r3, [sp, #0]
 8012370:	427b      	negs	r3, r7
 8012372:	9308      	str	r3, [sp, #32]
 8012374:	2300      	movs	r3, #0
 8012376:	930d      	str	r3, [sp, #52]	@ 0x34
 8012378:	e7c3      	b.n	8012302 <_dtoa_r+0x1b2>
 801237a:	2301      	movs	r3, #1
 801237c:	9309      	str	r3, [sp, #36]	@ 0x24
 801237e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012380:	eb07 0b03 	add.w	fp, r7, r3
 8012384:	f10b 0301 	add.w	r3, fp, #1
 8012388:	2b01      	cmp	r3, #1
 801238a:	9303      	str	r3, [sp, #12]
 801238c:	bfb8      	it	lt
 801238e:	2301      	movlt	r3, #1
 8012390:	e006      	b.n	80123a0 <_dtoa_r+0x250>
 8012392:	2301      	movs	r3, #1
 8012394:	9309      	str	r3, [sp, #36]	@ 0x24
 8012396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012398:	2b00      	cmp	r3, #0
 801239a:	dd28      	ble.n	80123ee <_dtoa_r+0x29e>
 801239c:	469b      	mov	fp, r3
 801239e:	9303      	str	r3, [sp, #12]
 80123a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80123a4:	2100      	movs	r1, #0
 80123a6:	2204      	movs	r2, #4
 80123a8:	f102 0514 	add.w	r5, r2, #20
 80123ac:	429d      	cmp	r5, r3
 80123ae:	d926      	bls.n	80123fe <_dtoa_r+0x2ae>
 80123b0:	6041      	str	r1, [r0, #4]
 80123b2:	4648      	mov	r0, r9
 80123b4:	f000 fd9c 	bl	8012ef0 <_Balloc>
 80123b8:	4682      	mov	sl, r0
 80123ba:	2800      	cmp	r0, #0
 80123bc:	d142      	bne.n	8012444 <_dtoa_r+0x2f4>
 80123be:	4b1e      	ldr	r3, [pc, #120]	@ (8012438 <_dtoa_r+0x2e8>)
 80123c0:	4602      	mov	r2, r0
 80123c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80123c6:	e6da      	b.n	801217e <_dtoa_r+0x2e>
 80123c8:	2300      	movs	r3, #0
 80123ca:	e7e3      	b.n	8012394 <_dtoa_r+0x244>
 80123cc:	2300      	movs	r3, #0
 80123ce:	e7d5      	b.n	801237c <_dtoa_r+0x22c>
 80123d0:	2401      	movs	r4, #1
 80123d2:	2300      	movs	r3, #0
 80123d4:	9307      	str	r3, [sp, #28]
 80123d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80123d8:	f04f 3bff 	mov.w	fp, #4294967295
 80123dc:	2200      	movs	r2, #0
 80123de:	f8cd b00c 	str.w	fp, [sp, #12]
 80123e2:	2312      	movs	r3, #18
 80123e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80123e6:	e7db      	b.n	80123a0 <_dtoa_r+0x250>
 80123e8:	2301      	movs	r3, #1
 80123ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80123ec:	e7f4      	b.n	80123d8 <_dtoa_r+0x288>
 80123ee:	f04f 0b01 	mov.w	fp, #1
 80123f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80123f6:	465b      	mov	r3, fp
 80123f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80123fc:	e7d0      	b.n	80123a0 <_dtoa_r+0x250>
 80123fe:	3101      	adds	r1, #1
 8012400:	0052      	lsls	r2, r2, #1
 8012402:	e7d1      	b.n	80123a8 <_dtoa_r+0x258>
 8012404:	f3af 8000 	nop.w
 8012408:	636f4361 	.word	0x636f4361
 801240c:	3fd287a7 	.word	0x3fd287a7
 8012410:	8b60c8b3 	.word	0x8b60c8b3
 8012414:	3fc68a28 	.word	0x3fc68a28
 8012418:	509f79fb 	.word	0x509f79fb
 801241c:	3fd34413 	.word	0x3fd34413
 8012420:	08015a4a 	.word	0x08015a4a
 8012424:	08015a61 	.word	0x08015a61
 8012428:	7ff00000 	.word	0x7ff00000
 801242c:	08015a15 	.word	0x08015a15
 8012430:	3ff80000 	.word	0x3ff80000
 8012434:	08015c10 	.word	0x08015c10
 8012438:	08015ab9 	.word	0x08015ab9
 801243c:	08015a46 	.word	0x08015a46
 8012440:	08015a14 	.word	0x08015a14
 8012444:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012448:	6018      	str	r0, [r3, #0]
 801244a:	9b03      	ldr	r3, [sp, #12]
 801244c:	2b0e      	cmp	r3, #14
 801244e:	f200 80a1 	bhi.w	8012594 <_dtoa_r+0x444>
 8012452:	2c00      	cmp	r4, #0
 8012454:	f000 809e 	beq.w	8012594 <_dtoa_r+0x444>
 8012458:	2f00      	cmp	r7, #0
 801245a:	dd33      	ble.n	80124c4 <_dtoa_r+0x374>
 801245c:	4b9c      	ldr	r3, [pc, #624]	@ (80126d0 <_dtoa_r+0x580>)
 801245e:	f007 020f 	and.w	r2, r7, #15
 8012462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012466:	ed93 7b00 	vldr	d7, [r3]
 801246a:	05f8      	lsls	r0, r7, #23
 801246c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012470:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012474:	d516      	bpl.n	80124a4 <_dtoa_r+0x354>
 8012476:	4b97      	ldr	r3, [pc, #604]	@ (80126d4 <_dtoa_r+0x584>)
 8012478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801247c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012480:	f7ee fa0c 	bl	800089c <__aeabi_ddiv>
 8012484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012488:	f004 040f 	and.w	r4, r4, #15
 801248c:	2603      	movs	r6, #3
 801248e:	4d91      	ldr	r5, [pc, #580]	@ (80126d4 <_dtoa_r+0x584>)
 8012490:	b954      	cbnz	r4, 80124a8 <_dtoa_r+0x358>
 8012492:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801249a:	f7ee f9ff 	bl	800089c <__aeabi_ddiv>
 801249e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80124a2:	e028      	b.n	80124f6 <_dtoa_r+0x3a6>
 80124a4:	2602      	movs	r6, #2
 80124a6:	e7f2      	b.n	801248e <_dtoa_r+0x33e>
 80124a8:	07e1      	lsls	r1, r4, #31
 80124aa:	d508      	bpl.n	80124be <_dtoa_r+0x36e>
 80124ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80124b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80124b4:	f7ee f8c8 	bl	8000648 <__aeabi_dmul>
 80124b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80124bc:	3601      	adds	r6, #1
 80124be:	1064      	asrs	r4, r4, #1
 80124c0:	3508      	adds	r5, #8
 80124c2:	e7e5      	b.n	8012490 <_dtoa_r+0x340>
 80124c4:	f000 80af 	beq.w	8012626 <_dtoa_r+0x4d6>
 80124c8:	427c      	negs	r4, r7
 80124ca:	4b81      	ldr	r3, [pc, #516]	@ (80126d0 <_dtoa_r+0x580>)
 80124cc:	4d81      	ldr	r5, [pc, #516]	@ (80126d4 <_dtoa_r+0x584>)
 80124ce:	f004 020f 	and.w	r2, r4, #15
 80124d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80124de:	f7ee f8b3 	bl	8000648 <__aeabi_dmul>
 80124e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80124e6:	1124      	asrs	r4, r4, #4
 80124e8:	2300      	movs	r3, #0
 80124ea:	2602      	movs	r6, #2
 80124ec:	2c00      	cmp	r4, #0
 80124ee:	f040 808f 	bne.w	8012610 <_dtoa_r+0x4c0>
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d1d3      	bne.n	801249e <_dtoa_r+0x34e>
 80124f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80124f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	f000 8094 	beq.w	801262a <_dtoa_r+0x4da>
 8012502:	4b75      	ldr	r3, [pc, #468]	@ (80126d8 <_dtoa_r+0x588>)
 8012504:	2200      	movs	r2, #0
 8012506:	4620      	mov	r0, r4
 8012508:	4629      	mov	r1, r5
 801250a:	f7ee fb0f 	bl	8000b2c <__aeabi_dcmplt>
 801250e:	2800      	cmp	r0, #0
 8012510:	f000 808b 	beq.w	801262a <_dtoa_r+0x4da>
 8012514:	9b03      	ldr	r3, [sp, #12]
 8012516:	2b00      	cmp	r3, #0
 8012518:	f000 8087 	beq.w	801262a <_dtoa_r+0x4da>
 801251c:	f1bb 0f00 	cmp.w	fp, #0
 8012520:	dd34      	ble.n	801258c <_dtoa_r+0x43c>
 8012522:	4620      	mov	r0, r4
 8012524:	4b6d      	ldr	r3, [pc, #436]	@ (80126dc <_dtoa_r+0x58c>)
 8012526:	2200      	movs	r2, #0
 8012528:	4629      	mov	r1, r5
 801252a:	f7ee f88d 	bl	8000648 <__aeabi_dmul>
 801252e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012532:	f107 38ff 	add.w	r8, r7, #4294967295
 8012536:	3601      	adds	r6, #1
 8012538:	465c      	mov	r4, fp
 801253a:	4630      	mov	r0, r6
 801253c:	f7ee f81a 	bl	8000574 <__aeabi_i2d>
 8012540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012544:	f7ee f880 	bl	8000648 <__aeabi_dmul>
 8012548:	4b65      	ldr	r3, [pc, #404]	@ (80126e0 <_dtoa_r+0x590>)
 801254a:	2200      	movs	r2, #0
 801254c:	f7ed fec6 	bl	80002dc <__adddf3>
 8012550:	4605      	mov	r5, r0
 8012552:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012556:	2c00      	cmp	r4, #0
 8012558:	d16a      	bne.n	8012630 <_dtoa_r+0x4e0>
 801255a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801255e:	4b61      	ldr	r3, [pc, #388]	@ (80126e4 <_dtoa_r+0x594>)
 8012560:	2200      	movs	r2, #0
 8012562:	f7ed feb9 	bl	80002d8 <__aeabi_dsub>
 8012566:	4602      	mov	r2, r0
 8012568:	460b      	mov	r3, r1
 801256a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801256e:	462a      	mov	r2, r5
 8012570:	4633      	mov	r3, r6
 8012572:	f7ee faf9 	bl	8000b68 <__aeabi_dcmpgt>
 8012576:	2800      	cmp	r0, #0
 8012578:	f040 8298 	bne.w	8012aac <_dtoa_r+0x95c>
 801257c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012580:	462a      	mov	r2, r5
 8012582:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012586:	f7ee fad1 	bl	8000b2c <__aeabi_dcmplt>
 801258a:	bb38      	cbnz	r0, 80125dc <_dtoa_r+0x48c>
 801258c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012590:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012594:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012596:	2b00      	cmp	r3, #0
 8012598:	f2c0 8157 	blt.w	801284a <_dtoa_r+0x6fa>
 801259c:	2f0e      	cmp	r7, #14
 801259e:	f300 8154 	bgt.w	801284a <_dtoa_r+0x6fa>
 80125a2:	4b4b      	ldr	r3, [pc, #300]	@ (80126d0 <_dtoa_r+0x580>)
 80125a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80125a8:	ed93 7b00 	vldr	d7, [r3]
 80125ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	ed8d 7b00 	vstr	d7, [sp]
 80125b4:	f280 80e5 	bge.w	8012782 <_dtoa_r+0x632>
 80125b8:	9b03      	ldr	r3, [sp, #12]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	f300 80e1 	bgt.w	8012782 <_dtoa_r+0x632>
 80125c0:	d10c      	bne.n	80125dc <_dtoa_r+0x48c>
 80125c2:	4b48      	ldr	r3, [pc, #288]	@ (80126e4 <_dtoa_r+0x594>)
 80125c4:	2200      	movs	r2, #0
 80125c6:	ec51 0b17 	vmov	r0, r1, d7
 80125ca:	f7ee f83d 	bl	8000648 <__aeabi_dmul>
 80125ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80125d2:	f7ee fabf 	bl	8000b54 <__aeabi_dcmpge>
 80125d6:	2800      	cmp	r0, #0
 80125d8:	f000 8266 	beq.w	8012aa8 <_dtoa_r+0x958>
 80125dc:	2400      	movs	r4, #0
 80125de:	4625      	mov	r5, r4
 80125e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80125e2:	4656      	mov	r6, sl
 80125e4:	ea6f 0803 	mvn.w	r8, r3
 80125e8:	2700      	movs	r7, #0
 80125ea:	4621      	mov	r1, r4
 80125ec:	4648      	mov	r0, r9
 80125ee:	f000 fcbf 	bl	8012f70 <_Bfree>
 80125f2:	2d00      	cmp	r5, #0
 80125f4:	f000 80bd 	beq.w	8012772 <_dtoa_r+0x622>
 80125f8:	b12f      	cbz	r7, 8012606 <_dtoa_r+0x4b6>
 80125fa:	42af      	cmp	r7, r5
 80125fc:	d003      	beq.n	8012606 <_dtoa_r+0x4b6>
 80125fe:	4639      	mov	r1, r7
 8012600:	4648      	mov	r0, r9
 8012602:	f000 fcb5 	bl	8012f70 <_Bfree>
 8012606:	4629      	mov	r1, r5
 8012608:	4648      	mov	r0, r9
 801260a:	f000 fcb1 	bl	8012f70 <_Bfree>
 801260e:	e0b0      	b.n	8012772 <_dtoa_r+0x622>
 8012610:	07e2      	lsls	r2, r4, #31
 8012612:	d505      	bpl.n	8012620 <_dtoa_r+0x4d0>
 8012614:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012618:	f7ee f816 	bl	8000648 <__aeabi_dmul>
 801261c:	3601      	adds	r6, #1
 801261e:	2301      	movs	r3, #1
 8012620:	1064      	asrs	r4, r4, #1
 8012622:	3508      	adds	r5, #8
 8012624:	e762      	b.n	80124ec <_dtoa_r+0x39c>
 8012626:	2602      	movs	r6, #2
 8012628:	e765      	b.n	80124f6 <_dtoa_r+0x3a6>
 801262a:	9c03      	ldr	r4, [sp, #12]
 801262c:	46b8      	mov	r8, r7
 801262e:	e784      	b.n	801253a <_dtoa_r+0x3ea>
 8012630:	4b27      	ldr	r3, [pc, #156]	@ (80126d0 <_dtoa_r+0x580>)
 8012632:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012634:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012638:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801263c:	4454      	add	r4, sl
 801263e:	2900      	cmp	r1, #0
 8012640:	d054      	beq.n	80126ec <_dtoa_r+0x59c>
 8012642:	4929      	ldr	r1, [pc, #164]	@ (80126e8 <_dtoa_r+0x598>)
 8012644:	2000      	movs	r0, #0
 8012646:	f7ee f929 	bl	800089c <__aeabi_ddiv>
 801264a:	4633      	mov	r3, r6
 801264c:	462a      	mov	r2, r5
 801264e:	f7ed fe43 	bl	80002d8 <__aeabi_dsub>
 8012652:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012656:	4656      	mov	r6, sl
 8012658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801265c:	f7ee faa4 	bl	8000ba8 <__aeabi_d2iz>
 8012660:	4605      	mov	r5, r0
 8012662:	f7ed ff87 	bl	8000574 <__aeabi_i2d>
 8012666:	4602      	mov	r2, r0
 8012668:	460b      	mov	r3, r1
 801266a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801266e:	f7ed fe33 	bl	80002d8 <__aeabi_dsub>
 8012672:	3530      	adds	r5, #48	@ 0x30
 8012674:	4602      	mov	r2, r0
 8012676:	460b      	mov	r3, r1
 8012678:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801267c:	f806 5b01 	strb.w	r5, [r6], #1
 8012680:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012684:	f7ee fa52 	bl	8000b2c <__aeabi_dcmplt>
 8012688:	2800      	cmp	r0, #0
 801268a:	d172      	bne.n	8012772 <_dtoa_r+0x622>
 801268c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012690:	4911      	ldr	r1, [pc, #68]	@ (80126d8 <_dtoa_r+0x588>)
 8012692:	2000      	movs	r0, #0
 8012694:	f7ed fe20 	bl	80002d8 <__aeabi_dsub>
 8012698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801269c:	f7ee fa46 	bl	8000b2c <__aeabi_dcmplt>
 80126a0:	2800      	cmp	r0, #0
 80126a2:	f040 80b4 	bne.w	801280e <_dtoa_r+0x6be>
 80126a6:	42a6      	cmp	r6, r4
 80126a8:	f43f af70 	beq.w	801258c <_dtoa_r+0x43c>
 80126ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80126b0:	4b0a      	ldr	r3, [pc, #40]	@ (80126dc <_dtoa_r+0x58c>)
 80126b2:	2200      	movs	r2, #0
 80126b4:	f7ed ffc8 	bl	8000648 <__aeabi_dmul>
 80126b8:	4b08      	ldr	r3, [pc, #32]	@ (80126dc <_dtoa_r+0x58c>)
 80126ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80126be:	2200      	movs	r2, #0
 80126c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80126c4:	f7ed ffc0 	bl	8000648 <__aeabi_dmul>
 80126c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80126cc:	e7c4      	b.n	8012658 <_dtoa_r+0x508>
 80126ce:	bf00      	nop
 80126d0:	08015c10 	.word	0x08015c10
 80126d4:	08015be8 	.word	0x08015be8
 80126d8:	3ff00000 	.word	0x3ff00000
 80126dc:	40240000 	.word	0x40240000
 80126e0:	401c0000 	.word	0x401c0000
 80126e4:	40140000 	.word	0x40140000
 80126e8:	3fe00000 	.word	0x3fe00000
 80126ec:	4631      	mov	r1, r6
 80126ee:	4628      	mov	r0, r5
 80126f0:	f7ed ffaa 	bl	8000648 <__aeabi_dmul>
 80126f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80126f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80126fa:	4656      	mov	r6, sl
 80126fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012700:	f7ee fa52 	bl	8000ba8 <__aeabi_d2iz>
 8012704:	4605      	mov	r5, r0
 8012706:	f7ed ff35 	bl	8000574 <__aeabi_i2d>
 801270a:	4602      	mov	r2, r0
 801270c:	460b      	mov	r3, r1
 801270e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012712:	f7ed fde1 	bl	80002d8 <__aeabi_dsub>
 8012716:	3530      	adds	r5, #48	@ 0x30
 8012718:	f806 5b01 	strb.w	r5, [r6], #1
 801271c:	4602      	mov	r2, r0
 801271e:	460b      	mov	r3, r1
 8012720:	42a6      	cmp	r6, r4
 8012722:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012726:	f04f 0200 	mov.w	r2, #0
 801272a:	d124      	bne.n	8012776 <_dtoa_r+0x626>
 801272c:	4baf      	ldr	r3, [pc, #700]	@ (80129ec <_dtoa_r+0x89c>)
 801272e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012732:	f7ed fdd3 	bl	80002dc <__adddf3>
 8012736:	4602      	mov	r2, r0
 8012738:	460b      	mov	r3, r1
 801273a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801273e:	f7ee fa13 	bl	8000b68 <__aeabi_dcmpgt>
 8012742:	2800      	cmp	r0, #0
 8012744:	d163      	bne.n	801280e <_dtoa_r+0x6be>
 8012746:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801274a:	49a8      	ldr	r1, [pc, #672]	@ (80129ec <_dtoa_r+0x89c>)
 801274c:	2000      	movs	r0, #0
 801274e:	f7ed fdc3 	bl	80002d8 <__aeabi_dsub>
 8012752:	4602      	mov	r2, r0
 8012754:	460b      	mov	r3, r1
 8012756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801275a:	f7ee f9e7 	bl	8000b2c <__aeabi_dcmplt>
 801275e:	2800      	cmp	r0, #0
 8012760:	f43f af14 	beq.w	801258c <_dtoa_r+0x43c>
 8012764:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012766:	1e73      	subs	r3, r6, #1
 8012768:	9313      	str	r3, [sp, #76]	@ 0x4c
 801276a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801276e:	2b30      	cmp	r3, #48	@ 0x30
 8012770:	d0f8      	beq.n	8012764 <_dtoa_r+0x614>
 8012772:	4647      	mov	r7, r8
 8012774:	e03b      	b.n	80127ee <_dtoa_r+0x69e>
 8012776:	4b9e      	ldr	r3, [pc, #632]	@ (80129f0 <_dtoa_r+0x8a0>)
 8012778:	f7ed ff66 	bl	8000648 <__aeabi_dmul>
 801277c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012780:	e7bc      	b.n	80126fc <_dtoa_r+0x5ac>
 8012782:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012786:	4656      	mov	r6, sl
 8012788:	e9dd 2300 	ldrd	r2, r3, [sp]
 801278c:	4620      	mov	r0, r4
 801278e:	4629      	mov	r1, r5
 8012790:	f7ee f884 	bl	800089c <__aeabi_ddiv>
 8012794:	f7ee fa08 	bl	8000ba8 <__aeabi_d2iz>
 8012798:	4680      	mov	r8, r0
 801279a:	f7ed feeb 	bl	8000574 <__aeabi_i2d>
 801279e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80127a2:	f7ed ff51 	bl	8000648 <__aeabi_dmul>
 80127a6:	4602      	mov	r2, r0
 80127a8:	460b      	mov	r3, r1
 80127aa:	4620      	mov	r0, r4
 80127ac:	4629      	mov	r1, r5
 80127ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80127b2:	f7ed fd91 	bl	80002d8 <__aeabi_dsub>
 80127b6:	f806 4b01 	strb.w	r4, [r6], #1
 80127ba:	9d03      	ldr	r5, [sp, #12]
 80127bc:	eba6 040a 	sub.w	r4, r6, sl
 80127c0:	42a5      	cmp	r5, r4
 80127c2:	4602      	mov	r2, r0
 80127c4:	460b      	mov	r3, r1
 80127c6:	d133      	bne.n	8012830 <_dtoa_r+0x6e0>
 80127c8:	f7ed fd88 	bl	80002dc <__adddf3>
 80127cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80127d0:	4604      	mov	r4, r0
 80127d2:	460d      	mov	r5, r1
 80127d4:	f7ee f9c8 	bl	8000b68 <__aeabi_dcmpgt>
 80127d8:	b9c0      	cbnz	r0, 801280c <_dtoa_r+0x6bc>
 80127da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80127de:	4620      	mov	r0, r4
 80127e0:	4629      	mov	r1, r5
 80127e2:	f7ee f999 	bl	8000b18 <__aeabi_dcmpeq>
 80127e6:	b110      	cbz	r0, 80127ee <_dtoa_r+0x69e>
 80127e8:	f018 0f01 	tst.w	r8, #1
 80127ec:	d10e      	bne.n	801280c <_dtoa_r+0x6bc>
 80127ee:	9902      	ldr	r1, [sp, #8]
 80127f0:	4648      	mov	r0, r9
 80127f2:	f000 fbbd 	bl	8012f70 <_Bfree>
 80127f6:	2300      	movs	r3, #0
 80127f8:	7033      	strb	r3, [r6, #0]
 80127fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80127fc:	3701      	adds	r7, #1
 80127fe:	601f      	str	r7, [r3, #0]
 8012800:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012802:	2b00      	cmp	r3, #0
 8012804:	f000 824b 	beq.w	8012c9e <_dtoa_r+0xb4e>
 8012808:	601e      	str	r6, [r3, #0]
 801280a:	e248      	b.n	8012c9e <_dtoa_r+0xb4e>
 801280c:	46b8      	mov	r8, r7
 801280e:	4633      	mov	r3, r6
 8012810:	461e      	mov	r6, r3
 8012812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012816:	2a39      	cmp	r2, #57	@ 0x39
 8012818:	d106      	bne.n	8012828 <_dtoa_r+0x6d8>
 801281a:	459a      	cmp	sl, r3
 801281c:	d1f8      	bne.n	8012810 <_dtoa_r+0x6c0>
 801281e:	2230      	movs	r2, #48	@ 0x30
 8012820:	f108 0801 	add.w	r8, r8, #1
 8012824:	f88a 2000 	strb.w	r2, [sl]
 8012828:	781a      	ldrb	r2, [r3, #0]
 801282a:	3201      	adds	r2, #1
 801282c:	701a      	strb	r2, [r3, #0]
 801282e:	e7a0      	b.n	8012772 <_dtoa_r+0x622>
 8012830:	4b6f      	ldr	r3, [pc, #444]	@ (80129f0 <_dtoa_r+0x8a0>)
 8012832:	2200      	movs	r2, #0
 8012834:	f7ed ff08 	bl	8000648 <__aeabi_dmul>
 8012838:	2200      	movs	r2, #0
 801283a:	2300      	movs	r3, #0
 801283c:	4604      	mov	r4, r0
 801283e:	460d      	mov	r5, r1
 8012840:	f7ee f96a 	bl	8000b18 <__aeabi_dcmpeq>
 8012844:	2800      	cmp	r0, #0
 8012846:	d09f      	beq.n	8012788 <_dtoa_r+0x638>
 8012848:	e7d1      	b.n	80127ee <_dtoa_r+0x69e>
 801284a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801284c:	2a00      	cmp	r2, #0
 801284e:	f000 80ea 	beq.w	8012a26 <_dtoa_r+0x8d6>
 8012852:	9a07      	ldr	r2, [sp, #28]
 8012854:	2a01      	cmp	r2, #1
 8012856:	f300 80cd 	bgt.w	80129f4 <_dtoa_r+0x8a4>
 801285a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801285c:	2a00      	cmp	r2, #0
 801285e:	f000 80c1 	beq.w	80129e4 <_dtoa_r+0x894>
 8012862:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012866:	9c08      	ldr	r4, [sp, #32]
 8012868:	9e00      	ldr	r6, [sp, #0]
 801286a:	9a00      	ldr	r2, [sp, #0]
 801286c:	441a      	add	r2, r3
 801286e:	9200      	str	r2, [sp, #0]
 8012870:	9a06      	ldr	r2, [sp, #24]
 8012872:	2101      	movs	r1, #1
 8012874:	441a      	add	r2, r3
 8012876:	4648      	mov	r0, r9
 8012878:	9206      	str	r2, [sp, #24]
 801287a:	f000 fc77 	bl	801316c <__i2b>
 801287e:	4605      	mov	r5, r0
 8012880:	b166      	cbz	r6, 801289c <_dtoa_r+0x74c>
 8012882:	9b06      	ldr	r3, [sp, #24]
 8012884:	2b00      	cmp	r3, #0
 8012886:	dd09      	ble.n	801289c <_dtoa_r+0x74c>
 8012888:	42b3      	cmp	r3, r6
 801288a:	9a00      	ldr	r2, [sp, #0]
 801288c:	bfa8      	it	ge
 801288e:	4633      	movge	r3, r6
 8012890:	1ad2      	subs	r2, r2, r3
 8012892:	9200      	str	r2, [sp, #0]
 8012894:	9a06      	ldr	r2, [sp, #24]
 8012896:	1af6      	subs	r6, r6, r3
 8012898:	1ad3      	subs	r3, r2, r3
 801289a:	9306      	str	r3, [sp, #24]
 801289c:	9b08      	ldr	r3, [sp, #32]
 801289e:	b30b      	cbz	r3, 80128e4 <_dtoa_r+0x794>
 80128a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	f000 80c6 	beq.w	8012a34 <_dtoa_r+0x8e4>
 80128a8:	2c00      	cmp	r4, #0
 80128aa:	f000 80c0 	beq.w	8012a2e <_dtoa_r+0x8de>
 80128ae:	4629      	mov	r1, r5
 80128b0:	4622      	mov	r2, r4
 80128b2:	4648      	mov	r0, r9
 80128b4:	f000 fd12 	bl	80132dc <__pow5mult>
 80128b8:	9a02      	ldr	r2, [sp, #8]
 80128ba:	4601      	mov	r1, r0
 80128bc:	4605      	mov	r5, r0
 80128be:	4648      	mov	r0, r9
 80128c0:	f000 fc6a 	bl	8013198 <__multiply>
 80128c4:	9902      	ldr	r1, [sp, #8]
 80128c6:	4680      	mov	r8, r0
 80128c8:	4648      	mov	r0, r9
 80128ca:	f000 fb51 	bl	8012f70 <_Bfree>
 80128ce:	9b08      	ldr	r3, [sp, #32]
 80128d0:	1b1b      	subs	r3, r3, r4
 80128d2:	9308      	str	r3, [sp, #32]
 80128d4:	f000 80b1 	beq.w	8012a3a <_dtoa_r+0x8ea>
 80128d8:	9a08      	ldr	r2, [sp, #32]
 80128da:	4641      	mov	r1, r8
 80128dc:	4648      	mov	r0, r9
 80128de:	f000 fcfd 	bl	80132dc <__pow5mult>
 80128e2:	9002      	str	r0, [sp, #8]
 80128e4:	2101      	movs	r1, #1
 80128e6:	4648      	mov	r0, r9
 80128e8:	f000 fc40 	bl	801316c <__i2b>
 80128ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80128ee:	4604      	mov	r4, r0
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	f000 81d8 	beq.w	8012ca6 <_dtoa_r+0xb56>
 80128f6:	461a      	mov	r2, r3
 80128f8:	4601      	mov	r1, r0
 80128fa:	4648      	mov	r0, r9
 80128fc:	f000 fcee 	bl	80132dc <__pow5mult>
 8012900:	9b07      	ldr	r3, [sp, #28]
 8012902:	2b01      	cmp	r3, #1
 8012904:	4604      	mov	r4, r0
 8012906:	f300 809f 	bgt.w	8012a48 <_dtoa_r+0x8f8>
 801290a:	9b04      	ldr	r3, [sp, #16]
 801290c:	2b00      	cmp	r3, #0
 801290e:	f040 8097 	bne.w	8012a40 <_dtoa_r+0x8f0>
 8012912:	9b05      	ldr	r3, [sp, #20]
 8012914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012918:	2b00      	cmp	r3, #0
 801291a:	f040 8093 	bne.w	8012a44 <_dtoa_r+0x8f4>
 801291e:	9b05      	ldr	r3, [sp, #20]
 8012920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012924:	0d1b      	lsrs	r3, r3, #20
 8012926:	051b      	lsls	r3, r3, #20
 8012928:	b133      	cbz	r3, 8012938 <_dtoa_r+0x7e8>
 801292a:	9b00      	ldr	r3, [sp, #0]
 801292c:	3301      	adds	r3, #1
 801292e:	9300      	str	r3, [sp, #0]
 8012930:	9b06      	ldr	r3, [sp, #24]
 8012932:	3301      	adds	r3, #1
 8012934:	9306      	str	r3, [sp, #24]
 8012936:	2301      	movs	r3, #1
 8012938:	9308      	str	r3, [sp, #32]
 801293a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801293c:	2b00      	cmp	r3, #0
 801293e:	f000 81b8 	beq.w	8012cb2 <_dtoa_r+0xb62>
 8012942:	6923      	ldr	r3, [r4, #16]
 8012944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012948:	6918      	ldr	r0, [r3, #16]
 801294a:	f000 fbc3 	bl	80130d4 <__hi0bits>
 801294e:	f1c0 0020 	rsb	r0, r0, #32
 8012952:	9b06      	ldr	r3, [sp, #24]
 8012954:	4418      	add	r0, r3
 8012956:	f010 001f 	ands.w	r0, r0, #31
 801295a:	f000 8082 	beq.w	8012a62 <_dtoa_r+0x912>
 801295e:	f1c0 0320 	rsb	r3, r0, #32
 8012962:	2b04      	cmp	r3, #4
 8012964:	dd73      	ble.n	8012a4e <_dtoa_r+0x8fe>
 8012966:	9b00      	ldr	r3, [sp, #0]
 8012968:	f1c0 001c 	rsb	r0, r0, #28
 801296c:	4403      	add	r3, r0
 801296e:	9300      	str	r3, [sp, #0]
 8012970:	9b06      	ldr	r3, [sp, #24]
 8012972:	4403      	add	r3, r0
 8012974:	4406      	add	r6, r0
 8012976:	9306      	str	r3, [sp, #24]
 8012978:	9b00      	ldr	r3, [sp, #0]
 801297a:	2b00      	cmp	r3, #0
 801297c:	dd05      	ble.n	801298a <_dtoa_r+0x83a>
 801297e:	9902      	ldr	r1, [sp, #8]
 8012980:	461a      	mov	r2, r3
 8012982:	4648      	mov	r0, r9
 8012984:	f000 fd04 	bl	8013390 <__lshift>
 8012988:	9002      	str	r0, [sp, #8]
 801298a:	9b06      	ldr	r3, [sp, #24]
 801298c:	2b00      	cmp	r3, #0
 801298e:	dd05      	ble.n	801299c <_dtoa_r+0x84c>
 8012990:	4621      	mov	r1, r4
 8012992:	461a      	mov	r2, r3
 8012994:	4648      	mov	r0, r9
 8012996:	f000 fcfb 	bl	8013390 <__lshift>
 801299a:	4604      	mov	r4, r0
 801299c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d061      	beq.n	8012a66 <_dtoa_r+0x916>
 80129a2:	9802      	ldr	r0, [sp, #8]
 80129a4:	4621      	mov	r1, r4
 80129a6:	f000 fd5f 	bl	8013468 <__mcmp>
 80129aa:	2800      	cmp	r0, #0
 80129ac:	da5b      	bge.n	8012a66 <_dtoa_r+0x916>
 80129ae:	2300      	movs	r3, #0
 80129b0:	9902      	ldr	r1, [sp, #8]
 80129b2:	220a      	movs	r2, #10
 80129b4:	4648      	mov	r0, r9
 80129b6:	f000 fafd 	bl	8012fb4 <__multadd>
 80129ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129bc:	9002      	str	r0, [sp, #8]
 80129be:	f107 38ff 	add.w	r8, r7, #4294967295
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	f000 8177 	beq.w	8012cb6 <_dtoa_r+0xb66>
 80129c8:	4629      	mov	r1, r5
 80129ca:	2300      	movs	r3, #0
 80129cc:	220a      	movs	r2, #10
 80129ce:	4648      	mov	r0, r9
 80129d0:	f000 faf0 	bl	8012fb4 <__multadd>
 80129d4:	f1bb 0f00 	cmp.w	fp, #0
 80129d8:	4605      	mov	r5, r0
 80129da:	dc6f      	bgt.n	8012abc <_dtoa_r+0x96c>
 80129dc:	9b07      	ldr	r3, [sp, #28]
 80129de:	2b02      	cmp	r3, #2
 80129e0:	dc49      	bgt.n	8012a76 <_dtoa_r+0x926>
 80129e2:	e06b      	b.n	8012abc <_dtoa_r+0x96c>
 80129e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80129e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80129ea:	e73c      	b.n	8012866 <_dtoa_r+0x716>
 80129ec:	3fe00000 	.word	0x3fe00000
 80129f0:	40240000 	.word	0x40240000
 80129f4:	9b03      	ldr	r3, [sp, #12]
 80129f6:	1e5c      	subs	r4, r3, #1
 80129f8:	9b08      	ldr	r3, [sp, #32]
 80129fa:	42a3      	cmp	r3, r4
 80129fc:	db09      	blt.n	8012a12 <_dtoa_r+0x8c2>
 80129fe:	1b1c      	subs	r4, r3, r4
 8012a00:	9b03      	ldr	r3, [sp, #12]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	f6bf af30 	bge.w	8012868 <_dtoa_r+0x718>
 8012a08:	9b00      	ldr	r3, [sp, #0]
 8012a0a:	9a03      	ldr	r2, [sp, #12]
 8012a0c:	1a9e      	subs	r6, r3, r2
 8012a0e:	2300      	movs	r3, #0
 8012a10:	e72b      	b.n	801286a <_dtoa_r+0x71a>
 8012a12:	9b08      	ldr	r3, [sp, #32]
 8012a14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012a16:	9408      	str	r4, [sp, #32]
 8012a18:	1ae3      	subs	r3, r4, r3
 8012a1a:	441a      	add	r2, r3
 8012a1c:	9e00      	ldr	r6, [sp, #0]
 8012a1e:	9b03      	ldr	r3, [sp, #12]
 8012a20:	920d      	str	r2, [sp, #52]	@ 0x34
 8012a22:	2400      	movs	r4, #0
 8012a24:	e721      	b.n	801286a <_dtoa_r+0x71a>
 8012a26:	9c08      	ldr	r4, [sp, #32]
 8012a28:	9e00      	ldr	r6, [sp, #0]
 8012a2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012a2c:	e728      	b.n	8012880 <_dtoa_r+0x730>
 8012a2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012a32:	e751      	b.n	80128d8 <_dtoa_r+0x788>
 8012a34:	9a08      	ldr	r2, [sp, #32]
 8012a36:	9902      	ldr	r1, [sp, #8]
 8012a38:	e750      	b.n	80128dc <_dtoa_r+0x78c>
 8012a3a:	f8cd 8008 	str.w	r8, [sp, #8]
 8012a3e:	e751      	b.n	80128e4 <_dtoa_r+0x794>
 8012a40:	2300      	movs	r3, #0
 8012a42:	e779      	b.n	8012938 <_dtoa_r+0x7e8>
 8012a44:	9b04      	ldr	r3, [sp, #16]
 8012a46:	e777      	b.n	8012938 <_dtoa_r+0x7e8>
 8012a48:	2300      	movs	r3, #0
 8012a4a:	9308      	str	r3, [sp, #32]
 8012a4c:	e779      	b.n	8012942 <_dtoa_r+0x7f2>
 8012a4e:	d093      	beq.n	8012978 <_dtoa_r+0x828>
 8012a50:	9a00      	ldr	r2, [sp, #0]
 8012a52:	331c      	adds	r3, #28
 8012a54:	441a      	add	r2, r3
 8012a56:	9200      	str	r2, [sp, #0]
 8012a58:	9a06      	ldr	r2, [sp, #24]
 8012a5a:	441a      	add	r2, r3
 8012a5c:	441e      	add	r6, r3
 8012a5e:	9206      	str	r2, [sp, #24]
 8012a60:	e78a      	b.n	8012978 <_dtoa_r+0x828>
 8012a62:	4603      	mov	r3, r0
 8012a64:	e7f4      	b.n	8012a50 <_dtoa_r+0x900>
 8012a66:	9b03      	ldr	r3, [sp, #12]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	46b8      	mov	r8, r7
 8012a6c:	dc20      	bgt.n	8012ab0 <_dtoa_r+0x960>
 8012a6e:	469b      	mov	fp, r3
 8012a70:	9b07      	ldr	r3, [sp, #28]
 8012a72:	2b02      	cmp	r3, #2
 8012a74:	dd1e      	ble.n	8012ab4 <_dtoa_r+0x964>
 8012a76:	f1bb 0f00 	cmp.w	fp, #0
 8012a7a:	f47f adb1 	bne.w	80125e0 <_dtoa_r+0x490>
 8012a7e:	4621      	mov	r1, r4
 8012a80:	465b      	mov	r3, fp
 8012a82:	2205      	movs	r2, #5
 8012a84:	4648      	mov	r0, r9
 8012a86:	f000 fa95 	bl	8012fb4 <__multadd>
 8012a8a:	4601      	mov	r1, r0
 8012a8c:	4604      	mov	r4, r0
 8012a8e:	9802      	ldr	r0, [sp, #8]
 8012a90:	f000 fcea 	bl	8013468 <__mcmp>
 8012a94:	2800      	cmp	r0, #0
 8012a96:	f77f ada3 	ble.w	80125e0 <_dtoa_r+0x490>
 8012a9a:	4656      	mov	r6, sl
 8012a9c:	2331      	movs	r3, #49	@ 0x31
 8012a9e:	f806 3b01 	strb.w	r3, [r6], #1
 8012aa2:	f108 0801 	add.w	r8, r8, #1
 8012aa6:	e59f      	b.n	80125e8 <_dtoa_r+0x498>
 8012aa8:	9c03      	ldr	r4, [sp, #12]
 8012aaa:	46b8      	mov	r8, r7
 8012aac:	4625      	mov	r5, r4
 8012aae:	e7f4      	b.n	8012a9a <_dtoa_r+0x94a>
 8012ab0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	f000 8101 	beq.w	8012cbe <_dtoa_r+0xb6e>
 8012abc:	2e00      	cmp	r6, #0
 8012abe:	dd05      	ble.n	8012acc <_dtoa_r+0x97c>
 8012ac0:	4629      	mov	r1, r5
 8012ac2:	4632      	mov	r2, r6
 8012ac4:	4648      	mov	r0, r9
 8012ac6:	f000 fc63 	bl	8013390 <__lshift>
 8012aca:	4605      	mov	r5, r0
 8012acc:	9b08      	ldr	r3, [sp, #32]
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	d05c      	beq.n	8012b8c <_dtoa_r+0xa3c>
 8012ad2:	6869      	ldr	r1, [r5, #4]
 8012ad4:	4648      	mov	r0, r9
 8012ad6:	f000 fa0b 	bl	8012ef0 <_Balloc>
 8012ada:	4606      	mov	r6, r0
 8012adc:	b928      	cbnz	r0, 8012aea <_dtoa_r+0x99a>
 8012ade:	4b82      	ldr	r3, [pc, #520]	@ (8012ce8 <_dtoa_r+0xb98>)
 8012ae0:	4602      	mov	r2, r0
 8012ae2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012ae6:	f7ff bb4a 	b.w	801217e <_dtoa_r+0x2e>
 8012aea:	692a      	ldr	r2, [r5, #16]
 8012aec:	3202      	adds	r2, #2
 8012aee:	0092      	lsls	r2, r2, #2
 8012af0:	f105 010c 	add.w	r1, r5, #12
 8012af4:	300c      	adds	r0, #12
 8012af6:	f7ff fa8e 	bl	8012016 <memcpy>
 8012afa:	2201      	movs	r2, #1
 8012afc:	4631      	mov	r1, r6
 8012afe:	4648      	mov	r0, r9
 8012b00:	f000 fc46 	bl	8013390 <__lshift>
 8012b04:	f10a 0301 	add.w	r3, sl, #1
 8012b08:	9300      	str	r3, [sp, #0]
 8012b0a:	eb0a 030b 	add.w	r3, sl, fp
 8012b0e:	9308      	str	r3, [sp, #32]
 8012b10:	9b04      	ldr	r3, [sp, #16]
 8012b12:	f003 0301 	and.w	r3, r3, #1
 8012b16:	462f      	mov	r7, r5
 8012b18:	9306      	str	r3, [sp, #24]
 8012b1a:	4605      	mov	r5, r0
 8012b1c:	9b00      	ldr	r3, [sp, #0]
 8012b1e:	9802      	ldr	r0, [sp, #8]
 8012b20:	4621      	mov	r1, r4
 8012b22:	f103 3bff 	add.w	fp, r3, #4294967295
 8012b26:	f7ff fa8b 	bl	8012040 <quorem>
 8012b2a:	4603      	mov	r3, r0
 8012b2c:	3330      	adds	r3, #48	@ 0x30
 8012b2e:	9003      	str	r0, [sp, #12]
 8012b30:	4639      	mov	r1, r7
 8012b32:	9802      	ldr	r0, [sp, #8]
 8012b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b36:	f000 fc97 	bl	8013468 <__mcmp>
 8012b3a:	462a      	mov	r2, r5
 8012b3c:	9004      	str	r0, [sp, #16]
 8012b3e:	4621      	mov	r1, r4
 8012b40:	4648      	mov	r0, r9
 8012b42:	f000 fcad 	bl	80134a0 <__mdiff>
 8012b46:	68c2      	ldr	r2, [r0, #12]
 8012b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b4a:	4606      	mov	r6, r0
 8012b4c:	bb02      	cbnz	r2, 8012b90 <_dtoa_r+0xa40>
 8012b4e:	4601      	mov	r1, r0
 8012b50:	9802      	ldr	r0, [sp, #8]
 8012b52:	f000 fc89 	bl	8013468 <__mcmp>
 8012b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b58:	4602      	mov	r2, r0
 8012b5a:	4631      	mov	r1, r6
 8012b5c:	4648      	mov	r0, r9
 8012b5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b62:	f000 fa05 	bl	8012f70 <_Bfree>
 8012b66:	9b07      	ldr	r3, [sp, #28]
 8012b68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012b6a:	9e00      	ldr	r6, [sp, #0]
 8012b6c:	ea42 0103 	orr.w	r1, r2, r3
 8012b70:	9b06      	ldr	r3, [sp, #24]
 8012b72:	4319      	orrs	r1, r3
 8012b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b76:	d10d      	bne.n	8012b94 <_dtoa_r+0xa44>
 8012b78:	2b39      	cmp	r3, #57	@ 0x39
 8012b7a:	d027      	beq.n	8012bcc <_dtoa_r+0xa7c>
 8012b7c:	9a04      	ldr	r2, [sp, #16]
 8012b7e:	2a00      	cmp	r2, #0
 8012b80:	dd01      	ble.n	8012b86 <_dtoa_r+0xa36>
 8012b82:	9b03      	ldr	r3, [sp, #12]
 8012b84:	3331      	adds	r3, #49	@ 0x31
 8012b86:	f88b 3000 	strb.w	r3, [fp]
 8012b8a:	e52e      	b.n	80125ea <_dtoa_r+0x49a>
 8012b8c:	4628      	mov	r0, r5
 8012b8e:	e7b9      	b.n	8012b04 <_dtoa_r+0x9b4>
 8012b90:	2201      	movs	r2, #1
 8012b92:	e7e2      	b.n	8012b5a <_dtoa_r+0xa0a>
 8012b94:	9904      	ldr	r1, [sp, #16]
 8012b96:	2900      	cmp	r1, #0
 8012b98:	db04      	blt.n	8012ba4 <_dtoa_r+0xa54>
 8012b9a:	9807      	ldr	r0, [sp, #28]
 8012b9c:	4301      	orrs	r1, r0
 8012b9e:	9806      	ldr	r0, [sp, #24]
 8012ba0:	4301      	orrs	r1, r0
 8012ba2:	d120      	bne.n	8012be6 <_dtoa_r+0xa96>
 8012ba4:	2a00      	cmp	r2, #0
 8012ba6:	ddee      	ble.n	8012b86 <_dtoa_r+0xa36>
 8012ba8:	9902      	ldr	r1, [sp, #8]
 8012baa:	9300      	str	r3, [sp, #0]
 8012bac:	2201      	movs	r2, #1
 8012bae:	4648      	mov	r0, r9
 8012bb0:	f000 fbee 	bl	8013390 <__lshift>
 8012bb4:	4621      	mov	r1, r4
 8012bb6:	9002      	str	r0, [sp, #8]
 8012bb8:	f000 fc56 	bl	8013468 <__mcmp>
 8012bbc:	2800      	cmp	r0, #0
 8012bbe:	9b00      	ldr	r3, [sp, #0]
 8012bc0:	dc02      	bgt.n	8012bc8 <_dtoa_r+0xa78>
 8012bc2:	d1e0      	bne.n	8012b86 <_dtoa_r+0xa36>
 8012bc4:	07da      	lsls	r2, r3, #31
 8012bc6:	d5de      	bpl.n	8012b86 <_dtoa_r+0xa36>
 8012bc8:	2b39      	cmp	r3, #57	@ 0x39
 8012bca:	d1da      	bne.n	8012b82 <_dtoa_r+0xa32>
 8012bcc:	2339      	movs	r3, #57	@ 0x39
 8012bce:	f88b 3000 	strb.w	r3, [fp]
 8012bd2:	4633      	mov	r3, r6
 8012bd4:	461e      	mov	r6, r3
 8012bd6:	3b01      	subs	r3, #1
 8012bd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012bdc:	2a39      	cmp	r2, #57	@ 0x39
 8012bde:	d04e      	beq.n	8012c7e <_dtoa_r+0xb2e>
 8012be0:	3201      	adds	r2, #1
 8012be2:	701a      	strb	r2, [r3, #0]
 8012be4:	e501      	b.n	80125ea <_dtoa_r+0x49a>
 8012be6:	2a00      	cmp	r2, #0
 8012be8:	dd03      	ble.n	8012bf2 <_dtoa_r+0xaa2>
 8012bea:	2b39      	cmp	r3, #57	@ 0x39
 8012bec:	d0ee      	beq.n	8012bcc <_dtoa_r+0xa7c>
 8012bee:	3301      	adds	r3, #1
 8012bf0:	e7c9      	b.n	8012b86 <_dtoa_r+0xa36>
 8012bf2:	9a00      	ldr	r2, [sp, #0]
 8012bf4:	9908      	ldr	r1, [sp, #32]
 8012bf6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012bfa:	428a      	cmp	r2, r1
 8012bfc:	d028      	beq.n	8012c50 <_dtoa_r+0xb00>
 8012bfe:	9902      	ldr	r1, [sp, #8]
 8012c00:	2300      	movs	r3, #0
 8012c02:	220a      	movs	r2, #10
 8012c04:	4648      	mov	r0, r9
 8012c06:	f000 f9d5 	bl	8012fb4 <__multadd>
 8012c0a:	42af      	cmp	r7, r5
 8012c0c:	9002      	str	r0, [sp, #8]
 8012c0e:	f04f 0300 	mov.w	r3, #0
 8012c12:	f04f 020a 	mov.w	r2, #10
 8012c16:	4639      	mov	r1, r7
 8012c18:	4648      	mov	r0, r9
 8012c1a:	d107      	bne.n	8012c2c <_dtoa_r+0xadc>
 8012c1c:	f000 f9ca 	bl	8012fb4 <__multadd>
 8012c20:	4607      	mov	r7, r0
 8012c22:	4605      	mov	r5, r0
 8012c24:	9b00      	ldr	r3, [sp, #0]
 8012c26:	3301      	adds	r3, #1
 8012c28:	9300      	str	r3, [sp, #0]
 8012c2a:	e777      	b.n	8012b1c <_dtoa_r+0x9cc>
 8012c2c:	f000 f9c2 	bl	8012fb4 <__multadd>
 8012c30:	4629      	mov	r1, r5
 8012c32:	4607      	mov	r7, r0
 8012c34:	2300      	movs	r3, #0
 8012c36:	220a      	movs	r2, #10
 8012c38:	4648      	mov	r0, r9
 8012c3a:	f000 f9bb 	bl	8012fb4 <__multadd>
 8012c3e:	4605      	mov	r5, r0
 8012c40:	e7f0      	b.n	8012c24 <_dtoa_r+0xad4>
 8012c42:	f1bb 0f00 	cmp.w	fp, #0
 8012c46:	bfcc      	ite	gt
 8012c48:	465e      	movgt	r6, fp
 8012c4a:	2601      	movle	r6, #1
 8012c4c:	4456      	add	r6, sl
 8012c4e:	2700      	movs	r7, #0
 8012c50:	9902      	ldr	r1, [sp, #8]
 8012c52:	9300      	str	r3, [sp, #0]
 8012c54:	2201      	movs	r2, #1
 8012c56:	4648      	mov	r0, r9
 8012c58:	f000 fb9a 	bl	8013390 <__lshift>
 8012c5c:	4621      	mov	r1, r4
 8012c5e:	9002      	str	r0, [sp, #8]
 8012c60:	f000 fc02 	bl	8013468 <__mcmp>
 8012c64:	2800      	cmp	r0, #0
 8012c66:	dcb4      	bgt.n	8012bd2 <_dtoa_r+0xa82>
 8012c68:	d102      	bne.n	8012c70 <_dtoa_r+0xb20>
 8012c6a:	9b00      	ldr	r3, [sp, #0]
 8012c6c:	07db      	lsls	r3, r3, #31
 8012c6e:	d4b0      	bmi.n	8012bd2 <_dtoa_r+0xa82>
 8012c70:	4633      	mov	r3, r6
 8012c72:	461e      	mov	r6, r3
 8012c74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c78:	2a30      	cmp	r2, #48	@ 0x30
 8012c7a:	d0fa      	beq.n	8012c72 <_dtoa_r+0xb22>
 8012c7c:	e4b5      	b.n	80125ea <_dtoa_r+0x49a>
 8012c7e:	459a      	cmp	sl, r3
 8012c80:	d1a8      	bne.n	8012bd4 <_dtoa_r+0xa84>
 8012c82:	2331      	movs	r3, #49	@ 0x31
 8012c84:	f108 0801 	add.w	r8, r8, #1
 8012c88:	f88a 3000 	strb.w	r3, [sl]
 8012c8c:	e4ad      	b.n	80125ea <_dtoa_r+0x49a>
 8012c8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012c90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012cec <_dtoa_r+0xb9c>
 8012c94:	b11b      	cbz	r3, 8012c9e <_dtoa_r+0xb4e>
 8012c96:	f10a 0308 	add.w	r3, sl, #8
 8012c9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012c9c:	6013      	str	r3, [r2, #0]
 8012c9e:	4650      	mov	r0, sl
 8012ca0:	b017      	add	sp, #92	@ 0x5c
 8012ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ca6:	9b07      	ldr	r3, [sp, #28]
 8012ca8:	2b01      	cmp	r3, #1
 8012caa:	f77f ae2e 	ble.w	801290a <_dtoa_r+0x7ba>
 8012cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012cb0:	9308      	str	r3, [sp, #32]
 8012cb2:	2001      	movs	r0, #1
 8012cb4:	e64d      	b.n	8012952 <_dtoa_r+0x802>
 8012cb6:	f1bb 0f00 	cmp.w	fp, #0
 8012cba:	f77f aed9 	ble.w	8012a70 <_dtoa_r+0x920>
 8012cbe:	4656      	mov	r6, sl
 8012cc0:	9802      	ldr	r0, [sp, #8]
 8012cc2:	4621      	mov	r1, r4
 8012cc4:	f7ff f9bc 	bl	8012040 <quorem>
 8012cc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012ccc:	f806 3b01 	strb.w	r3, [r6], #1
 8012cd0:	eba6 020a 	sub.w	r2, r6, sl
 8012cd4:	4593      	cmp	fp, r2
 8012cd6:	ddb4      	ble.n	8012c42 <_dtoa_r+0xaf2>
 8012cd8:	9902      	ldr	r1, [sp, #8]
 8012cda:	2300      	movs	r3, #0
 8012cdc:	220a      	movs	r2, #10
 8012cde:	4648      	mov	r0, r9
 8012ce0:	f000 f968 	bl	8012fb4 <__multadd>
 8012ce4:	9002      	str	r0, [sp, #8]
 8012ce6:	e7eb      	b.n	8012cc0 <_dtoa_r+0xb70>
 8012ce8:	08015ab9 	.word	0x08015ab9
 8012cec:	08015a3d 	.word	0x08015a3d

08012cf0 <_free_r>:
 8012cf0:	b538      	push	{r3, r4, r5, lr}
 8012cf2:	4605      	mov	r5, r0
 8012cf4:	2900      	cmp	r1, #0
 8012cf6:	d041      	beq.n	8012d7c <_free_r+0x8c>
 8012cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012cfc:	1f0c      	subs	r4, r1, #4
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	bfb8      	it	lt
 8012d02:	18e4      	addlt	r4, r4, r3
 8012d04:	f000 f8e8 	bl	8012ed8 <__malloc_lock>
 8012d08:	4a1d      	ldr	r2, [pc, #116]	@ (8012d80 <_free_r+0x90>)
 8012d0a:	6813      	ldr	r3, [r2, #0]
 8012d0c:	b933      	cbnz	r3, 8012d1c <_free_r+0x2c>
 8012d0e:	6063      	str	r3, [r4, #4]
 8012d10:	6014      	str	r4, [r2, #0]
 8012d12:	4628      	mov	r0, r5
 8012d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d18:	f000 b8e4 	b.w	8012ee4 <__malloc_unlock>
 8012d1c:	42a3      	cmp	r3, r4
 8012d1e:	d908      	bls.n	8012d32 <_free_r+0x42>
 8012d20:	6820      	ldr	r0, [r4, #0]
 8012d22:	1821      	adds	r1, r4, r0
 8012d24:	428b      	cmp	r3, r1
 8012d26:	bf01      	itttt	eq
 8012d28:	6819      	ldreq	r1, [r3, #0]
 8012d2a:	685b      	ldreq	r3, [r3, #4]
 8012d2c:	1809      	addeq	r1, r1, r0
 8012d2e:	6021      	streq	r1, [r4, #0]
 8012d30:	e7ed      	b.n	8012d0e <_free_r+0x1e>
 8012d32:	461a      	mov	r2, r3
 8012d34:	685b      	ldr	r3, [r3, #4]
 8012d36:	b10b      	cbz	r3, 8012d3c <_free_r+0x4c>
 8012d38:	42a3      	cmp	r3, r4
 8012d3a:	d9fa      	bls.n	8012d32 <_free_r+0x42>
 8012d3c:	6811      	ldr	r1, [r2, #0]
 8012d3e:	1850      	adds	r0, r2, r1
 8012d40:	42a0      	cmp	r0, r4
 8012d42:	d10b      	bne.n	8012d5c <_free_r+0x6c>
 8012d44:	6820      	ldr	r0, [r4, #0]
 8012d46:	4401      	add	r1, r0
 8012d48:	1850      	adds	r0, r2, r1
 8012d4a:	4283      	cmp	r3, r0
 8012d4c:	6011      	str	r1, [r2, #0]
 8012d4e:	d1e0      	bne.n	8012d12 <_free_r+0x22>
 8012d50:	6818      	ldr	r0, [r3, #0]
 8012d52:	685b      	ldr	r3, [r3, #4]
 8012d54:	6053      	str	r3, [r2, #4]
 8012d56:	4408      	add	r0, r1
 8012d58:	6010      	str	r0, [r2, #0]
 8012d5a:	e7da      	b.n	8012d12 <_free_r+0x22>
 8012d5c:	d902      	bls.n	8012d64 <_free_r+0x74>
 8012d5e:	230c      	movs	r3, #12
 8012d60:	602b      	str	r3, [r5, #0]
 8012d62:	e7d6      	b.n	8012d12 <_free_r+0x22>
 8012d64:	6820      	ldr	r0, [r4, #0]
 8012d66:	1821      	adds	r1, r4, r0
 8012d68:	428b      	cmp	r3, r1
 8012d6a:	bf04      	itt	eq
 8012d6c:	6819      	ldreq	r1, [r3, #0]
 8012d6e:	685b      	ldreq	r3, [r3, #4]
 8012d70:	6063      	str	r3, [r4, #4]
 8012d72:	bf04      	itt	eq
 8012d74:	1809      	addeq	r1, r1, r0
 8012d76:	6021      	streq	r1, [r4, #0]
 8012d78:	6054      	str	r4, [r2, #4]
 8012d7a:	e7ca      	b.n	8012d12 <_free_r+0x22>
 8012d7c:	bd38      	pop	{r3, r4, r5, pc}
 8012d7e:	bf00      	nop
 8012d80:	20004638 	.word	0x20004638

08012d84 <malloc>:
 8012d84:	4b02      	ldr	r3, [pc, #8]	@ (8012d90 <malloc+0xc>)
 8012d86:	4601      	mov	r1, r0
 8012d88:	6818      	ldr	r0, [r3, #0]
 8012d8a:	f000 b825 	b.w	8012dd8 <_malloc_r>
 8012d8e:	bf00      	nop
 8012d90:	2000003c 	.word	0x2000003c

08012d94 <sbrk_aligned>:
 8012d94:	b570      	push	{r4, r5, r6, lr}
 8012d96:	4e0f      	ldr	r6, [pc, #60]	@ (8012dd4 <sbrk_aligned+0x40>)
 8012d98:	460c      	mov	r4, r1
 8012d9a:	6831      	ldr	r1, [r6, #0]
 8012d9c:	4605      	mov	r5, r0
 8012d9e:	b911      	cbnz	r1, 8012da6 <sbrk_aligned+0x12>
 8012da0:	f001 fe04 	bl	80149ac <_sbrk_r>
 8012da4:	6030      	str	r0, [r6, #0]
 8012da6:	4621      	mov	r1, r4
 8012da8:	4628      	mov	r0, r5
 8012daa:	f001 fdff 	bl	80149ac <_sbrk_r>
 8012dae:	1c43      	adds	r3, r0, #1
 8012db0:	d103      	bne.n	8012dba <sbrk_aligned+0x26>
 8012db2:	f04f 34ff 	mov.w	r4, #4294967295
 8012db6:	4620      	mov	r0, r4
 8012db8:	bd70      	pop	{r4, r5, r6, pc}
 8012dba:	1cc4      	adds	r4, r0, #3
 8012dbc:	f024 0403 	bic.w	r4, r4, #3
 8012dc0:	42a0      	cmp	r0, r4
 8012dc2:	d0f8      	beq.n	8012db6 <sbrk_aligned+0x22>
 8012dc4:	1a21      	subs	r1, r4, r0
 8012dc6:	4628      	mov	r0, r5
 8012dc8:	f001 fdf0 	bl	80149ac <_sbrk_r>
 8012dcc:	3001      	adds	r0, #1
 8012dce:	d1f2      	bne.n	8012db6 <sbrk_aligned+0x22>
 8012dd0:	e7ef      	b.n	8012db2 <sbrk_aligned+0x1e>
 8012dd2:	bf00      	nop
 8012dd4:	20004634 	.word	0x20004634

08012dd8 <_malloc_r>:
 8012dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ddc:	1ccd      	adds	r5, r1, #3
 8012dde:	f025 0503 	bic.w	r5, r5, #3
 8012de2:	3508      	adds	r5, #8
 8012de4:	2d0c      	cmp	r5, #12
 8012de6:	bf38      	it	cc
 8012de8:	250c      	movcc	r5, #12
 8012dea:	2d00      	cmp	r5, #0
 8012dec:	4606      	mov	r6, r0
 8012dee:	db01      	blt.n	8012df4 <_malloc_r+0x1c>
 8012df0:	42a9      	cmp	r1, r5
 8012df2:	d904      	bls.n	8012dfe <_malloc_r+0x26>
 8012df4:	230c      	movs	r3, #12
 8012df6:	6033      	str	r3, [r6, #0]
 8012df8:	2000      	movs	r0, #0
 8012dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012ed4 <_malloc_r+0xfc>
 8012e02:	f000 f869 	bl	8012ed8 <__malloc_lock>
 8012e06:	f8d8 3000 	ldr.w	r3, [r8]
 8012e0a:	461c      	mov	r4, r3
 8012e0c:	bb44      	cbnz	r4, 8012e60 <_malloc_r+0x88>
 8012e0e:	4629      	mov	r1, r5
 8012e10:	4630      	mov	r0, r6
 8012e12:	f7ff ffbf 	bl	8012d94 <sbrk_aligned>
 8012e16:	1c43      	adds	r3, r0, #1
 8012e18:	4604      	mov	r4, r0
 8012e1a:	d158      	bne.n	8012ece <_malloc_r+0xf6>
 8012e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8012e20:	4627      	mov	r7, r4
 8012e22:	2f00      	cmp	r7, #0
 8012e24:	d143      	bne.n	8012eae <_malloc_r+0xd6>
 8012e26:	2c00      	cmp	r4, #0
 8012e28:	d04b      	beq.n	8012ec2 <_malloc_r+0xea>
 8012e2a:	6823      	ldr	r3, [r4, #0]
 8012e2c:	4639      	mov	r1, r7
 8012e2e:	4630      	mov	r0, r6
 8012e30:	eb04 0903 	add.w	r9, r4, r3
 8012e34:	f001 fdba 	bl	80149ac <_sbrk_r>
 8012e38:	4581      	cmp	r9, r0
 8012e3a:	d142      	bne.n	8012ec2 <_malloc_r+0xea>
 8012e3c:	6821      	ldr	r1, [r4, #0]
 8012e3e:	1a6d      	subs	r5, r5, r1
 8012e40:	4629      	mov	r1, r5
 8012e42:	4630      	mov	r0, r6
 8012e44:	f7ff ffa6 	bl	8012d94 <sbrk_aligned>
 8012e48:	3001      	adds	r0, #1
 8012e4a:	d03a      	beq.n	8012ec2 <_malloc_r+0xea>
 8012e4c:	6823      	ldr	r3, [r4, #0]
 8012e4e:	442b      	add	r3, r5
 8012e50:	6023      	str	r3, [r4, #0]
 8012e52:	f8d8 3000 	ldr.w	r3, [r8]
 8012e56:	685a      	ldr	r2, [r3, #4]
 8012e58:	bb62      	cbnz	r2, 8012eb4 <_malloc_r+0xdc>
 8012e5a:	f8c8 7000 	str.w	r7, [r8]
 8012e5e:	e00f      	b.n	8012e80 <_malloc_r+0xa8>
 8012e60:	6822      	ldr	r2, [r4, #0]
 8012e62:	1b52      	subs	r2, r2, r5
 8012e64:	d420      	bmi.n	8012ea8 <_malloc_r+0xd0>
 8012e66:	2a0b      	cmp	r2, #11
 8012e68:	d917      	bls.n	8012e9a <_malloc_r+0xc2>
 8012e6a:	1961      	adds	r1, r4, r5
 8012e6c:	42a3      	cmp	r3, r4
 8012e6e:	6025      	str	r5, [r4, #0]
 8012e70:	bf18      	it	ne
 8012e72:	6059      	strne	r1, [r3, #4]
 8012e74:	6863      	ldr	r3, [r4, #4]
 8012e76:	bf08      	it	eq
 8012e78:	f8c8 1000 	streq.w	r1, [r8]
 8012e7c:	5162      	str	r2, [r4, r5]
 8012e7e:	604b      	str	r3, [r1, #4]
 8012e80:	4630      	mov	r0, r6
 8012e82:	f000 f82f 	bl	8012ee4 <__malloc_unlock>
 8012e86:	f104 000b 	add.w	r0, r4, #11
 8012e8a:	1d23      	adds	r3, r4, #4
 8012e8c:	f020 0007 	bic.w	r0, r0, #7
 8012e90:	1ac2      	subs	r2, r0, r3
 8012e92:	bf1c      	itt	ne
 8012e94:	1a1b      	subne	r3, r3, r0
 8012e96:	50a3      	strne	r3, [r4, r2]
 8012e98:	e7af      	b.n	8012dfa <_malloc_r+0x22>
 8012e9a:	6862      	ldr	r2, [r4, #4]
 8012e9c:	42a3      	cmp	r3, r4
 8012e9e:	bf0c      	ite	eq
 8012ea0:	f8c8 2000 	streq.w	r2, [r8]
 8012ea4:	605a      	strne	r2, [r3, #4]
 8012ea6:	e7eb      	b.n	8012e80 <_malloc_r+0xa8>
 8012ea8:	4623      	mov	r3, r4
 8012eaa:	6864      	ldr	r4, [r4, #4]
 8012eac:	e7ae      	b.n	8012e0c <_malloc_r+0x34>
 8012eae:	463c      	mov	r4, r7
 8012eb0:	687f      	ldr	r7, [r7, #4]
 8012eb2:	e7b6      	b.n	8012e22 <_malloc_r+0x4a>
 8012eb4:	461a      	mov	r2, r3
 8012eb6:	685b      	ldr	r3, [r3, #4]
 8012eb8:	42a3      	cmp	r3, r4
 8012eba:	d1fb      	bne.n	8012eb4 <_malloc_r+0xdc>
 8012ebc:	2300      	movs	r3, #0
 8012ebe:	6053      	str	r3, [r2, #4]
 8012ec0:	e7de      	b.n	8012e80 <_malloc_r+0xa8>
 8012ec2:	230c      	movs	r3, #12
 8012ec4:	6033      	str	r3, [r6, #0]
 8012ec6:	4630      	mov	r0, r6
 8012ec8:	f000 f80c 	bl	8012ee4 <__malloc_unlock>
 8012ecc:	e794      	b.n	8012df8 <_malloc_r+0x20>
 8012ece:	6005      	str	r5, [r0, #0]
 8012ed0:	e7d6      	b.n	8012e80 <_malloc_r+0xa8>
 8012ed2:	bf00      	nop
 8012ed4:	20004638 	.word	0x20004638

08012ed8 <__malloc_lock>:
 8012ed8:	4801      	ldr	r0, [pc, #4]	@ (8012ee0 <__malloc_lock+0x8>)
 8012eda:	f7ff b89a 	b.w	8012012 <__retarget_lock_acquire_recursive>
 8012ede:	bf00      	nop
 8012ee0:	20004630 	.word	0x20004630

08012ee4 <__malloc_unlock>:
 8012ee4:	4801      	ldr	r0, [pc, #4]	@ (8012eec <__malloc_unlock+0x8>)
 8012ee6:	f7ff b895 	b.w	8012014 <__retarget_lock_release_recursive>
 8012eea:	bf00      	nop
 8012eec:	20004630 	.word	0x20004630

08012ef0 <_Balloc>:
 8012ef0:	b570      	push	{r4, r5, r6, lr}
 8012ef2:	69c6      	ldr	r6, [r0, #28]
 8012ef4:	4604      	mov	r4, r0
 8012ef6:	460d      	mov	r5, r1
 8012ef8:	b976      	cbnz	r6, 8012f18 <_Balloc+0x28>
 8012efa:	2010      	movs	r0, #16
 8012efc:	f7ff ff42 	bl	8012d84 <malloc>
 8012f00:	4602      	mov	r2, r0
 8012f02:	61e0      	str	r0, [r4, #28]
 8012f04:	b920      	cbnz	r0, 8012f10 <_Balloc+0x20>
 8012f06:	4b18      	ldr	r3, [pc, #96]	@ (8012f68 <_Balloc+0x78>)
 8012f08:	4818      	ldr	r0, [pc, #96]	@ (8012f6c <_Balloc+0x7c>)
 8012f0a:	216b      	movs	r1, #107	@ 0x6b
 8012f0c:	f001 fd68 	bl	80149e0 <__assert_func>
 8012f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f14:	6006      	str	r6, [r0, #0]
 8012f16:	60c6      	str	r6, [r0, #12]
 8012f18:	69e6      	ldr	r6, [r4, #28]
 8012f1a:	68f3      	ldr	r3, [r6, #12]
 8012f1c:	b183      	cbz	r3, 8012f40 <_Balloc+0x50>
 8012f1e:	69e3      	ldr	r3, [r4, #28]
 8012f20:	68db      	ldr	r3, [r3, #12]
 8012f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012f26:	b9b8      	cbnz	r0, 8012f58 <_Balloc+0x68>
 8012f28:	2101      	movs	r1, #1
 8012f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8012f2e:	1d72      	adds	r2, r6, #5
 8012f30:	0092      	lsls	r2, r2, #2
 8012f32:	4620      	mov	r0, r4
 8012f34:	f001 fd72 	bl	8014a1c <_calloc_r>
 8012f38:	b160      	cbz	r0, 8012f54 <_Balloc+0x64>
 8012f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012f3e:	e00e      	b.n	8012f5e <_Balloc+0x6e>
 8012f40:	2221      	movs	r2, #33	@ 0x21
 8012f42:	2104      	movs	r1, #4
 8012f44:	4620      	mov	r0, r4
 8012f46:	f001 fd69 	bl	8014a1c <_calloc_r>
 8012f4a:	69e3      	ldr	r3, [r4, #28]
 8012f4c:	60f0      	str	r0, [r6, #12]
 8012f4e:	68db      	ldr	r3, [r3, #12]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d1e4      	bne.n	8012f1e <_Balloc+0x2e>
 8012f54:	2000      	movs	r0, #0
 8012f56:	bd70      	pop	{r4, r5, r6, pc}
 8012f58:	6802      	ldr	r2, [r0, #0]
 8012f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f5e:	2300      	movs	r3, #0
 8012f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012f64:	e7f7      	b.n	8012f56 <_Balloc+0x66>
 8012f66:	bf00      	nop
 8012f68:	08015a4a 	.word	0x08015a4a
 8012f6c:	08015aca 	.word	0x08015aca

08012f70 <_Bfree>:
 8012f70:	b570      	push	{r4, r5, r6, lr}
 8012f72:	69c6      	ldr	r6, [r0, #28]
 8012f74:	4605      	mov	r5, r0
 8012f76:	460c      	mov	r4, r1
 8012f78:	b976      	cbnz	r6, 8012f98 <_Bfree+0x28>
 8012f7a:	2010      	movs	r0, #16
 8012f7c:	f7ff ff02 	bl	8012d84 <malloc>
 8012f80:	4602      	mov	r2, r0
 8012f82:	61e8      	str	r0, [r5, #28]
 8012f84:	b920      	cbnz	r0, 8012f90 <_Bfree+0x20>
 8012f86:	4b09      	ldr	r3, [pc, #36]	@ (8012fac <_Bfree+0x3c>)
 8012f88:	4809      	ldr	r0, [pc, #36]	@ (8012fb0 <_Bfree+0x40>)
 8012f8a:	218f      	movs	r1, #143	@ 0x8f
 8012f8c:	f001 fd28 	bl	80149e0 <__assert_func>
 8012f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f94:	6006      	str	r6, [r0, #0]
 8012f96:	60c6      	str	r6, [r0, #12]
 8012f98:	b13c      	cbz	r4, 8012faa <_Bfree+0x3a>
 8012f9a:	69eb      	ldr	r3, [r5, #28]
 8012f9c:	6862      	ldr	r2, [r4, #4]
 8012f9e:	68db      	ldr	r3, [r3, #12]
 8012fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012fa4:	6021      	str	r1, [r4, #0]
 8012fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012faa:	bd70      	pop	{r4, r5, r6, pc}
 8012fac:	08015a4a 	.word	0x08015a4a
 8012fb0:	08015aca 	.word	0x08015aca

08012fb4 <__multadd>:
 8012fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fb8:	690d      	ldr	r5, [r1, #16]
 8012fba:	4607      	mov	r7, r0
 8012fbc:	460c      	mov	r4, r1
 8012fbe:	461e      	mov	r6, r3
 8012fc0:	f101 0c14 	add.w	ip, r1, #20
 8012fc4:	2000      	movs	r0, #0
 8012fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8012fca:	b299      	uxth	r1, r3
 8012fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8012fd0:	0c1e      	lsrs	r6, r3, #16
 8012fd2:	0c0b      	lsrs	r3, r1, #16
 8012fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8012fd8:	b289      	uxth	r1, r1
 8012fda:	3001      	adds	r0, #1
 8012fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012fe0:	4285      	cmp	r5, r0
 8012fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8012fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012fea:	dcec      	bgt.n	8012fc6 <__multadd+0x12>
 8012fec:	b30e      	cbz	r6, 8013032 <__multadd+0x7e>
 8012fee:	68a3      	ldr	r3, [r4, #8]
 8012ff0:	42ab      	cmp	r3, r5
 8012ff2:	dc19      	bgt.n	8013028 <__multadd+0x74>
 8012ff4:	6861      	ldr	r1, [r4, #4]
 8012ff6:	4638      	mov	r0, r7
 8012ff8:	3101      	adds	r1, #1
 8012ffa:	f7ff ff79 	bl	8012ef0 <_Balloc>
 8012ffe:	4680      	mov	r8, r0
 8013000:	b928      	cbnz	r0, 801300e <__multadd+0x5a>
 8013002:	4602      	mov	r2, r0
 8013004:	4b0c      	ldr	r3, [pc, #48]	@ (8013038 <__multadd+0x84>)
 8013006:	480d      	ldr	r0, [pc, #52]	@ (801303c <__multadd+0x88>)
 8013008:	21ba      	movs	r1, #186	@ 0xba
 801300a:	f001 fce9 	bl	80149e0 <__assert_func>
 801300e:	6922      	ldr	r2, [r4, #16]
 8013010:	3202      	adds	r2, #2
 8013012:	f104 010c 	add.w	r1, r4, #12
 8013016:	0092      	lsls	r2, r2, #2
 8013018:	300c      	adds	r0, #12
 801301a:	f7fe fffc 	bl	8012016 <memcpy>
 801301e:	4621      	mov	r1, r4
 8013020:	4638      	mov	r0, r7
 8013022:	f7ff ffa5 	bl	8012f70 <_Bfree>
 8013026:	4644      	mov	r4, r8
 8013028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801302c:	3501      	adds	r5, #1
 801302e:	615e      	str	r6, [r3, #20]
 8013030:	6125      	str	r5, [r4, #16]
 8013032:	4620      	mov	r0, r4
 8013034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013038:	08015ab9 	.word	0x08015ab9
 801303c:	08015aca 	.word	0x08015aca

08013040 <__s2b>:
 8013040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013044:	460c      	mov	r4, r1
 8013046:	4615      	mov	r5, r2
 8013048:	461f      	mov	r7, r3
 801304a:	2209      	movs	r2, #9
 801304c:	3308      	adds	r3, #8
 801304e:	4606      	mov	r6, r0
 8013050:	fb93 f3f2 	sdiv	r3, r3, r2
 8013054:	2100      	movs	r1, #0
 8013056:	2201      	movs	r2, #1
 8013058:	429a      	cmp	r2, r3
 801305a:	db09      	blt.n	8013070 <__s2b+0x30>
 801305c:	4630      	mov	r0, r6
 801305e:	f7ff ff47 	bl	8012ef0 <_Balloc>
 8013062:	b940      	cbnz	r0, 8013076 <__s2b+0x36>
 8013064:	4602      	mov	r2, r0
 8013066:	4b19      	ldr	r3, [pc, #100]	@ (80130cc <__s2b+0x8c>)
 8013068:	4819      	ldr	r0, [pc, #100]	@ (80130d0 <__s2b+0x90>)
 801306a:	21d3      	movs	r1, #211	@ 0xd3
 801306c:	f001 fcb8 	bl	80149e0 <__assert_func>
 8013070:	0052      	lsls	r2, r2, #1
 8013072:	3101      	adds	r1, #1
 8013074:	e7f0      	b.n	8013058 <__s2b+0x18>
 8013076:	9b08      	ldr	r3, [sp, #32]
 8013078:	6143      	str	r3, [r0, #20]
 801307a:	2d09      	cmp	r5, #9
 801307c:	f04f 0301 	mov.w	r3, #1
 8013080:	6103      	str	r3, [r0, #16]
 8013082:	dd16      	ble.n	80130b2 <__s2b+0x72>
 8013084:	f104 0909 	add.w	r9, r4, #9
 8013088:	46c8      	mov	r8, r9
 801308a:	442c      	add	r4, r5
 801308c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013090:	4601      	mov	r1, r0
 8013092:	3b30      	subs	r3, #48	@ 0x30
 8013094:	220a      	movs	r2, #10
 8013096:	4630      	mov	r0, r6
 8013098:	f7ff ff8c 	bl	8012fb4 <__multadd>
 801309c:	45a0      	cmp	r8, r4
 801309e:	d1f5      	bne.n	801308c <__s2b+0x4c>
 80130a0:	f1a5 0408 	sub.w	r4, r5, #8
 80130a4:	444c      	add	r4, r9
 80130a6:	1b2d      	subs	r5, r5, r4
 80130a8:	1963      	adds	r3, r4, r5
 80130aa:	42bb      	cmp	r3, r7
 80130ac:	db04      	blt.n	80130b8 <__s2b+0x78>
 80130ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130b2:	340a      	adds	r4, #10
 80130b4:	2509      	movs	r5, #9
 80130b6:	e7f6      	b.n	80130a6 <__s2b+0x66>
 80130b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80130bc:	4601      	mov	r1, r0
 80130be:	3b30      	subs	r3, #48	@ 0x30
 80130c0:	220a      	movs	r2, #10
 80130c2:	4630      	mov	r0, r6
 80130c4:	f7ff ff76 	bl	8012fb4 <__multadd>
 80130c8:	e7ee      	b.n	80130a8 <__s2b+0x68>
 80130ca:	bf00      	nop
 80130cc:	08015ab9 	.word	0x08015ab9
 80130d0:	08015aca 	.word	0x08015aca

080130d4 <__hi0bits>:
 80130d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80130d8:	4603      	mov	r3, r0
 80130da:	bf36      	itet	cc
 80130dc:	0403      	lslcc	r3, r0, #16
 80130de:	2000      	movcs	r0, #0
 80130e0:	2010      	movcc	r0, #16
 80130e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80130e6:	bf3c      	itt	cc
 80130e8:	021b      	lslcc	r3, r3, #8
 80130ea:	3008      	addcc	r0, #8
 80130ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80130f0:	bf3c      	itt	cc
 80130f2:	011b      	lslcc	r3, r3, #4
 80130f4:	3004      	addcc	r0, #4
 80130f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80130fa:	bf3c      	itt	cc
 80130fc:	009b      	lslcc	r3, r3, #2
 80130fe:	3002      	addcc	r0, #2
 8013100:	2b00      	cmp	r3, #0
 8013102:	db05      	blt.n	8013110 <__hi0bits+0x3c>
 8013104:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013108:	f100 0001 	add.w	r0, r0, #1
 801310c:	bf08      	it	eq
 801310e:	2020      	moveq	r0, #32
 8013110:	4770      	bx	lr

08013112 <__lo0bits>:
 8013112:	6803      	ldr	r3, [r0, #0]
 8013114:	4602      	mov	r2, r0
 8013116:	f013 0007 	ands.w	r0, r3, #7
 801311a:	d00b      	beq.n	8013134 <__lo0bits+0x22>
 801311c:	07d9      	lsls	r1, r3, #31
 801311e:	d421      	bmi.n	8013164 <__lo0bits+0x52>
 8013120:	0798      	lsls	r0, r3, #30
 8013122:	bf49      	itett	mi
 8013124:	085b      	lsrmi	r3, r3, #1
 8013126:	089b      	lsrpl	r3, r3, #2
 8013128:	2001      	movmi	r0, #1
 801312a:	6013      	strmi	r3, [r2, #0]
 801312c:	bf5c      	itt	pl
 801312e:	6013      	strpl	r3, [r2, #0]
 8013130:	2002      	movpl	r0, #2
 8013132:	4770      	bx	lr
 8013134:	b299      	uxth	r1, r3
 8013136:	b909      	cbnz	r1, 801313c <__lo0bits+0x2a>
 8013138:	0c1b      	lsrs	r3, r3, #16
 801313a:	2010      	movs	r0, #16
 801313c:	b2d9      	uxtb	r1, r3
 801313e:	b909      	cbnz	r1, 8013144 <__lo0bits+0x32>
 8013140:	3008      	adds	r0, #8
 8013142:	0a1b      	lsrs	r3, r3, #8
 8013144:	0719      	lsls	r1, r3, #28
 8013146:	bf04      	itt	eq
 8013148:	091b      	lsreq	r3, r3, #4
 801314a:	3004      	addeq	r0, #4
 801314c:	0799      	lsls	r1, r3, #30
 801314e:	bf04      	itt	eq
 8013150:	089b      	lsreq	r3, r3, #2
 8013152:	3002      	addeq	r0, #2
 8013154:	07d9      	lsls	r1, r3, #31
 8013156:	d403      	bmi.n	8013160 <__lo0bits+0x4e>
 8013158:	085b      	lsrs	r3, r3, #1
 801315a:	f100 0001 	add.w	r0, r0, #1
 801315e:	d003      	beq.n	8013168 <__lo0bits+0x56>
 8013160:	6013      	str	r3, [r2, #0]
 8013162:	4770      	bx	lr
 8013164:	2000      	movs	r0, #0
 8013166:	4770      	bx	lr
 8013168:	2020      	movs	r0, #32
 801316a:	4770      	bx	lr

0801316c <__i2b>:
 801316c:	b510      	push	{r4, lr}
 801316e:	460c      	mov	r4, r1
 8013170:	2101      	movs	r1, #1
 8013172:	f7ff febd 	bl	8012ef0 <_Balloc>
 8013176:	4602      	mov	r2, r0
 8013178:	b928      	cbnz	r0, 8013186 <__i2b+0x1a>
 801317a:	4b05      	ldr	r3, [pc, #20]	@ (8013190 <__i2b+0x24>)
 801317c:	4805      	ldr	r0, [pc, #20]	@ (8013194 <__i2b+0x28>)
 801317e:	f240 1145 	movw	r1, #325	@ 0x145
 8013182:	f001 fc2d 	bl	80149e0 <__assert_func>
 8013186:	2301      	movs	r3, #1
 8013188:	6144      	str	r4, [r0, #20]
 801318a:	6103      	str	r3, [r0, #16]
 801318c:	bd10      	pop	{r4, pc}
 801318e:	bf00      	nop
 8013190:	08015ab9 	.word	0x08015ab9
 8013194:	08015aca 	.word	0x08015aca

08013198 <__multiply>:
 8013198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801319c:	4617      	mov	r7, r2
 801319e:	690a      	ldr	r2, [r1, #16]
 80131a0:	693b      	ldr	r3, [r7, #16]
 80131a2:	429a      	cmp	r2, r3
 80131a4:	bfa8      	it	ge
 80131a6:	463b      	movge	r3, r7
 80131a8:	4689      	mov	r9, r1
 80131aa:	bfa4      	itt	ge
 80131ac:	460f      	movge	r7, r1
 80131ae:	4699      	movge	r9, r3
 80131b0:	693d      	ldr	r5, [r7, #16]
 80131b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	6879      	ldr	r1, [r7, #4]
 80131ba:	eb05 060a 	add.w	r6, r5, sl
 80131be:	42b3      	cmp	r3, r6
 80131c0:	b085      	sub	sp, #20
 80131c2:	bfb8      	it	lt
 80131c4:	3101      	addlt	r1, #1
 80131c6:	f7ff fe93 	bl	8012ef0 <_Balloc>
 80131ca:	b930      	cbnz	r0, 80131da <__multiply+0x42>
 80131cc:	4602      	mov	r2, r0
 80131ce:	4b41      	ldr	r3, [pc, #260]	@ (80132d4 <__multiply+0x13c>)
 80131d0:	4841      	ldr	r0, [pc, #260]	@ (80132d8 <__multiply+0x140>)
 80131d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80131d6:	f001 fc03 	bl	80149e0 <__assert_func>
 80131da:	f100 0414 	add.w	r4, r0, #20
 80131de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80131e2:	4623      	mov	r3, r4
 80131e4:	2200      	movs	r2, #0
 80131e6:	4573      	cmp	r3, lr
 80131e8:	d320      	bcc.n	801322c <__multiply+0x94>
 80131ea:	f107 0814 	add.w	r8, r7, #20
 80131ee:	f109 0114 	add.w	r1, r9, #20
 80131f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80131f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80131fa:	9302      	str	r3, [sp, #8]
 80131fc:	1beb      	subs	r3, r5, r7
 80131fe:	3b15      	subs	r3, #21
 8013200:	f023 0303 	bic.w	r3, r3, #3
 8013204:	3304      	adds	r3, #4
 8013206:	3715      	adds	r7, #21
 8013208:	42bd      	cmp	r5, r7
 801320a:	bf38      	it	cc
 801320c:	2304      	movcc	r3, #4
 801320e:	9301      	str	r3, [sp, #4]
 8013210:	9b02      	ldr	r3, [sp, #8]
 8013212:	9103      	str	r1, [sp, #12]
 8013214:	428b      	cmp	r3, r1
 8013216:	d80c      	bhi.n	8013232 <__multiply+0x9a>
 8013218:	2e00      	cmp	r6, #0
 801321a:	dd03      	ble.n	8013224 <__multiply+0x8c>
 801321c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013220:	2b00      	cmp	r3, #0
 8013222:	d055      	beq.n	80132d0 <__multiply+0x138>
 8013224:	6106      	str	r6, [r0, #16]
 8013226:	b005      	add	sp, #20
 8013228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801322c:	f843 2b04 	str.w	r2, [r3], #4
 8013230:	e7d9      	b.n	80131e6 <__multiply+0x4e>
 8013232:	f8b1 a000 	ldrh.w	sl, [r1]
 8013236:	f1ba 0f00 	cmp.w	sl, #0
 801323a:	d01f      	beq.n	801327c <__multiply+0xe4>
 801323c:	46c4      	mov	ip, r8
 801323e:	46a1      	mov	r9, r4
 8013240:	2700      	movs	r7, #0
 8013242:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013246:	f8d9 3000 	ldr.w	r3, [r9]
 801324a:	fa1f fb82 	uxth.w	fp, r2
 801324e:	b29b      	uxth	r3, r3
 8013250:	fb0a 330b 	mla	r3, sl, fp, r3
 8013254:	443b      	add	r3, r7
 8013256:	f8d9 7000 	ldr.w	r7, [r9]
 801325a:	0c12      	lsrs	r2, r2, #16
 801325c:	0c3f      	lsrs	r7, r7, #16
 801325e:	fb0a 7202 	mla	r2, sl, r2, r7
 8013262:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013266:	b29b      	uxth	r3, r3
 8013268:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801326c:	4565      	cmp	r5, ip
 801326e:	f849 3b04 	str.w	r3, [r9], #4
 8013272:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013276:	d8e4      	bhi.n	8013242 <__multiply+0xaa>
 8013278:	9b01      	ldr	r3, [sp, #4]
 801327a:	50e7      	str	r7, [r4, r3]
 801327c:	9b03      	ldr	r3, [sp, #12]
 801327e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013282:	3104      	adds	r1, #4
 8013284:	f1b9 0f00 	cmp.w	r9, #0
 8013288:	d020      	beq.n	80132cc <__multiply+0x134>
 801328a:	6823      	ldr	r3, [r4, #0]
 801328c:	4647      	mov	r7, r8
 801328e:	46a4      	mov	ip, r4
 8013290:	f04f 0a00 	mov.w	sl, #0
 8013294:	f8b7 b000 	ldrh.w	fp, [r7]
 8013298:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801329c:	fb09 220b 	mla	r2, r9, fp, r2
 80132a0:	4452      	add	r2, sl
 80132a2:	b29b      	uxth	r3, r3
 80132a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80132a8:	f84c 3b04 	str.w	r3, [ip], #4
 80132ac:	f857 3b04 	ldr.w	r3, [r7], #4
 80132b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80132b4:	f8bc 3000 	ldrh.w	r3, [ip]
 80132b8:	fb09 330a 	mla	r3, r9, sl, r3
 80132bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80132c0:	42bd      	cmp	r5, r7
 80132c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80132c6:	d8e5      	bhi.n	8013294 <__multiply+0xfc>
 80132c8:	9a01      	ldr	r2, [sp, #4]
 80132ca:	50a3      	str	r3, [r4, r2]
 80132cc:	3404      	adds	r4, #4
 80132ce:	e79f      	b.n	8013210 <__multiply+0x78>
 80132d0:	3e01      	subs	r6, #1
 80132d2:	e7a1      	b.n	8013218 <__multiply+0x80>
 80132d4:	08015ab9 	.word	0x08015ab9
 80132d8:	08015aca 	.word	0x08015aca

080132dc <__pow5mult>:
 80132dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132e0:	4615      	mov	r5, r2
 80132e2:	f012 0203 	ands.w	r2, r2, #3
 80132e6:	4607      	mov	r7, r0
 80132e8:	460e      	mov	r6, r1
 80132ea:	d007      	beq.n	80132fc <__pow5mult+0x20>
 80132ec:	4c25      	ldr	r4, [pc, #148]	@ (8013384 <__pow5mult+0xa8>)
 80132ee:	3a01      	subs	r2, #1
 80132f0:	2300      	movs	r3, #0
 80132f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80132f6:	f7ff fe5d 	bl	8012fb4 <__multadd>
 80132fa:	4606      	mov	r6, r0
 80132fc:	10ad      	asrs	r5, r5, #2
 80132fe:	d03d      	beq.n	801337c <__pow5mult+0xa0>
 8013300:	69fc      	ldr	r4, [r7, #28]
 8013302:	b97c      	cbnz	r4, 8013324 <__pow5mult+0x48>
 8013304:	2010      	movs	r0, #16
 8013306:	f7ff fd3d 	bl	8012d84 <malloc>
 801330a:	4602      	mov	r2, r0
 801330c:	61f8      	str	r0, [r7, #28]
 801330e:	b928      	cbnz	r0, 801331c <__pow5mult+0x40>
 8013310:	4b1d      	ldr	r3, [pc, #116]	@ (8013388 <__pow5mult+0xac>)
 8013312:	481e      	ldr	r0, [pc, #120]	@ (801338c <__pow5mult+0xb0>)
 8013314:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013318:	f001 fb62 	bl	80149e0 <__assert_func>
 801331c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013320:	6004      	str	r4, [r0, #0]
 8013322:	60c4      	str	r4, [r0, #12]
 8013324:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013328:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801332c:	b94c      	cbnz	r4, 8013342 <__pow5mult+0x66>
 801332e:	f240 2171 	movw	r1, #625	@ 0x271
 8013332:	4638      	mov	r0, r7
 8013334:	f7ff ff1a 	bl	801316c <__i2b>
 8013338:	2300      	movs	r3, #0
 801333a:	f8c8 0008 	str.w	r0, [r8, #8]
 801333e:	4604      	mov	r4, r0
 8013340:	6003      	str	r3, [r0, #0]
 8013342:	f04f 0900 	mov.w	r9, #0
 8013346:	07eb      	lsls	r3, r5, #31
 8013348:	d50a      	bpl.n	8013360 <__pow5mult+0x84>
 801334a:	4631      	mov	r1, r6
 801334c:	4622      	mov	r2, r4
 801334e:	4638      	mov	r0, r7
 8013350:	f7ff ff22 	bl	8013198 <__multiply>
 8013354:	4631      	mov	r1, r6
 8013356:	4680      	mov	r8, r0
 8013358:	4638      	mov	r0, r7
 801335a:	f7ff fe09 	bl	8012f70 <_Bfree>
 801335e:	4646      	mov	r6, r8
 8013360:	106d      	asrs	r5, r5, #1
 8013362:	d00b      	beq.n	801337c <__pow5mult+0xa0>
 8013364:	6820      	ldr	r0, [r4, #0]
 8013366:	b938      	cbnz	r0, 8013378 <__pow5mult+0x9c>
 8013368:	4622      	mov	r2, r4
 801336a:	4621      	mov	r1, r4
 801336c:	4638      	mov	r0, r7
 801336e:	f7ff ff13 	bl	8013198 <__multiply>
 8013372:	6020      	str	r0, [r4, #0]
 8013374:	f8c0 9000 	str.w	r9, [r0]
 8013378:	4604      	mov	r4, r0
 801337a:	e7e4      	b.n	8013346 <__pow5mult+0x6a>
 801337c:	4630      	mov	r0, r6
 801337e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013382:	bf00      	nop
 8013384:	08015bdc 	.word	0x08015bdc
 8013388:	08015a4a 	.word	0x08015a4a
 801338c:	08015aca 	.word	0x08015aca

08013390 <__lshift>:
 8013390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013394:	460c      	mov	r4, r1
 8013396:	6849      	ldr	r1, [r1, #4]
 8013398:	6923      	ldr	r3, [r4, #16]
 801339a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801339e:	68a3      	ldr	r3, [r4, #8]
 80133a0:	4607      	mov	r7, r0
 80133a2:	4691      	mov	r9, r2
 80133a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133a8:	f108 0601 	add.w	r6, r8, #1
 80133ac:	42b3      	cmp	r3, r6
 80133ae:	db0b      	blt.n	80133c8 <__lshift+0x38>
 80133b0:	4638      	mov	r0, r7
 80133b2:	f7ff fd9d 	bl	8012ef0 <_Balloc>
 80133b6:	4605      	mov	r5, r0
 80133b8:	b948      	cbnz	r0, 80133ce <__lshift+0x3e>
 80133ba:	4602      	mov	r2, r0
 80133bc:	4b28      	ldr	r3, [pc, #160]	@ (8013460 <__lshift+0xd0>)
 80133be:	4829      	ldr	r0, [pc, #164]	@ (8013464 <__lshift+0xd4>)
 80133c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80133c4:	f001 fb0c 	bl	80149e0 <__assert_func>
 80133c8:	3101      	adds	r1, #1
 80133ca:	005b      	lsls	r3, r3, #1
 80133cc:	e7ee      	b.n	80133ac <__lshift+0x1c>
 80133ce:	2300      	movs	r3, #0
 80133d0:	f100 0114 	add.w	r1, r0, #20
 80133d4:	f100 0210 	add.w	r2, r0, #16
 80133d8:	4618      	mov	r0, r3
 80133da:	4553      	cmp	r3, sl
 80133dc:	db33      	blt.n	8013446 <__lshift+0xb6>
 80133de:	6920      	ldr	r0, [r4, #16]
 80133e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80133e4:	f104 0314 	add.w	r3, r4, #20
 80133e8:	f019 091f 	ands.w	r9, r9, #31
 80133ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80133f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80133f4:	d02b      	beq.n	801344e <__lshift+0xbe>
 80133f6:	f1c9 0e20 	rsb	lr, r9, #32
 80133fa:	468a      	mov	sl, r1
 80133fc:	2200      	movs	r2, #0
 80133fe:	6818      	ldr	r0, [r3, #0]
 8013400:	fa00 f009 	lsl.w	r0, r0, r9
 8013404:	4310      	orrs	r0, r2
 8013406:	f84a 0b04 	str.w	r0, [sl], #4
 801340a:	f853 2b04 	ldr.w	r2, [r3], #4
 801340e:	459c      	cmp	ip, r3
 8013410:	fa22 f20e 	lsr.w	r2, r2, lr
 8013414:	d8f3      	bhi.n	80133fe <__lshift+0x6e>
 8013416:	ebac 0304 	sub.w	r3, ip, r4
 801341a:	3b15      	subs	r3, #21
 801341c:	f023 0303 	bic.w	r3, r3, #3
 8013420:	3304      	adds	r3, #4
 8013422:	f104 0015 	add.w	r0, r4, #21
 8013426:	4560      	cmp	r0, ip
 8013428:	bf88      	it	hi
 801342a:	2304      	movhi	r3, #4
 801342c:	50ca      	str	r2, [r1, r3]
 801342e:	b10a      	cbz	r2, 8013434 <__lshift+0xa4>
 8013430:	f108 0602 	add.w	r6, r8, #2
 8013434:	3e01      	subs	r6, #1
 8013436:	4638      	mov	r0, r7
 8013438:	612e      	str	r6, [r5, #16]
 801343a:	4621      	mov	r1, r4
 801343c:	f7ff fd98 	bl	8012f70 <_Bfree>
 8013440:	4628      	mov	r0, r5
 8013442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013446:	f842 0f04 	str.w	r0, [r2, #4]!
 801344a:	3301      	adds	r3, #1
 801344c:	e7c5      	b.n	80133da <__lshift+0x4a>
 801344e:	3904      	subs	r1, #4
 8013450:	f853 2b04 	ldr.w	r2, [r3], #4
 8013454:	f841 2f04 	str.w	r2, [r1, #4]!
 8013458:	459c      	cmp	ip, r3
 801345a:	d8f9      	bhi.n	8013450 <__lshift+0xc0>
 801345c:	e7ea      	b.n	8013434 <__lshift+0xa4>
 801345e:	bf00      	nop
 8013460:	08015ab9 	.word	0x08015ab9
 8013464:	08015aca 	.word	0x08015aca

08013468 <__mcmp>:
 8013468:	690a      	ldr	r2, [r1, #16]
 801346a:	4603      	mov	r3, r0
 801346c:	6900      	ldr	r0, [r0, #16]
 801346e:	1a80      	subs	r0, r0, r2
 8013470:	b530      	push	{r4, r5, lr}
 8013472:	d10e      	bne.n	8013492 <__mcmp+0x2a>
 8013474:	3314      	adds	r3, #20
 8013476:	3114      	adds	r1, #20
 8013478:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801347c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013480:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013484:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013488:	4295      	cmp	r5, r2
 801348a:	d003      	beq.n	8013494 <__mcmp+0x2c>
 801348c:	d205      	bcs.n	801349a <__mcmp+0x32>
 801348e:	f04f 30ff 	mov.w	r0, #4294967295
 8013492:	bd30      	pop	{r4, r5, pc}
 8013494:	42a3      	cmp	r3, r4
 8013496:	d3f3      	bcc.n	8013480 <__mcmp+0x18>
 8013498:	e7fb      	b.n	8013492 <__mcmp+0x2a>
 801349a:	2001      	movs	r0, #1
 801349c:	e7f9      	b.n	8013492 <__mcmp+0x2a>
	...

080134a0 <__mdiff>:
 80134a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134a4:	4689      	mov	r9, r1
 80134a6:	4606      	mov	r6, r0
 80134a8:	4611      	mov	r1, r2
 80134aa:	4648      	mov	r0, r9
 80134ac:	4614      	mov	r4, r2
 80134ae:	f7ff ffdb 	bl	8013468 <__mcmp>
 80134b2:	1e05      	subs	r5, r0, #0
 80134b4:	d112      	bne.n	80134dc <__mdiff+0x3c>
 80134b6:	4629      	mov	r1, r5
 80134b8:	4630      	mov	r0, r6
 80134ba:	f7ff fd19 	bl	8012ef0 <_Balloc>
 80134be:	4602      	mov	r2, r0
 80134c0:	b928      	cbnz	r0, 80134ce <__mdiff+0x2e>
 80134c2:	4b3f      	ldr	r3, [pc, #252]	@ (80135c0 <__mdiff+0x120>)
 80134c4:	f240 2137 	movw	r1, #567	@ 0x237
 80134c8:	483e      	ldr	r0, [pc, #248]	@ (80135c4 <__mdiff+0x124>)
 80134ca:	f001 fa89 	bl	80149e0 <__assert_func>
 80134ce:	2301      	movs	r3, #1
 80134d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80134d4:	4610      	mov	r0, r2
 80134d6:	b003      	add	sp, #12
 80134d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134dc:	bfbc      	itt	lt
 80134de:	464b      	movlt	r3, r9
 80134e0:	46a1      	movlt	r9, r4
 80134e2:	4630      	mov	r0, r6
 80134e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80134e8:	bfba      	itte	lt
 80134ea:	461c      	movlt	r4, r3
 80134ec:	2501      	movlt	r5, #1
 80134ee:	2500      	movge	r5, #0
 80134f0:	f7ff fcfe 	bl	8012ef0 <_Balloc>
 80134f4:	4602      	mov	r2, r0
 80134f6:	b918      	cbnz	r0, 8013500 <__mdiff+0x60>
 80134f8:	4b31      	ldr	r3, [pc, #196]	@ (80135c0 <__mdiff+0x120>)
 80134fa:	f240 2145 	movw	r1, #581	@ 0x245
 80134fe:	e7e3      	b.n	80134c8 <__mdiff+0x28>
 8013500:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013504:	6926      	ldr	r6, [r4, #16]
 8013506:	60c5      	str	r5, [r0, #12]
 8013508:	f109 0310 	add.w	r3, r9, #16
 801350c:	f109 0514 	add.w	r5, r9, #20
 8013510:	f104 0e14 	add.w	lr, r4, #20
 8013514:	f100 0b14 	add.w	fp, r0, #20
 8013518:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801351c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013520:	9301      	str	r3, [sp, #4]
 8013522:	46d9      	mov	r9, fp
 8013524:	f04f 0c00 	mov.w	ip, #0
 8013528:	9b01      	ldr	r3, [sp, #4]
 801352a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801352e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013532:	9301      	str	r3, [sp, #4]
 8013534:	fa1f f38a 	uxth.w	r3, sl
 8013538:	4619      	mov	r1, r3
 801353a:	b283      	uxth	r3, r0
 801353c:	1acb      	subs	r3, r1, r3
 801353e:	0c00      	lsrs	r0, r0, #16
 8013540:	4463      	add	r3, ip
 8013542:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013546:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801354a:	b29b      	uxth	r3, r3
 801354c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013550:	4576      	cmp	r6, lr
 8013552:	f849 3b04 	str.w	r3, [r9], #4
 8013556:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801355a:	d8e5      	bhi.n	8013528 <__mdiff+0x88>
 801355c:	1b33      	subs	r3, r6, r4
 801355e:	3b15      	subs	r3, #21
 8013560:	f023 0303 	bic.w	r3, r3, #3
 8013564:	3415      	adds	r4, #21
 8013566:	3304      	adds	r3, #4
 8013568:	42a6      	cmp	r6, r4
 801356a:	bf38      	it	cc
 801356c:	2304      	movcc	r3, #4
 801356e:	441d      	add	r5, r3
 8013570:	445b      	add	r3, fp
 8013572:	461e      	mov	r6, r3
 8013574:	462c      	mov	r4, r5
 8013576:	4544      	cmp	r4, r8
 8013578:	d30e      	bcc.n	8013598 <__mdiff+0xf8>
 801357a:	f108 0103 	add.w	r1, r8, #3
 801357e:	1b49      	subs	r1, r1, r5
 8013580:	f021 0103 	bic.w	r1, r1, #3
 8013584:	3d03      	subs	r5, #3
 8013586:	45a8      	cmp	r8, r5
 8013588:	bf38      	it	cc
 801358a:	2100      	movcc	r1, #0
 801358c:	440b      	add	r3, r1
 801358e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013592:	b191      	cbz	r1, 80135ba <__mdiff+0x11a>
 8013594:	6117      	str	r7, [r2, #16]
 8013596:	e79d      	b.n	80134d4 <__mdiff+0x34>
 8013598:	f854 1b04 	ldr.w	r1, [r4], #4
 801359c:	46e6      	mov	lr, ip
 801359e:	0c08      	lsrs	r0, r1, #16
 80135a0:	fa1c fc81 	uxtah	ip, ip, r1
 80135a4:	4471      	add	r1, lr
 80135a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80135aa:	b289      	uxth	r1, r1
 80135ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80135b0:	f846 1b04 	str.w	r1, [r6], #4
 80135b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80135b8:	e7dd      	b.n	8013576 <__mdiff+0xd6>
 80135ba:	3f01      	subs	r7, #1
 80135bc:	e7e7      	b.n	801358e <__mdiff+0xee>
 80135be:	bf00      	nop
 80135c0:	08015ab9 	.word	0x08015ab9
 80135c4:	08015aca 	.word	0x08015aca

080135c8 <__ulp>:
 80135c8:	b082      	sub	sp, #8
 80135ca:	ed8d 0b00 	vstr	d0, [sp]
 80135ce:	9a01      	ldr	r2, [sp, #4]
 80135d0:	4b0f      	ldr	r3, [pc, #60]	@ (8013610 <__ulp+0x48>)
 80135d2:	4013      	ands	r3, r2
 80135d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80135d8:	2b00      	cmp	r3, #0
 80135da:	dc08      	bgt.n	80135ee <__ulp+0x26>
 80135dc:	425b      	negs	r3, r3
 80135de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80135e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80135e6:	da04      	bge.n	80135f2 <__ulp+0x2a>
 80135e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80135ec:	4113      	asrs	r3, r2
 80135ee:	2200      	movs	r2, #0
 80135f0:	e008      	b.n	8013604 <__ulp+0x3c>
 80135f2:	f1a2 0314 	sub.w	r3, r2, #20
 80135f6:	2b1e      	cmp	r3, #30
 80135f8:	bfda      	itte	le
 80135fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80135fe:	40da      	lsrle	r2, r3
 8013600:	2201      	movgt	r2, #1
 8013602:	2300      	movs	r3, #0
 8013604:	4619      	mov	r1, r3
 8013606:	4610      	mov	r0, r2
 8013608:	ec41 0b10 	vmov	d0, r0, r1
 801360c:	b002      	add	sp, #8
 801360e:	4770      	bx	lr
 8013610:	7ff00000 	.word	0x7ff00000

08013614 <__b2d>:
 8013614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013618:	6906      	ldr	r6, [r0, #16]
 801361a:	f100 0814 	add.w	r8, r0, #20
 801361e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013622:	1f37      	subs	r7, r6, #4
 8013624:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013628:	4610      	mov	r0, r2
 801362a:	f7ff fd53 	bl	80130d4 <__hi0bits>
 801362e:	f1c0 0320 	rsb	r3, r0, #32
 8013632:	280a      	cmp	r0, #10
 8013634:	600b      	str	r3, [r1, #0]
 8013636:	491b      	ldr	r1, [pc, #108]	@ (80136a4 <__b2d+0x90>)
 8013638:	dc15      	bgt.n	8013666 <__b2d+0x52>
 801363a:	f1c0 0c0b 	rsb	ip, r0, #11
 801363e:	fa22 f30c 	lsr.w	r3, r2, ip
 8013642:	45b8      	cmp	r8, r7
 8013644:	ea43 0501 	orr.w	r5, r3, r1
 8013648:	bf34      	ite	cc
 801364a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801364e:	2300      	movcs	r3, #0
 8013650:	3015      	adds	r0, #21
 8013652:	fa02 f000 	lsl.w	r0, r2, r0
 8013656:	fa23 f30c 	lsr.w	r3, r3, ip
 801365a:	4303      	orrs	r3, r0
 801365c:	461c      	mov	r4, r3
 801365e:	ec45 4b10 	vmov	d0, r4, r5
 8013662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013666:	45b8      	cmp	r8, r7
 8013668:	bf3a      	itte	cc
 801366a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801366e:	f1a6 0708 	subcc.w	r7, r6, #8
 8013672:	2300      	movcs	r3, #0
 8013674:	380b      	subs	r0, #11
 8013676:	d012      	beq.n	801369e <__b2d+0x8a>
 8013678:	f1c0 0120 	rsb	r1, r0, #32
 801367c:	fa23 f401 	lsr.w	r4, r3, r1
 8013680:	4082      	lsls	r2, r0
 8013682:	4322      	orrs	r2, r4
 8013684:	4547      	cmp	r7, r8
 8013686:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801368a:	bf8c      	ite	hi
 801368c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013690:	2200      	movls	r2, #0
 8013692:	4083      	lsls	r3, r0
 8013694:	40ca      	lsrs	r2, r1
 8013696:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801369a:	4313      	orrs	r3, r2
 801369c:	e7de      	b.n	801365c <__b2d+0x48>
 801369e:	ea42 0501 	orr.w	r5, r2, r1
 80136a2:	e7db      	b.n	801365c <__b2d+0x48>
 80136a4:	3ff00000 	.word	0x3ff00000

080136a8 <__d2b>:
 80136a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136ac:	460f      	mov	r7, r1
 80136ae:	2101      	movs	r1, #1
 80136b0:	ec59 8b10 	vmov	r8, r9, d0
 80136b4:	4616      	mov	r6, r2
 80136b6:	f7ff fc1b 	bl	8012ef0 <_Balloc>
 80136ba:	4604      	mov	r4, r0
 80136bc:	b930      	cbnz	r0, 80136cc <__d2b+0x24>
 80136be:	4602      	mov	r2, r0
 80136c0:	4b23      	ldr	r3, [pc, #140]	@ (8013750 <__d2b+0xa8>)
 80136c2:	4824      	ldr	r0, [pc, #144]	@ (8013754 <__d2b+0xac>)
 80136c4:	f240 310f 	movw	r1, #783	@ 0x30f
 80136c8:	f001 f98a 	bl	80149e0 <__assert_func>
 80136cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80136d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80136d4:	b10d      	cbz	r5, 80136da <__d2b+0x32>
 80136d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80136da:	9301      	str	r3, [sp, #4]
 80136dc:	f1b8 0300 	subs.w	r3, r8, #0
 80136e0:	d023      	beq.n	801372a <__d2b+0x82>
 80136e2:	4668      	mov	r0, sp
 80136e4:	9300      	str	r3, [sp, #0]
 80136e6:	f7ff fd14 	bl	8013112 <__lo0bits>
 80136ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80136ee:	b1d0      	cbz	r0, 8013726 <__d2b+0x7e>
 80136f0:	f1c0 0320 	rsb	r3, r0, #32
 80136f4:	fa02 f303 	lsl.w	r3, r2, r3
 80136f8:	430b      	orrs	r3, r1
 80136fa:	40c2      	lsrs	r2, r0
 80136fc:	6163      	str	r3, [r4, #20]
 80136fe:	9201      	str	r2, [sp, #4]
 8013700:	9b01      	ldr	r3, [sp, #4]
 8013702:	61a3      	str	r3, [r4, #24]
 8013704:	2b00      	cmp	r3, #0
 8013706:	bf0c      	ite	eq
 8013708:	2201      	moveq	r2, #1
 801370a:	2202      	movne	r2, #2
 801370c:	6122      	str	r2, [r4, #16]
 801370e:	b1a5      	cbz	r5, 801373a <__d2b+0x92>
 8013710:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013714:	4405      	add	r5, r0
 8013716:	603d      	str	r5, [r7, #0]
 8013718:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801371c:	6030      	str	r0, [r6, #0]
 801371e:	4620      	mov	r0, r4
 8013720:	b003      	add	sp, #12
 8013722:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013726:	6161      	str	r1, [r4, #20]
 8013728:	e7ea      	b.n	8013700 <__d2b+0x58>
 801372a:	a801      	add	r0, sp, #4
 801372c:	f7ff fcf1 	bl	8013112 <__lo0bits>
 8013730:	9b01      	ldr	r3, [sp, #4]
 8013732:	6163      	str	r3, [r4, #20]
 8013734:	3020      	adds	r0, #32
 8013736:	2201      	movs	r2, #1
 8013738:	e7e8      	b.n	801370c <__d2b+0x64>
 801373a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801373e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013742:	6038      	str	r0, [r7, #0]
 8013744:	6918      	ldr	r0, [r3, #16]
 8013746:	f7ff fcc5 	bl	80130d4 <__hi0bits>
 801374a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801374e:	e7e5      	b.n	801371c <__d2b+0x74>
 8013750:	08015ab9 	.word	0x08015ab9
 8013754:	08015aca 	.word	0x08015aca

08013758 <__ratio>:
 8013758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801375c:	b085      	sub	sp, #20
 801375e:	e9cd 1000 	strd	r1, r0, [sp]
 8013762:	a902      	add	r1, sp, #8
 8013764:	f7ff ff56 	bl	8013614 <__b2d>
 8013768:	9800      	ldr	r0, [sp, #0]
 801376a:	a903      	add	r1, sp, #12
 801376c:	ec55 4b10 	vmov	r4, r5, d0
 8013770:	f7ff ff50 	bl	8013614 <__b2d>
 8013774:	9b01      	ldr	r3, [sp, #4]
 8013776:	6919      	ldr	r1, [r3, #16]
 8013778:	9b00      	ldr	r3, [sp, #0]
 801377a:	691b      	ldr	r3, [r3, #16]
 801377c:	1ac9      	subs	r1, r1, r3
 801377e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013782:	1a9b      	subs	r3, r3, r2
 8013784:	ec5b ab10 	vmov	sl, fp, d0
 8013788:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801378c:	2b00      	cmp	r3, #0
 801378e:	bfce      	itee	gt
 8013790:	462a      	movgt	r2, r5
 8013792:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013796:	465a      	movle	r2, fp
 8013798:	462f      	mov	r7, r5
 801379a:	46d9      	mov	r9, fp
 801379c:	bfcc      	ite	gt
 801379e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80137a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80137a6:	464b      	mov	r3, r9
 80137a8:	4652      	mov	r2, sl
 80137aa:	4620      	mov	r0, r4
 80137ac:	4639      	mov	r1, r7
 80137ae:	f7ed f875 	bl	800089c <__aeabi_ddiv>
 80137b2:	ec41 0b10 	vmov	d0, r0, r1
 80137b6:	b005      	add	sp, #20
 80137b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080137bc <__copybits>:
 80137bc:	3901      	subs	r1, #1
 80137be:	b570      	push	{r4, r5, r6, lr}
 80137c0:	1149      	asrs	r1, r1, #5
 80137c2:	6914      	ldr	r4, [r2, #16]
 80137c4:	3101      	adds	r1, #1
 80137c6:	f102 0314 	add.w	r3, r2, #20
 80137ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80137ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80137d2:	1f05      	subs	r5, r0, #4
 80137d4:	42a3      	cmp	r3, r4
 80137d6:	d30c      	bcc.n	80137f2 <__copybits+0x36>
 80137d8:	1aa3      	subs	r3, r4, r2
 80137da:	3b11      	subs	r3, #17
 80137dc:	f023 0303 	bic.w	r3, r3, #3
 80137e0:	3211      	adds	r2, #17
 80137e2:	42a2      	cmp	r2, r4
 80137e4:	bf88      	it	hi
 80137e6:	2300      	movhi	r3, #0
 80137e8:	4418      	add	r0, r3
 80137ea:	2300      	movs	r3, #0
 80137ec:	4288      	cmp	r0, r1
 80137ee:	d305      	bcc.n	80137fc <__copybits+0x40>
 80137f0:	bd70      	pop	{r4, r5, r6, pc}
 80137f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80137f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80137fa:	e7eb      	b.n	80137d4 <__copybits+0x18>
 80137fc:	f840 3b04 	str.w	r3, [r0], #4
 8013800:	e7f4      	b.n	80137ec <__copybits+0x30>

08013802 <__any_on>:
 8013802:	f100 0214 	add.w	r2, r0, #20
 8013806:	6900      	ldr	r0, [r0, #16]
 8013808:	114b      	asrs	r3, r1, #5
 801380a:	4298      	cmp	r0, r3
 801380c:	b510      	push	{r4, lr}
 801380e:	db11      	blt.n	8013834 <__any_on+0x32>
 8013810:	dd0a      	ble.n	8013828 <__any_on+0x26>
 8013812:	f011 011f 	ands.w	r1, r1, #31
 8013816:	d007      	beq.n	8013828 <__any_on+0x26>
 8013818:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801381c:	fa24 f001 	lsr.w	r0, r4, r1
 8013820:	fa00 f101 	lsl.w	r1, r0, r1
 8013824:	428c      	cmp	r4, r1
 8013826:	d10b      	bne.n	8013840 <__any_on+0x3e>
 8013828:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801382c:	4293      	cmp	r3, r2
 801382e:	d803      	bhi.n	8013838 <__any_on+0x36>
 8013830:	2000      	movs	r0, #0
 8013832:	bd10      	pop	{r4, pc}
 8013834:	4603      	mov	r3, r0
 8013836:	e7f7      	b.n	8013828 <__any_on+0x26>
 8013838:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801383c:	2900      	cmp	r1, #0
 801383e:	d0f5      	beq.n	801382c <__any_on+0x2a>
 8013840:	2001      	movs	r0, #1
 8013842:	e7f6      	b.n	8013832 <__any_on+0x30>

08013844 <sulp>:
 8013844:	b570      	push	{r4, r5, r6, lr}
 8013846:	4604      	mov	r4, r0
 8013848:	460d      	mov	r5, r1
 801384a:	ec45 4b10 	vmov	d0, r4, r5
 801384e:	4616      	mov	r6, r2
 8013850:	f7ff feba 	bl	80135c8 <__ulp>
 8013854:	ec51 0b10 	vmov	r0, r1, d0
 8013858:	b17e      	cbz	r6, 801387a <sulp+0x36>
 801385a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801385e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013862:	2b00      	cmp	r3, #0
 8013864:	dd09      	ble.n	801387a <sulp+0x36>
 8013866:	051b      	lsls	r3, r3, #20
 8013868:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801386c:	2400      	movs	r4, #0
 801386e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8013872:	4622      	mov	r2, r4
 8013874:	462b      	mov	r3, r5
 8013876:	f7ec fee7 	bl	8000648 <__aeabi_dmul>
 801387a:	ec41 0b10 	vmov	d0, r0, r1
 801387e:	bd70      	pop	{r4, r5, r6, pc}

08013880 <_strtod_l>:
 8013880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013884:	b09f      	sub	sp, #124	@ 0x7c
 8013886:	460c      	mov	r4, r1
 8013888:	9217      	str	r2, [sp, #92]	@ 0x5c
 801388a:	2200      	movs	r2, #0
 801388c:	921a      	str	r2, [sp, #104]	@ 0x68
 801388e:	9005      	str	r0, [sp, #20]
 8013890:	f04f 0a00 	mov.w	sl, #0
 8013894:	f04f 0b00 	mov.w	fp, #0
 8013898:	460a      	mov	r2, r1
 801389a:	9219      	str	r2, [sp, #100]	@ 0x64
 801389c:	7811      	ldrb	r1, [r2, #0]
 801389e:	292b      	cmp	r1, #43	@ 0x2b
 80138a0:	d04a      	beq.n	8013938 <_strtod_l+0xb8>
 80138a2:	d838      	bhi.n	8013916 <_strtod_l+0x96>
 80138a4:	290d      	cmp	r1, #13
 80138a6:	d832      	bhi.n	801390e <_strtod_l+0x8e>
 80138a8:	2908      	cmp	r1, #8
 80138aa:	d832      	bhi.n	8013912 <_strtod_l+0x92>
 80138ac:	2900      	cmp	r1, #0
 80138ae:	d03b      	beq.n	8013928 <_strtod_l+0xa8>
 80138b0:	2200      	movs	r2, #0
 80138b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80138b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80138b6:	782a      	ldrb	r2, [r5, #0]
 80138b8:	2a30      	cmp	r2, #48	@ 0x30
 80138ba:	f040 80b2 	bne.w	8013a22 <_strtod_l+0x1a2>
 80138be:	786a      	ldrb	r2, [r5, #1]
 80138c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80138c4:	2a58      	cmp	r2, #88	@ 0x58
 80138c6:	d16e      	bne.n	80139a6 <_strtod_l+0x126>
 80138c8:	9302      	str	r3, [sp, #8]
 80138ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138cc:	9301      	str	r3, [sp, #4]
 80138ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80138d0:	9300      	str	r3, [sp, #0]
 80138d2:	4a8f      	ldr	r2, [pc, #572]	@ (8013b10 <_strtod_l+0x290>)
 80138d4:	9805      	ldr	r0, [sp, #20]
 80138d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80138d8:	a919      	add	r1, sp, #100	@ 0x64
 80138da:	f001 f91b 	bl	8014b14 <__gethex>
 80138de:	f010 060f 	ands.w	r6, r0, #15
 80138e2:	4604      	mov	r4, r0
 80138e4:	d005      	beq.n	80138f2 <_strtod_l+0x72>
 80138e6:	2e06      	cmp	r6, #6
 80138e8:	d128      	bne.n	801393c <_strtod_l+0xbc>
 80138ea:	3501      	adds	r5, #1
 80138ec:	2300      	movs	r3, #0
 80138ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80138f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80138f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	f040 858e 	bne.w	8014416 <_strtod_l+0xb96>
 80138fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138fc:	b1cb      	cbz	r3, 8013932 <_strtod_l+0xb2>
 80138fe:	4652      	mov	r2, sl
 8013900:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8013904:	ec43 2b10 	vmov	d0, r2, r3
 8013908:	b01f      	add	sp, #124	@ 0x7c
 801390a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801390e:	2920      	cmp	r1, #32
 8013910:	d1ce      	bne.n	80138b0 <_strtod_l+0x30>
 8013912:	3201      	adds	r2, #1
 8013914:	e7c1      	b.n	801389a <_strtod_l+0x1a>
 8013916:	292d      	cmp	r1, #45	@ 0x2d
 8013918:	d1ca      	bne.n	80138b0 <_strtod_l+0x30>
 801391a:	2101      	movs	r1, #1
 801391c:	910e      	str	r1, [sp, #56]	@ 0x38
 801391e:	1c51      	adds	r1, r2, #1
 8013920:	9119      	str	r1, [sp, #100]	@ 0x64
 8013922:	7852      	ldrb	r2, [r2, #1]
 8013924:	2a00      	cmp	r2, #0
 8013926:	d1c5      	bne.n	80138b4 <_strtod_l+0x34>
 8013928:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801392a:	9419      	str	r4, [sp, #100]	@ 0x64
 801392c:	2b00      	cmp	r3, #0
 801392e:	f040 8570 	bne.w	8014412 <_strtod_l+0xb92>
 8013932:	4652      	mov	r2, sl
 8013934:	465b      	mov	r3, fp
 8013936:	e7e5      	b.n	8013904 <_strtod_l+0x84>
 8013938:	2100      	movs	r1, #0
 801393a:	e7ef      	b.n	801391c <_strtod_l+0x9c>
 801393c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801393e:	b13a      	cbz	r2, 8013950 <_strtod_l+0xd0>
 8013940:	2135      	movs	r1, #53	@ 0x35
 8013942:	a81c      	add	r0, sp, #112	@ 0x70
 8013944:	f7ff ff3a 	bl	80137bc <__copybits>
 8013948:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801394a:	9805      	ldr	r0, [sp, #20]
 801394c:	f7ff fb10 	bl	8012f70 <_Bfree>
 8013950:	3e01      	subs	r6, #1
 8013952:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013954:	2e04      	cmp	r6, #4
 8013956:	d806      	bhi.n	8013966 <_strtod_l+0xe6>
 8013958:	e8df f006 	tbb	[pc, r6]
 801395c:	201d0314 	.word	0x201d0314
 8013960:	14          	.byte	0x14
 8013961:	00          	.byte	0x00
 8013962:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8013966:	05e1      	lsls	r1, r4, #23
 8013968:	bf48      	it	mi
 801396a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801396e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013972:	0d1b      	lsrs	r3, r3, #20
 8013974:	051b      	lsls	r3, r3, #20
 8013976:	2b00      	cmp	r3, #0
 8013978:	d1bb      	bne.n	80138f2 <_strtod_l+0x72>
 801397a:	f7fe fb1f 	bl	8011fbc <__errno>
 801397e:	2322      	movs	r3, #34	@ 0x22
 8013980:	6003      	str	r3, [r0, #0]
 8013982:	e7b6      	b.n	80138f2 <_strtod_l+0x72>
 8013984:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8013988:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801398c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8013990:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013994:	e7e7      	b.n	8013966 <_strtod_l+0xe6>
 8013996:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8013b18 <_strtod_l+0x298>
 801399a:	e7e4      	b.n	8013966 <_strtod_l+0xe6>
 801399c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80139a0:	f04f 3aff 	mov.w	sl, #4294967295
 80139a4:	e7df      	b.n	8013966 <_strtod_l+0xe6>
 80139a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80139a8:	1c5a      	adds	r2, r3, #1
 80139aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80139ac:	785b      	ldrb	r3, [r3, #1]
 80139ae:	2b30      	cmp	r3, #48	@ 0x30
 80139b0:	d0f9      	beq.n	80139a6 <_strtod_l+0x126>
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d09d      	beq.n	80138f2 <_strtod_l+0x72>
 80139b6:	2301      	movs	r3, #1
 80139b8:	2700      	movs	r7, #0
 80139ba:	9308      	str	r3, [sp, #32]
 80139bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80139be:	930c      	str	r3, [sp, #48]	@ 0x30
 80139c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80139c2:	46b9      	mov	r9, r7
 80139c4:	220a      	movs	r2, #10
 80139c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80139c8:	7805      	ldrb	r5, [r0, #0]
 80139ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80139ce:	b2d9      	uxtb	r1, r3
 80139d0:	2909      	cmp	r1, #9
 80139d2:	d928      	bls.n	8013a26 <_strtod_l+0x1a6>
 80139d4:	494f      	ldr	r1, [pc, #316]	@ (8013b14 <_strtod_l+0x294>)
 80139d6:	2201      	movs	r2, #1
 80139d8:	f000 ffd6 	bl	8014988 <strncmp>
 80139dc:	2800      	cmp	r0, #0
 80139de:	d032      	beq.n	8013a46 <_strtod_l+0x1c6>
 80139e0:	2000      	movs	r0, #0
 80139e2:	462a      	mov	r2, r5
 80139e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80139e6:	464d      	mov	r5, r9
 80139e8:	4603      	mov	r3, r0
 80139ea:	2a65      	cmp	r2, #101	@ 0x65
 80139ec:	d001      	beq.n	80139f2 <_strtod_l+0x172>
 80139ee:	2a45      	cmp	r2, #69	@ 0x45
 80139f0:	d114      	bne.n	8013a1c <_strtod_l+0x19c>
 80139f2:	b91d      	cbnz	r5, 80139fc <_strtod_l+0x17c>
 80139f4:	9a08      	ldr	r2, [sp, #32]
 80139f6:	4302      	orrs	r2, r0
 80139f8:	d096      	beq.n	8013928 <_strtod_l+0xa8>
 80139fa:	2500      	movs	r5, #0
 80139fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80139fe:	1c62      	adds	r2, r4, #1
 8013a00:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a02:	7862      	ldrb	r2, [r4, #1]
 8013a04:	2a2b      	cmp	r2, #43	@ 0x2b
 8013a06:	d07a      	beq.n	8013afe <_strtod_l+0x27e>
 8013a08:	2a2d      	cmp	r2, #45	@ 0x2d
 8013a0a:	d07e      	beq.n	8013b0a <_strtod_l+0x28a>
 8013a0c:	f04f 0c00 	mov.w	ip, #0
 8013a10:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8013a14:	2909      	cmp	r1, #9
 8013a16:	f240 8085 	bls.w	8013b24 <_strtod_l+0x2a4>
 8013a1a:	9419      	str	r4, [sp, #100]	@ 0x64
 8013a1c:	f04f 0800 	mov.w	r8, #0
 8013a20:	e0a5      	b.n	8013b6e <_strtod_l+0x2ee>
 8013a22:	2300      	movs	r3, #0
 8013a24:	e7c8      	b.n	80139b8 <_strtod_l+0x138>
 8013a26:	f1b9 0f08 	cmp.w	r9, #8
 8013a2a:	bfd8      	it	le
 8013a2c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8013a2e:	f100 0001 	add.w	r0, r0, #1
 8013a32:	bfda      	itte	le
 8013a34:	fb02 3301 	mlale	r3, r2, r1, r3
 8013a38:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8013a3a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8013a3e:	f109 0901 	add.w	r9, r9, #1
 8013a42:	9019      	str	r0, [sp, #100]	@ 0x64
 8013a44:	e7bf      	b.n	80139c6 <_strtod_l+0x146>
 8013a46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a48:	1c5a      	adds	r2, r3, #1
 8013a4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a4c:	785a      	ldrb	r2, [r3, #1]
 8013a4e:	f1b9 0f00 	cmp.w	r9, #0
 8013a52:	d03b      	beq.n	8013acc <_strtod_l+0x24c>
 8013a54:	900a      	str	r0, [sp, #40]	@ 0x28
 8013a56:	464d      	mov	r5, r9
 8013a58:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8013a5c:	2b09      	cmp	r3, #9
 8013a5e:	d912      	bls.n	8013a86 <_strtod_l+0x206>
 8013a60:	2301      	movs	r3, #1
 8013a62:	e7c2      	b.n	80139ea <_strtod_l+0x16a>
 8013a64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a66:	1c5a      	adds	r2, r3, #1
 8013a68:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a6a:	785a      	ldrb	r2, [r3, #1]
 8013a6c:	3001      	adds	r0, #1
 8013a6e:	2a30      	cmp	r2, #48	@ 0x30
 8013a70:	d0f8      	beq.n	8013a64 <_strtod_l+0x1e4>
 8013a72:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013a76:	2b08      	cmp	r3, #8
 8013a78:	f200 84d2 	bhi.w	8014420 <_strtod_l+0xba0>
 8013a7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a7e:	900a      	str	r0, [sp, #40]	@ 0x28
 8013a80:	2000      	movs	r0, #0
 8013a82:	930c      	str	r3, [sp, #48]	@ 0x30
 8013a84:	4605      	mov	r5, r0
 8013a86:	3a30      	subs	r2, #48	@ 0x30
 8013a88:	f100 0301 	add.w	r3, r0, #1
 8013a8c:	d018      	beq.n	8013ac0 <_strtod_l+0x240>
 8013a8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013a90:	4419      	add	r1, r3
 8013a92:	910a      	str	r1, [sp, #40]	@ 0x28
 8013a94:	462e      	mov	r6, r5
 8013a96:	f04f 0e0a 	mov.w	lr, #10
 8013a9a:	1c71      	adds	r1, r6, #1
 8013a9c:	eba1 0c05 	sub.w	ip, r1, r5
 8013aa0:	4563      	cmp	r3, ip
 8013aa2:	dc15      	bgt.n	8013ad0 <_strtod_l+0x250>
 8013aa4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8013aa8:	182b      	adds	r3, r5, r0
 8013aaa:	2b08      	cmp	r3, #8
 8013aac:	f105 0501 	add.w	r5, r5, #1
 8013ab0:	4405      	add	r5, r0
 8013ab2:	dc1a      	bgt.n	8013aea <_strtod_l+0x26a>
 8013ab4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013ab6:	230a      	movs	r3, #10
 8013ab8:	fb03 2301 	mla	r3, r3, r1, r2
 8013abc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013abe:	2300      	movs	r3, #0
 8013ac0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013ac2:	1c51      	adds	r1, r2, #1
 8013ac4:	9119      	str	r1, [sp, #100]	@ 0x64
 8013ac6:	7852      	ldrb	r2, [r2, #1]
 8013ac8:	4618      	mov	r0, r3
 8013aca:	e7c5      	b.n	8013a58 <_strtod_l+0x1d8>
 8013acc:	4648      	mov	r0, r9
 8013ace:	e7ce      	b.n	8013a6e <_strtod_l+0x1ee>
 8013ad0:	2e08      	cmp	r6, #8
 8013ad2:	dc05      	bgt.n	8013ae0 <_strtod_l+0x260>
 8013ad4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013ad6:	fb0e f606 	mul.w	r6, lr, r6
 8013ada:	960b      	str	r6, [sp, #44]	@ 0x2c
 8013adc:	460e      	mov	r6, r1
 8013ade:	e7dc      	b.n	8013a9a <_strtod_l+0x21a>
 8013ae0:	2910      	cmp	r1, #16
 8013ae2:	bfd8      	it	le
 8013ae4:	fb0e f707 	mulle.w	r7, lr, r7
 8013ae8:	e7f8      	b.n	8013adc <_strtod_l+0x25c>
 8013aea:	2b0f      	cmp	r3, #15
 8013aec:	bfdc      	itt	le
 8013aee:	230a      	movle	r3, #10
 8013af0:	fb03 2707 	mlale	r7, r3, r7, r2
 8013af4:	e7e3      	b.n	8013abe <_strtod_l+0x23e>
 8013af6:	2300      	movs	r3, #0
 8013af8:	930a      	str	r3, [sp, #40]	@ 0x28
 8013afa:	2301      	movs	r3, #1
 8013afc:	e77a      	b.n	80139f4 <_strtod_l+0x174>
 8013afe:	f04f 0c00 	mov.w	ip, #0
 8013b02:	1ca2      	adds	r2, r4, #2
 8013b04:	9219      	str	r2, [sp, #100]	@ 0x64
 8013b06:	78a2      	ldrb	r2, [r4, #2]
 8013b08:	e782      	b.n	8013a10 <_strtod_l+0x190>
 8013b0a:	f04f 0c01 	mov.w	ip, #1
 8013b0e:	e7f8      	b.n	8013b02 <_strtod_l+0x282>
 8013b10:	08015cec 	.word	0x08015cec
 8013b14:	08015b23 	.word	0x08015b23
 8013b18:	7ff00000 	.word	0x7ff00000
 8013b1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b1e:	1c51      	adds	r1, r2, #1
 8013b20:	9119      	str	r1, [sp, #100]	@ 0x64
 8013b22:	7852      	ldrb	r2, [r2, #1]
 8013b24:	2a30      	cmp	r2, #48	@ 0x30
 8013b26:	d0f9      	beq.n	8013b1c <_strtod_l+0x29c>
 8013b28:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013b2c:	2908      	cmp	r1, #8
 8013b2e:	f63f af75 	bhi.w	8013a1c <_strtod_l+0x19c>
 8013b32:	3a30      	subs	r2, #48	@ 0x30
 8013b34:	9209      	str	r2, [sp, #36]	@ 0x24
 8013b36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b38:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013b3a:	f04f 080a 	mov.w	r8, #10
 8013b3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b40:	1c56      	adds	r6, r2, #1
 8013b42:	9619      	str	r6, [sp, #100]	@ 0x64
 8013b44:	7852      	ldrb	r2, [r2, #1]
 8013b46:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013b4a:	f1be 0f09 	cmp.w	lr, #9
 8013b4e:	d939      	bls.n	8013bc4 <_strtod_l+0x344>
 8013b50:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013b52:	1a76      	subs	r6, r6, r1
 8013b54:	2e08      	cmp	r6, #8
 8013b56:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013b5a:	dc03      	bgt.n	8013b64 <_strtod_l+0x2e4>
 8013b5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013b5e:	4588      	cmp	r8, r1
 8013b60:	bfa8      	it	ge
 8013b62:	4688      	movge	r8, r1
 8013b64:	f1bc 0f00 	cmp.w	ip, #0
 8013b68:	d001      	beq.n	8013b6e <_strtod_l+0x2ee>
 8013b6a:	f1c8 0800 	rsb	r8, r8, #0
 8013b6e:	2d00      	cmp	r5, #0
 8013b70:	d14e      	bne.n	8013c10 <_strtod_l+0x390>
 8013b72:	9908      	ldr	r1, [sp, #32]
 8013b74:	4308      	orrs	r0, r1
 8013b76:	f47f aebc 	bne.w	80138f2 <_strtod_l+0x72>
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	f47f aed4 	bne.w	8013928 <_strtod_l+0xa8>
 8013b80:	2a69      	cmp	r2, #105	@ 0x69
 8013b82:	d028      	beq.n	8013bd6 <_strtod_l+0x356>
 8013b84:	dc25      	bgt.n	8013bd2 <_strtod_l+0x352>
 8013b86:	2a49      	cmp	r2, #73	@ 0x49
 8013b88:	d025      	beq.n	8013bd6 <_strtod_l+0x356>
 8013b8a:	2a4e      	cmp	r2, #78	@ 0x4e
 8013b8c:	f47f aecc 	bne.w	8013928 <_strtod_l+0xa8>
 8013b90:	499a      	ldr	r1, [pc, #616]	@ (8013dfc <_strtod_l+0x57c>)
 8013b92:	a819      	add	r0, sp, #100	@ 0x64
 8013b94:	f001 f9e0 	bl	8014f58 <__match>
 8013b98:	2800      	cmp	r0, #0
 8013b9a:	f43f aec5 	beq.w	8013928 <_strtod_l+0xa8>
 8013b9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013ba0:	781b      	ldrb	r3, [r3, #0]
 8013ba2:	2b28      	cmp	r3, #40	@ 0x28
 8013ba4:	d12e      	bne.n	8013c04 <_strtod_l+0x384>
 8013ba6:	4996      	ldr	r1, [pc, #600]	@ (8013e00 <_strtod_l+0x580>)
 8013ba8:	aa1c      	add	r2, sp, #112	@ 0x70
 8013baa:	a819      	add	r0, sp, #100	@ 0x64
 8013bac:	f001 f9e8 	bl	8014f80 <__hexnan>
 8013bb0:	2805      	cmp	r0, #5
 8013bb2:	d127      	bne.n	8013c04 <_strtod_l+0x384>
 8013bb4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013bb6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013bba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013bbe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013bc2:	e696      	b.n	80138f2 <_strtod_l+0x72>
 8013bc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013bc6:	fb08 2101 	mla	r1, r8, r1, r2
 8013bca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013bce:	9209      	str	r2, [sp, #36]	@ 0x24
 8013bd0:	e7b5      	b.n	8013b3e <_strtod_l+0x2be>
 8013bd2:	2a6e      	cmp	r2, #110	@ 0x6e
 8013bd4:	e7da      	b.n	8013b8c <_strtod_l+0x30c>
 8013bd6:	498b      	ldr	r1, [pc, #556]	@ (8013e04 <_strtod_l+0x584>)
 8013bd8:	a819      	add	r0, sp, #100	@ 0x64
 8013bda:	f001 f9bd 	bl	8014f58 <__match>
 8013bde:	2800      	cmp	r0, #0
 8013be0:	f43f aea2 	beq.w	8013928 <_strtod_l+0xa8>
 8013be4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013be6:	4988      	ldr	r1, [pc, #544]	@ (8013e08 <_strtod_l+0x588>)
 8013be8:	3b01      	subs	r3, #1
 8013bea:	a819      	add	r0, sp, #100	@ 0x64
 8013bec:	9319      	str	r3, [sp, #100]	@ 0x64
 8013bee:	f001 f9b3 	bl	8014f58 <__match>
 8013bf2:	b910      	cbnz	r0, 8013bfa <_strtod_l+0x37a>
 8013bf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013bf6:	3301      	adds	r3, #1
 8013bf8:	9319      	str	r3, [sp, #100]	@ 0x64
 8013bfa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8013e18 <_strtod_l+0x598>
 8013bfe:	f04f 0a00 	mov.w	sl, #0
 8013c02:	e676      	b.n	80138f2 <_strtod_l+0x72>
 8013c04:	4881      	ldr	r0, [pc, #516]	@ (8013e0c <_strtod_l+0x58c>)
 8013c06:	f000 fee3 	bl	80149d0 <nan>
 8013c0a:	ec5b ab10 	vmov	sl, fp, d0
 8013c0e:	e670      	b.n	80138f2 <_strtod_l+0x72>
 8013c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c12:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8013c14:	eba8 0303 	sub.w	r3, r8, r3
 8013c18:	f1b9 0f00 	cmp.w	r9, #0
 8013c1c:	bf08      	it	eq
 8013c1e:	46a9      	moveq	r9, r5
 8013c20:	2d10      	cmp	r5, #16
 8013c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c24:	462c      	mov	r4, r5
 8013c26:	bfa8      	it	ge
 8013c28:	2410      	movge	r4, #16
 8013c2a:	f7ec fc93 	bl	8000554 <__aeabi_ui2d>
 8013c2e:	2d09      	cmp	r5, #9
 8013c30:	4682      	mov	sl, r0
 8013c32:	468b      	mov	fp, r1
 8013c34:	dc13      	bgt.n	8013c5e <_strtod_l+0x3de>
 8013c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	f43f ae5a 	beq.w	80138f2 <_strtod_l+0x72>
 8013c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c40:	dd78      	ble.n	8013d34 <_strtod_l+0x4b4>
 8013c42:	2b16      	cmp	r3, #22
 8013c44:	dc5f      	bgt.n	8013d06 <_strtod_l+0x486>
 8013c46:	4972      	ldr	r1, [pc, #456]	@ (8013e10 <_strtod_l+0x590>)
 8013c48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013c4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c50:	4652      	mov	r2, sl
 8013c52:	465b      	mov	r3, fp
 8013c54:	f7ec fcf8 	bl	8000648 <__aeabi_dmul>
 8013c58:	4682      	mov	sl, r0
 8013c5a:	468b      	mov	fp, r1
 8013c5c:	e649      	b.n	80138f2 <_strtod_l+0x72>
 8013c5e:	4b6c      	ldr	r3, [pc, #432]	@ (8013e10 <_strtod_l+0x590>)
 8013c60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c64:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013c68:	f7ec fcee 	bl	8000648 <__aeabi_dmul>
 8013c6c:	4682      	mov	sl, r0
 8013c6e:	4638      	mov	r0, r7
 8013c70:	468b      	mov	fp, r1
 8013c72:	f7ec fc6f 	bl	8000554 <__aeabi_ui2d>
 8013c76:	4602      	mov	r2, r0
 8013c78:	460b      	mov	r3, r1
 8013c7a:	4650      	mov	r0, sl
 8013c7c:	4659      	mov	r1, fp
 8013c7e:	f7ec fb2d 	bl	80002dc <__adddf3>
 8013c82:	2d0f      	cmp	r5, #15
 8013c84:	4682      	mov	sl, r0
 8013c86:	468b      	mov	fp, r1
 8013c88:	ddd5      	ble.n	8013c36 <_strtod_l+0x3b6>
 8013c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c8c:	1b2c      	subs	r4, r5, r4
 8013c8e:	441c      	add	r4, r3
 8013c90:	2c00      	cmp	r4, #0
 8013c92:	f340 8093 	ble.w	8013dbc <_strtod_l+0x53c>
 8013c96:	f014 030f 	ands.w	r3, r4, #15
 8013c9a:	d00a      	beq.n	8013cb2 <_strtod_l+0x432>
 8013c9c:	495c      	ldr	r1, [pc, #368]	@ (8013e10 <_strtod_l+0x590>)
 8013c9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013ca2:	4652      	mov	r2, sl
 8013ca4:	465b      	mov	r3, fp
 8013ca6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013caa:	f7ec fccd 	bl	8000648 <__aeabi_dmul>
 8013cae:	4682      	mov	sl, r0
 8013cb0:	468b      	mov	fp, r1
 8013cb2:	f034 040f 	bics.w	r4, r4, #15
 8013cb6:	d073      	beq.n	8013da0 <_strtod_l+0x520>
 8013cb8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013cbc:	dd49      	ble.n	8013d52 <_strtod_l+0x4d2>
 8013cbe:	2400      	movs	r4, #0
 8013cc0:	46a0      	mov	r8, r4
 8013cc2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013cc4:	46a1      	mov	r9, r4
 8013cc6:	9a05      	ldr	r2, [sp, #20]
 8013cc8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8013e18 <_strtod_l+0x598>
 8013ccc:	2322      	movs	r3, #34	@ 0x22
 8013cce:	6013      	str	r3, [r2, #0]
 8013cd0:	f04f 0a00 	mov.w	sl, #0
 8013cd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	f43f ae0b 	beq.w	80138f2 <_strtod_l+0x72>
 8013cdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013cde:	9805      	ldr	r0, [sp, #20]
 8013ce0:	f7ff f946 	bl	8012f70 <_Bfree>
 8013ce4:	9805      	ldr	r0, [sp, #20]
 8013ce6:	4649      	mov	r1, r9
 8013ce8:	f7ff f942 	bl	8012f70 <_Bfree>
 8013cec:	9805      	ldr	r0, [sp, #20]
 8013cee:	4641      	mov	r1, r8
 8013cf0:	f7ff f93e 	bl	8012f70 <_Bfree>
 8013cf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013cf6:	9805      	ldr	r0, [sp, #20]
 8013cf8:	f7ff f93a 	bl	8012f70 <_Bfree>
 8013cfc:	9805      	ldr	r0, [sp, #20]
 8013cfe:	4621      	mov	r1, r4
 8013d00:	f7ff f936 	bl	8012f70 <_Bfree>
 8013d04:	e5f5      	b.n	80138f2 <_strtod_l+0x72>
 8013d06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8013d0c:	4293      	cmp	r3, r2
 8013d0e:	dbbc      	blt.n	8013c8a <_strtod_l+0x40a>
 8013d10:	4c3f      	ldr	r4, [pc, #252]	@ (8013e10 <_strtod_l+0x590>)
 8013d12:	f1c5 050f 	rsb	r5, r5, #15
 8013d16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013d1a:	4652      	mov	r2, sl
 8013d1c:	465b      	mov	r3, fp
 8013d1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d22:	f7ec fc91 	bl	8000648 <__aeabi_dmul>
 8013d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d28:	1b5d      	subs	r5, r3, r5
 8013d2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013d2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013d32:	e78f      	b.n	8013c54 <_strtod_l+0x3d4>
 8013d34:	3316      	adds	r3, #22
 8013d36:	dba8      	blt.n	8013c8a <_strtod_l+0x40a>
 8013d38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d3a:	eba3 0808 	sub.w	r8, r3, r8
 8013d3e:	4b34      	ldr	r3, [pc, #208]	@ (8013e10 <_strtod_l+0x590>)
 8013d40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8013d44:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013d48:	4650      	mov	r0, sl
 8013d4a:	4659      	mov	r1, fp
 8013d4c:	f7ec fda6 	bl	800089c <__aeabi_ddiv>
 8013d50:	e782      	b.n	8013c58 <_strtod_l+0x3d8>
 8013d52:	2300      	movs	r3, #0
 8013d54:	4f2f      	ldr	r7, [pc, #188]	@ (8013e14 <_strtod_l+0x594>)
 8013d56:	1124      	asrs	r4, r4, #4
 8013d58:	4650      	mov	r0, sl
 8013d5a:	4659      	mov	r1, fp
 8013d5c:	461e      	mov	r6, r3
 8013d5e:	2c01      	cmp	r4, #1
 8013d60:	dc21      	bgt.n	8013da6 <_strtod_l+0x526>
 8013d62:	b10b      	cbz	r3, 8013d68 <_strtod_l+0x4e8>
 8013d64:	4682      	mov	sl, r0
 8013d66:	468b      	mov	fp, r1
 8013d68:	492a      	ldr	r1, [pc, #168]	@ (8013e14 <_strtod_l+0x594>)
 8013d6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8013d6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8013d72:	4652      	mov	r2, sl
 8013d74:	465b      	mov	r3, fp
 8013d76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d7a:	f7ec fc65 	bl	8000648 <__aeabi_dmul>
 8013d7e:	4b26      	ldr	r3, [pc, #152]	@ (8013e18 <_strtod_l+0x598>)
 8013d80:	460a      	mov	r2, r1
 8013d82:	400b      	ands	r3, r1
 8013d84:	4925      	ldr	r1, [pc, #148]	@ (8013e1c <_strtod_l+0x59c>)
 8013d86:	428b      	cmp	r3, r1
 8013d88:	4682      	mov	sl, r0
 8013d8a:	d898      	bhi.n	8013cbe <_strtod_l+0x43e>
 8013d8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8013d90:	428b      	cmp	r3, r1
 8013d92:	bf86      	itte	hi
 8013d94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8013e20 <_strtod_l+0x5a0>
 8013d98:	f04f 3aff 	movhi.w	sl, #4294967295
 8013d9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8013da0:	2300      	movs	r3, #0
 8013da2:	9308      	str	r3, [sp, #32]
 8013da4:	e076      	b.n	8013e94 <_strtod_l+0x614>
 8013da6:	07e2      	lsls	r2, r4, #31
 8013da8:	d504      	bpl.n	8013db4 <_strtod_l+0x534>
 8013daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013dae:	f7ec fc4b 	bl	8000648 <__aeabi_dmul>
 8013db2:	2301      	movs	r3, #1
 8013db4:	3601      	adds	r6, #1
 8013db6:	1064      	asrs	r4, r4, #1
 8013db8:	3708      	adds	r7, #8
 8013dba:	e7d0      	b.n	8013d5e <_strtod_l+0x4de>
 8013dbc:	d0f0      	beq.n	8013da0 <_strtod_l+0x520>
 8013dbe:	4264      	negs	r4, r4
 8013dc0:	f014 020f 	ands.w	r2, r4, #15
 8013dc4:	d00a      	beq.n	8013ddc <_strtod_l+0x55c>
 8013dc6:	4b12      	ldr	r3, [pc, #72]	@ (8013e10 <_strtod_l+0x590>)
 8013dc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013dcc:	4650      	mov	r0, sl
 8013dce:	4659      	mov	r1, fp
 8013dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dd4:	f7ec fd62 	bl	800089c <__aeabi_ddiv>
 8013dd8:	4682      	mov	sl, r0
 8013dda:	468b      	mov	fp, r1
 8013ddc:	1124      	asrs	r4, r4, #4
 8013dde:	d0df      	beq.n	8013da0 <_strtod_l+0x520>
 8013de0:	2c1f      	cmp	r4, #31
 8013de2:	dd1f      	ble.n	8013e24 <_strtod_l+0x5a4>
 8013de4:	2400      	movs	r4, #0
 8013de6:	46a0      	mov	r8, r4
 8013de8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013dea:	46a1      	mov	r9, r4
 8013dec:	9a05      	ldr	r2, [sp, #20]
 8013dee:	2322      	movs	r3, #34	@ 0x22
 8013df0:	f04f 0a00 	mov.w	sl, #0
 8013df4:	f04f 0b00 	mov.w	fp, #0
 8013df8:	6013      	str	r3, [r2, #0]
 8013dfa:	e76b      	b.n	8013cd4 <_strtod_l+0x454>
 8013dfc:	08015a11 	.word	0x08015a11
 8013e00:	08015cd8 	.word	0x08015cd8
 8013e04:	08015a09 	.word	0x08015a09
 8013e08:	08015a40 	.word	0x08015a40
 8013e0c:	08015b79 	.word	0x08015b79
 8013e10:	08015c10 	.word	0x08015c10
 8013e14:	08015be8 	.word	0x08015be8
 8013e18:	7ff00000 	.word	0x7ff00000
 8013e1c:	7ca00000 	.word	0x7ca00000
 8013e20:	7fefffff 	.word	0x7fefffff
 8013e24:	f014 0310 	ands.w	r3, r4, #16
 8013e28:	bf18      	it	ne
 8013e2a:	236a      	movne	r3, #106	@ 0x6a
 8013e2c:	4ea9      	ldr	r6, [pc, #676]	@ (80140d4 <_strtod_l+0x854>)
 8013e2e:	9308      	str	r3, [sp, #32]
 8013e30:	4650      	mov	r0, sl
 8013e32:	4659      	mov	r1, fp
 8013e34:	2300      	movs	r3, #0
 8013e36:	07e7      	lsls	r7, r4, #31
 8013e38:	d504      	bpl.n	8013e44 <_strtod_l+0x5c4>
 8013e3a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013e3e:	f7ec fc03 	bl	8000648 <__aeabi_dmul>
 8013e42:	2301      	movs	r3, #1
 8013e44:	1064      	asrs	r4, r4, #1
 8013e46:	f106 0608 	add.w	r6, r6, #8
 8013e4a:	d1f4      	bne.n	8013e36 <_strtod_l+0x5b6>
 8013e4c:	b10b      	cbz	r3, 8013e52 <_strtod_l+0x5d2>
 8013e4e:	4682      	mov	sl, r0
 8013e50:	468b      	mov	fp, r1
 8013e52:	9b08      	ldr	r3, [sp, #32]
 8013e54:	b1b3      	cbz	r3, 8013e84 <_strtod_l+0x604>
 8013e56:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8013e5a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	4659      	mov	r1, fp
 8013e62:	dd0f      	ble.n	8013e84 <_strtod_l+0x604>
 8013e64:	2b1f      	cmp	r3, #31
 8013e66:	dd56      	ble.n	8013f16 <_strtod_l+0x696>
 8013e68:	2b34      	cmp	r3, #52	@ 0x34
 8013e6a:	bfde      	ittt	le
 8013e6c:	f04f 33ff 	movle.w	r3, #4294967295
 8013e70:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8013e74:	4093      	lslle	r3, r2
 8013e76:	f04f 0a00 	mov.w	sl, #0
 8013e7a:	bfcc      	ite	gt
 8013e7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8013e80:	ea03 0b01 	andle.w	fp, r3, r1
 8013e84:	2200      	movs	r2, #0
 8013e86:	2300      	movs	r3, #0
 8013e88:	4650      	mov	r0, sl
 8013e8a:	4659      	mov	r1, fp
 8013e8c:	f7ec fe44 	bl	8000b18 <__aeabi_dcmpeq>
 8013e90:	2800      	cmp	r0, #0
 8013e92:	d1a7      	bne.n	8013de4 <_strtod_l+0x564>
 8013e94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013e96:	9300      	str	r3, [sp, #0]
 8013e98:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013e9a:	9805      	ldr	r0, [sp, #20]
 8013e9c:	462b      	mov	r3, r5
 8013e9e:	464a      	mov	r2, r9
 8013ea0:	f7ff f8ce 	bl	8013040 <__s2b>
 8013ea4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8013ea6:	2800      	cmp	r0, #0
 8013ea8:	f43f af09 	beq.w	8013cbe <_strtod_l+0x43e>
 8013eac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013eae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013eb0:	2a00      	cmp	r2, #0
 8013eb2:	eba3 0308 	sub.w	r3, r3, r8
 8013eb6:	bfa8      	it	ge
 8013eb8:	2300      	movge	r3, #0
 8013eba:	9312      	str	r3, [sp, #72]	@ 0x48
 8013ebc:	2400      	movs	r4, #0
 8013ebe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013ec2:	9316      	str	r3, [sp, #88]	@ 0x58
 8013ec4:	46a0      	mov	r8, r4
 8013ec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013ec8:	9805      	ldr	r0, [sp, #20]
 8013eca:	6859      	ldr	r1, [r3, #4]
 8013ecc:	f7ff f810 	bl	8012ef0 <_Balloc>
 8013ed0:	4681      	mov	r9, r0
 8013ed2:	2800      	cmp	r0, #0
 8013ed4:	f43f aef7 	beq.w	8013cc6 <_strtod_l+0x446>
 8013ed8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013eda:	691a      	ldr	r2, [r3, #16]
 8013edc:	3202      	adds	r2, #2
 8013ede:	f103 010c 	add.w	r1, r3, #12
 8013ee2:	0092      	lsls	r2, r2, #2
 8013ee4:	300c      	adds	r0, #12
 8013ee6:	f7fe f896 	bl	8012016 <memcpy>
 8013eea:	ec4b ab10 	vmov	d0, sl, fp
 8013eee:	9805      	ldr	r0, [sp, #20]
 8013ef0:	aa1c      	add	r2, sp, #112	@ 0x70
 8013ef2:	a91b      	add	r1, sp, #108	@ 0x6c
 8013ef4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8013ef8:	f7ff fbd6 	bl	80136a8 <__d2b>
 8013efc:	901a      	str	r0, [sp, #104]	@ 0x68
 8013efe:	2800      	cmp	r0, #0
 8013f00:	f43f aee1 	beq.w	8013cc6 <_strtod_l+0x446>
 8013f04:	9805      	ldr	r0, [sp, #20]
 8013f06:	2101      	movs	r1, #1
 8013f08:	f7ff f930 	bl	801316c <__i2b>
 8013f0c:	4680      	mov	r8, r0
 8013f0e:	b948      	cbnz	r0, 8013f24 <_strtod_l+0x6a4>
 8013f10:	f04f 0800 	mov.w	r8, #0
 8013f14:	e6d7      	b.n	8013cc6 <_strtod_l+0x446>
 8013f16:	f04f 32ff 	mov.w	r2, #4294967295
 8013f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8013f1e:	ea03 0a0a 	and.w	sl, r3, sl
 8013f22:	e7af      	b.n	8013e84 <_strtod_l+0x604>
 8013f24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8013f26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013f28:	2d00      	cmp	r5, #0
 8013f2a:	bfab      	itete	ge
 8013f2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8013f2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013f30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8013f32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8013f34:	bfac      	ite	ge
 8013f36:	18ef      	addge	r7, r5, r3
 8013f38:	1b5e      	sublt	r6, r3, r5
 8013f3a:	9b08      	ldr	r3, [sp, #32]
 8013f3c:	1aed      	subs	r5, r5, r3
 8013f3e:	4415      	add	r5, r2
 8013f40:	4b65      	ldr	r3, [pc, #404]	@ (80140d8 <_strtod_l+0x858>)
 8013f42:	3d01      	subs	r5, #1
 8013f44:	429d      	cmp	r5, r3
 8013f46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013f4a:	da50      	bge.n	8013fee <_strtod_l+0x76e>
 8013f4c:	1b5b      	subs	r3, r3, r5
 8013f4e:	2b1f      	cmp	r3, #31
 8013f50:	eba2 0203 	sub.w	r2, r2, r3
 8013f54:	f04f 0101 	mov.w	r1, #1
 8013f58:	dc3d      	bgt.n	8013fd6 <_strtod_l+0x756>
 8013f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8013f5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013f60:	2300      	movs	r3, #0
 8013f62:	9310      	str	r3, [sp, #64]	@ 0x40
 8013f64:	18bd      	adds	r5, r7, r2
 8013f66:	9b08      	ldr	r3, [sp, #32]
 8013f68:	42af      	cmp	r7, r5
 8013f6a:	4416      	add	r6, r2
 8013f6c:	441e      	add	r6, r3
 8013f6e:	463b      	mov	r3, r7
 8013f70:	bfa8      	it	ge
 8013f72:	462b      	movge	r3, r5
 8013f74:	42b3      	cmp	r3, r6
 8013f76:	bfa8      	it	ge
 8013f78:	4633      	movge	r3, r6
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	bfc2      	ittt	gt
 8013f7e:	1aed      	subgt	r5, r5, r3
 8013f80:	1af6      	subgt	r6, r6, r3
 8013f82:	1aff      	subgt	r7, r7, r3
 8013f84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	dd16      	ble.n	8013fb8 <_strtod_l+0x738>
 8013f8a:	4641      	mov	r1, r8
 8013f8c:	9805      	ldr	r0, [sp, #20]
 8013f8e:	461a      	mov	r2, r3
 8013f90:	f7ff f9a4 	bl	80132dc <__pow5mult>
 8013f94:	4680      	mov	r8, r0
 8013f96:	2800      	cmp	r0, #0
 8013f98:	d0ba      	beq.n	8013f10 <_strtod_l+0x690>
 8013f9a:	4601      	mov	r1, r0
 8013f9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013f9e:	9805      	ldr	r0, [sp, #20]
 8013fa0:	f7ff f8fa 	bl	8013198 <__multiply>
 8013fa4:	900a      	str	r0, [sp, #40]	@ 0x28
 8013fa6:	2800      	cmp	r0, #0
 8013fa8:	f43f ae8d 	beq.w	8013cc6 <_strtod_l+0x446>
 8013fac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013fae:	9805      	ldr	r0, [sp, #20]
 8013fb0:	f7fe ffde 	bl	8012f70 <_Bfree>
 8013fb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013fb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8013fb8:	2d00      	cmp	r5, #0
 8013fba:	dc1d      	bgt.n	8013ff8 <_strtod_l+0x778>
 8013fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	dd23      	ble.n	801400a <_strtod_l+0x78a>
 8013fc2:	4649      	mov	r1, r9
 8013fc4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013fc6:	9805      	ldr	r0, [sp, #20]
 8013fc8:	f7ff f988 	bl	80132dc <__pow5mult>
 8013fcc:	4681      	mov	r9, r0
 8013fce:	b9e0      	cbnz	r0, 801400a <_strtod_l+0x78a>
 8013fd0:	f04f 0900 	mov.w	r9, #0
 8013fd4:	e677      	b.n	8013cc6 <_strtod_l+0x446>
 8013fd6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8013fda:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8013fde:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8013fe2:	35e2      	adds	r5, #226	@ 0xe2
 8013fe4:	fa01 f305 	lsl.w	r3, r1, r5
 8013fe8:	9310      	str	r3, [sp, #64]	@ 0x40
 8013fea:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013fec:	e7ba      	b.n	8013f64 <_strtod_l+0x6e4>
 8013fee:	2300      	movs	r3, #0
 8013ff0:	9310      	str	r3, [sp, #64]	@ 0x40
 8013ff2:	2301      	movs	r3, #1
 8013ff4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013ff6:	e7b5      	b.n	8013f64 <_strtod_l+0x6e4>
 8013ff8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013ffa:	9805      	ldr	r0, [sp, #20]
 8013ffc:	462a      	mov	r2, r5
 8013ffe:	f7ff f9c7 	bl	8013390 <__lshift>
 8014002:	901a      	str	r0, [sp, #104]	@ 0x68
 8014004:	2800      	cmp	r0, #0
 8014006:	d1d9      	bne.n	8013fbc <_strtod_l+0x73c>
 8014008:	e65d      	b.n	8013cc6 <_strtod_l+0x446>
 801400a:	2e00      	cmp	r6, #0
 801400c:	dd07      	ble.n	801401e <_strtod_l+0x79e>
 801400e:	4649      	mov	r1, r9
 8014010:	9805      	ldr	r0, [sp, #20]
 8014012:	4632      	mov	r2, r6
 8014014:	f7ff f9bc 	bl	8013390 <__lshift>
 8014018:	4681      	mov	r9, r0
 801401a:	2800      	cmp	r0, #0
 801401c:	d0d8      	beq.n	8013fd0 <_strtod_l+0x750>
 801401e:	2f00      	cmp	r7, #0
 8014020:	dd08      	ble.n	8014034 <_strtod_l+0x7b4>
 8014022:	4641      	mov	r1, r8
 8014024:	9805      	ldr	r0, [sp, #20]
 8014026:	463a      	mov	r2, r7
 8014028:	f7ff f9b2 	bl	8013390 <__lshift>
 801402c:	4680      	mov	r8, r0
 801402e:	2800      	cmp	r0, #0
 8014030:	f43f ae49 	beq.w	8013cc6 <_strtod_l+0x446>
 8014034:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014036:	9805      	ldr	r0, [sp, #20]
 8014038:	464a      	mov	r2, r9
 801403a:	f7ff fa31 	bl	80134a0 <__mdiff>
 801403e:	4604      	mov	r4, r0
 8014040:	2800      	cmp	r0, #0
 8014042:	f43f ae40 	beq.w	8013cc6 <_strtod_l+0x446>
 8014046:	68c3      	ldr	r3, [r0, #12]
 8014048:	930f      	str	r3, [sp, #60]	@ 0x3c
 801404a:	2300      	movs	r3, #0
 801404c:	60c3      	str	r3, [r0, #12]
 801404e:	4641      	mov	r1, r8
 8014050:	f7ff fa0a 	bl	8013468 <__mcmp>
 8014054:	2800      	cmp	r0, #0
 8014056:	da45      	bge.n	80140e4 <_strtod_l+0x864>
 8014058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801405a:	ea53 030a 	orrs.w	r3, r3, sl
 801405e:	d16b      	bne.n	8014138 <_strtod_l+0x8b8>
 8014060:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014064:	2b00      	cmp	r3, #0
 8014066:	d167      	bne.n	8014138 <_strtod_l+0x8b8>
 8014068:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801406c:	0d1b      	lsrs	r3, r3, #20
 801406e:	051b      	lsls	r3, r3, #20
 8014070:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014074:	d960      	bls.n	8014138 <_strtod_l+0x8b8>
 8014076:	6963      	ldr	r3, [r4, #20]
 8014078:	b913      	cbnz	r3, 8014080 <_strtod_l+0x800>
 801407a:	6923      	ldr	r3, [r4, #16]
 801407c:	2b01      	cmp	r3, #1
 801407e:	dd5b      	ble.n	8014138 <_strtod_l+0x8b8>
 8014080:	4621      	mov	r1, r4
 8014082:	2201      	movs	r2, #1
 8014084:	9805      	ldr	r0, [sp, #20]
 8014086:	f7ff f983 	bl	8013390 <__lshift>
 801408a:	4641      	mov	r1, r8
 801408c:	4604      	mov	r4, r0
 801408e:	f7ff f9eb 	bl	8013468 <__mcmp>
 8014092:	2800      	cmp	r0, #0
 8014094:	dd50      	ble.n	8014138 <_strtod_l+0x8b8>
 8014096:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801409a:	9a08      	ldr	r2, [sp, #32]
 801409c:	0d1b      	lsrs	r3, r3, #20
 801409e:	051b      	lsls	r3, r3, #20
 80140a0:	2a00      	cmp	r2, #0
 80140a2:	d06a      	beq.n	801417a <_strtod_l+0x8fa>
 80140a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80140a8:	d867      	bhi.n	801417a <_strtod_l+0x8fa>
 80140aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80140ae:	f67f ae9d 	bls.w	8013dec <_strtod_l+0x56c>
 80140b2:	4b0a      	ldr	r3, [pc, #40]	@ (80140dc <_strtod_l+0x85c>)
 80140b4:	4650      	mov	r0, sl
 80140b6:	4659      	mov	r1, fp
 80140b8:	2200      	movs	r2, #0
 80140ba:	f7ec fac5 	bl	8000648 <__aeabi_dmul>
 80140be:	4b08      	ldr	r3, [pc, #32]	@ (80140e0 <_strtod_l+0x860>)
 80140c0:	400b      	ands	r3, r1
 80140c2:	4682      	mov	sl, r0
 80140c4:	468b      	mov	fp, r1
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	f47f ae08 	bne.w	8013cdc <_strtod_l+0x45c>
 80140cc:	9a05      	ldr	r2, [sp, #20]
 80140ce:	2322      	movs	r3, #34	@ 0x22
 80140d0:	6013      	str	r3, [r2, #0]
 80140d2:	e603      	b.n	8013cdc <_strtod_l+0x45c>
 80140d4:	08015d00 	.word	0x08015d00
 80140d8:	fffffc02 	.word	0xfffffc02
 80140dc:	39500000 	.word	0x39500000
 80140e0:	7ff00000 	.word	0x7ff00000
 80140e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80140e8:	d165      	bne.n	80141b6 <_strtod_l+0x936>
 80140ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80140ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80140f0:	b35a      	cbz	r2, 801414a <_strtod_l+0x8ca>
 80140f2:	4a9f      	ldr	r2, [pc, #636]	@ (8014370 <_strtod_l+0xaf0>)
 80140f4:	4293      	cmp	r3, r2
 80140f6:	d12b      	bne.n	8014150 <_strtod_l+0x8d0>
 80140f8:	9b08      	ldr	r3, [sp, #32]
 80140fa:	4651      	mov	r1, sl
 80140fc:	b303      	cbz	r3, 8014140 <_strtod_l+0x8c0>
 80140fe:	4b9d      	ldr	r3, [pc, #628]	@ (8014374 <_strtod_l+0xaf4>)
 8014100:	465a      	mov	r2, fp
 8014102:	4013      	ands	r3, r2
 8014104:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014108:	f04f 32ff 	mov.w	r2, #4294967295
 801410c:	d81b      	bhi.n	8014146 <_strtod_l+0x8c6>
 801410e:	0d1b      	lsrs	r3, r3, #20
 8014110:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014114:	fa02 f303 	lsl.w	r3, r2, r3
 8014118:	4299      	cmp	r1, r3
 801411a:	d119      	bne.n	8014150 <_strtod_l+0x8d0>
 801411c:	4b96      	ldr	r3, [pc, #600]	@ (8014378 <_strtod_l+0xaf8>)
 801411e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014120:	429a      	cmp	r2, r3
 8014122:	d102      	bne.n	801412a <_strtod_l+0x8aa>
 8014124:	3101      	adds	r1, #1
 8014126:	f43f adce 	beq.w	8013cc6 <_strtod_l+0x446>
 801412a:	4b92      	ldr	r3, [pc, #584]	@ (8014374 <_strtod_l+0xaf4>)
 801412c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801412e:	401a      	ands	r2, r3
 8014130:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8014134:	f04f 0a00 	mov.w	sl, #0
 8014138:	9b08      	ldr	r3, [sp, #32]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d1b9      	bne.n	80140b2 <_strtod_l+0x832>
 801413e:	e5cd      	b.n	8013cdc <_strtod_l+0x45c>
 8014140:	f04f 33ff 	mov.w	r3, #4294967295
 8014144:	e7e8      	b.n	8014118 <_strtod_l+0x898>
 8014146:	4613      	mov	r3, r2
 8014148:	e7e6      	b.n	8014118 <_strtod_l+0x898>
 801414a:	ea53 030a 	orrs.w	r3, r3, sl
 801414e:	d0a2      	beq.n	8014096 <_strtod_l+0x816>
 8014150:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014152:	b1db      	cbz	r3, 801418c <_strtod_l+0x90c>
 8014154:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014156:	4213      	tst	r3, r2
 8014158:	d0ee      	beq.n	8014138 <_strtod_l+0x8b8>
 801415a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801415c:	9a08      	ldr	r2, [sp, #32]
 801415e:	4650      	mov	r0, sl
 8014160:	4659      	mov	r1, fp
 8014162:	b1bb      	cbz	r3, 8014194 <_strtod_l+0x914>
 8014164:	f7ff fb6e 	bl	8013844 <sulp>
 8014168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801416c:	ec53 2b10 	vmov	r2, r3, d0
 8014170:	f7ec f8b4 	bl	80002dc <__adddf3>
 8014174:	4682      	mov	sl, r0
 8014176:	468b      	mov	fp, r1
 8014178:	e7de      	b.n	8014138 <_strtod_l+0x8b8>
 801417a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801417e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014182:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014186:	f04f 3aff 	mov.w	sl, #4294967295
 801418a:	e7d5      	b.n	8014138 <_strtod_l+0x8b8>
 801418c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801418e:	ea13 0f0a 	tst.w	r3, sl
 8014192:	e7e1      	b.n	8014158 <_strtod_l+0x8d8>
 8014194:	f7ff fb56 	bl	8013844 <sulp>
 8014198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801419c:	ec53 2b10 	vmov	r2, r3, d0
 80141a0:	f7ec f89a 	bl	80002d8 <__aeabi_dsub>
 80141a4:	2200      	movs	r2, #0
 80141a6:	2300      	movs	r3, #0
 80141a8:	4682      	mov	sl, r0
 80141aa:	468b      	mov	fp, r1
 80141ac:	f7ec fcb4 	bl	8000b18 <__aeabi_dcmpeq>
 80141b0:	2800      	cmp	r0, #0
 80141b2:	d0c1      	beq.n	8014138 <_strtod_l+0x8b8>
 80141b4:	e61a      	b.n	8013dec <_strtod_l+0x56c>
 80141b6:	4641      	mov	r1, r8
 80141b8:	4620      	mov	r0, r4
 80141ba:	f7ff facd 	bl	8013758 <__ratio>
 80141be:	ec57 6b10 	vmov	r6, r7, d0
 80141c2:	2200      	movs	r2, #0
 80141c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80141c8:	4630      	mov	r0, r6
 80141ca:	4639      	mov	r1, r7
 80141cc:	f7ec fcb8 	bl	8000b40 <__aeabi_dcmple>
 80141d0:	2800      	cmp	r0, #0
 80141d2:	d06f      	beq.n	80142b4 <_strtod_l+0xa34>
 80141d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d17a      	bne.n	80142d0 <_strtod_l+0xa50>
 80141da:	f1ba 0f00 	cmp.w	sl, #0
 80141de:	d158      	bne.n	8014292 <_strtod_l+0xa12>
 80141e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d15a      	bne.n	80142a0 <_strtod_l+0xa20>
 80141ea:	4b64      	ldr	r3, [pc, #400]	@ (801437c <_strtod_l+0xafc>)
 80141ec:	2200      	movs	r2, #0
 80141ee:	4630      	mov	r0, r6
 80141f0:	4639      	mov	r1, r7
 80141f2:	f7ec fc9b 	bl	8000b2c <__aeabi_dcmplt>
 80141f6:	2800      	cmp	r0, #0
 80141f8:	d159      	bne.n	80142ae <_strtod_l+0xa2e>
 80141fa:	4630      	mov	r0, r6
 80141fc:	4639      	mov	r1, r7
 80141fe:	4b60      	ldr	r3, [pc, #384]	@ (8014380 <_strtod_l+0xb00>)
 8014200:	2200      	movs	r2, #0
 8014202:	f7ec fa21 	bl	8000648 <__aeabi_dmul>
 8014206:	4606      	mov	r6, r0
 8014208:	460f      	mov	r7, r1
 801420a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801420e:	9606      	str	r6, [sp, #24]
 8014210:	9307      	str	r3, [sp, #28]
 8014212:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014216:	4d57      	ldr	r5, [pc, #348]	@ (8014374 <_strtod_l+0xaf4>)
 8014218:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801421c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801421e:	401d      	ands	r5, r3
 8014220:	4b58      	ldr	r3, [pc, #352]	@ (8014384 <_strtod_l+0xb04>)
 8014222:	429d      	cmp	r5, r3
 8014224:	f040 80b2 	bne.w	801438c <_strtod_l+0xb0c>
 8014228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801422a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801422e:	ec4b ab10 	vmov	d0, sl, fp
 8014232:	f7ff f9c9 	bl	80135c8 <__ulp>
 8014236:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801423a:	ec51 0b10 	vmov	r0, r1, d0
 801423e:	f7ec fa03 	bl	8000648 <__aeabi_dmul>
 8014242:	4652      	mov	r2, sl
 8014244:	465b      	mov	r3, fp
 8014246:	f7ec f849 	bl	80002dc <__adddf3>
 801424a:	460b      	mov	r3, r1
 801424c:	4949      	ldr	r1, [pc, #292]	@ (8014374 <_strtod_l+0xaf4>)
 801424e:	4a4e      	ldr	r2, [pc, #312]	@ (8014388 <_strtod_l+0xb08>)
 8014250:	4019      	ands	r1, r3
 8014252:	4291      	cmp	r1, r2
 8014254:	4682      	mov	sl, r0
 8014256:	d942      	bls.n	80142de <_strtod_l+0xa5e>
 8014258:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801425a:	4b47      	ldr	r3, [pc, #284]	@ (8014378 <_strtod_l+0xaf8>)
 801425c:	429a      	cmp	r2, r3
 801425e:	d103      	bne.n	8014268 <_strtod_l+0x9e8>
 8014260:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014262:	3301      	adds	r3, #1
 8014264:	f43f ad2f 	beq.w	8013cc6 <_strtod_l+0x446>
 8014268:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014378 <_strtod_l+0xaf8>
 801426c:	f04f 3aff 	mov.w	sl, #4294967295
 8014270:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014272:	9805      	ldr	r0, [sp, #20]
 8014274:	f7fe fe7c 	bl	8012f70 <_Bfree>
 8014278:	9805      	ldr	r0, [sp, #20]
 801427a:	4649      	mov	r1, r9
 801427c:	f7fe fe78 	bl	8012f70 <_Bfree>
 8014280:	9805      	ldr	r0, [sp, #20]
 8014282:	4641      	mov	r1, r8
 8014284:	f7fe fe74 	bl	8012f70 <_Bfree>
 8014288:	9805      	ldr	r0, [sp, #20]
 801428a:	4621      	mov	r1, r4
 801428c:	f7fe fe70 	bl	8012f70 <_Bfree>
 8014290:	e619      	b.n	8013ec6 <_strtod_l+0x646>
 8014292:	f1ba 0f01 	cmp.w	sl, #1
 8014296:	d103      	bne.n	80142a0 <_strtod_l+0xa20>
 8014298:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801429a:	2b00      	cmp	r3, #0
 801429c:	f43f ada6 	beq.w	8013dec <_strtod_l+0x56c>
 80142a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014350 <_strtod_l+0xad0>
 80142a4:	4f35      	ldr	r7, [pc, #212]	@ (801437c <_strtod_l+0xafc>)
 80142a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80142aa:	2600      	movs	r6, #0
 80142ac:	e7b1      	b.n	8014212 <_strtod_l+0x992>
 80142ae:	4f34      	ldr	r7, [pc, #208]	@ (8014380 <_strtod_l+0xb00>)
 80142b0:	2600      	movs	r6, #0
 80142b2:	e7aa      	b.n	801420a <_strtod_l+0x98a>
 80142b4:	4b32      	ldr	r3, [pc, #200]	@ (8014380 <_strtod_l+0xb00>)
 80142b6:	4630      	mov	r0, r6
 80142b8:	4639      	mov	r1, r7
 80142ba:	2200      	movs	r2, #0
 80142bc:	f7ec f9c4 	bl	8000648 <__aeabi_dmul>
 80142c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80142c2:	4606      	mov	r6, r0
 80142c4:	460f      	mov	r7, r1
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d09f      	beq.n	801420a <_strtod_l+0x98a>
 80142ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80142ce:	e7a0      	b.n	8014212 <_strtod_l+0x992>
 80142d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014358 <_strtod_l+0xad8>
 80142d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80142d8:	ec57 6b17 	vmov	r6, r7, d7
 80142dc:	e799      	b.n	8014212 <_strtod_l+0x992>
 80142de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80142e2:	9b08      	ldr	r3, [sp, #32]
 80142e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d1c1      	bne.n	8014270 <_strtod_l+0x9f0>
 80142ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80142f0:	0d1b      	lsrs	r3, r3, #20
 80142f2:	051b      	lsls	r3, r3, #20
 80142f4:	429d      	cmp	r5, r3
 80142f6:	d1bb      	bne.n	8014270 <_strtod_l+0x9f0>
 80142f8:	4630      	mov	r0, r6
 80142fa:	4639      	mov	r1, r7
 80142fc:	f7ec fd04 	bl	8000d08 <__aeabi_d2lz>
 8014300:	f7ec f974 	bl	80005ec <__aeabi_l2d>
 8014304:	4602      	mov	r2, r0
 8014306:	460b      	mov	r3, r1
 8014308:	4630      	mov	r0, r6
 801430a:	4639      	mov	r1, r7
 801430c:	f7eb ffe4 	bl	80002d8 <__aeabi_dsub>
 8014310:	460b      	mov	r3, r1
 8014312:	4602      	mov	r2, r0
 8014314:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014318:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801431c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801431e:	ea46 060a 	orr.w	r6, r6, sl
 8014322:	431e      	orrs	r6, r3
 8014324:	d06f      	beq.n	8014406 <_strtod_l+0xb86>
 8014326:	a30e      	add	r3, pc, #56	@ (adr r3, 8014360 <_strtod_l+0xae0>)
 8014328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801432c:	f7ec fbfe 	bl	8000b2c <__aeabi_dcmplt>
 8014330:	2800      	cmp	r0, #0
 8014332:	f47f acd3 	bne.w	8013cdc <_strtod_l+0x45c>
 8014336:	a30c      	add	r3, pc, #48	@ (adr r3, 8014368 <_strtod_l+0xae8>)
 8014338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801433c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014340:	f7ec fc12 	bl	8000b68 <__aeabi_dcmpgt>
 8014344:	2800      	cmp	r0, #0
 8014346:	d093      	beq.n	8014270 <_strtod_l+0x9f0>
 8014348:	e4c8      	b.n	8013cdc <_strtod_l+0x45c>
 801434a:	bf00      	nop
 801434c:	f3af 8000 	nop.w
 8014350:	00000000 	.word	0x00000000
 8014354:	bff00000 	.word	0xbff00000
 8014358:	00000000 	.word	0x00000000
 801435c:	3ff00000 	.word	0x3ff00000
 8014360:	94a03595 	.word	0x94a03595
 8014364:	3fdfffff 	.word	0x3fdfffff
 8014368:	35afe535 	.word	0x35afe535
 801436c:	3fe00000 	.word	0x3fe00000
 8014370:	000fffff 	.word	0x000fffff
 8014374:	7ff00000 	.word	0x7ff00000
 8014378:	7fefffff 	.word	0x7fefffff
 801437c:	3ff00000 	.word	0x3ff00000
 8014380:	3fe00000 	.word	0x3fe00000
 8014384:	7fe00000 	.word	0x7fe00000
 8014388:	7c9fffff 	.word	0x7c9fffff
 801438c:	9b08      	ldr	r3, [sp, #32]
 801438e:	b323      	cbz	r3, 80143da <_strtod_l+0xb5a>
 8014390:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8014394:	d821      	bhi.n	80143da <_strtod_l+0xb5a>
 8014396:	a328      	add	r3, pc, #160	@ (adr r3, 8014438 <_strtod_l+0xbb8>)
 8014398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801439c:	4630      	mov	r0, r6
 801439e:	4639      	mov	r1, r7
 80143a0:	f7ec fbce 	bl	8000b40 <__aeabi_dcmple>
 80143a4:	b1a0      	cbz	r0, 80143d0 <_strtod_l+0xb50>
 80143a6:	4639      	mov	r1, r7
 80143a8:	4630      	mov	r0, r6
 80143aa:	f7ec fc25 	bl	8000bf8 <__aeabi_d2uiz>
 80143ae:	2801      	cmp	r0, #1
 80143b0:	bf38      	it	cc
 80143b2:	2001      	movcc	r0, #1
 80143b4:	f7ec f8ce 	bl	8000554 <__aeabi_ui2d>
 80143b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80143ba:	4606      	mov	r6, r0
 80143bc:	460f      	mov	r7, r1
 80143be:	b9fb      	cbnz	r3, 8014400 <_strtod_l+0xb80>
 80143c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80143c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80143c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80143c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80143cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80143d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80143d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80143d6:	1b5b      	subs	r3, r3, r5
 80143d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80143da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80143de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80143e2:	f7ff f8f1 	bl	80135c8 <__ulp>
 80143e6:	4650      	mov	r0, sl
 80143e8:	ec53 2b10 	vmov	r2, r3, d0
 80143ec:	4659      	mov	r1, fp
 80143ee:	f7ec f92b 	bl	8000648 <__aeabi_dmul>
 80143f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80143f6:	f7eb ff71 	bl	80002dc <__adddf3>
 80143fa:	4682      	mov	sl, r0
 80143fc:	468b      	mov	fp, r1
 80143fe:	e770      	b.n	80142e2 <_strtod_l+0xa62>
 8014400:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014404:	e7e0      	b.n	80143c8 <_strtod_l+0xb48>
 8014406:	a30e      	add	r3, pc, #56	@ (adr r3, 8014440 <_strtod_l+0xbc0>)
 8014408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801440c:	f7ec fb8e 	bl	8000b2c <__aeabi_dcmplt>
 8014410:	e798      	b.n	8014344 <_strtod_l+0xac4>
 8014412:	2300      	movs	r3, #0
 8014414:	930e      	str	r3, [sp, #56]	@ 0x38
 8014416:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014418:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801441a:	6013      	str	r3, [r2, #0]
 801441c:	f7ff ba6d 	b.w	80138fa <_strtod_l+0x7a>
 8014420:	2a65      	cmp	r2, #101	@ 0x65
 8014422:	f43f ab68 	beq.w	8013af6 <_strtod_l+0x276>
 8014426:	2a45      	cmp	r2, #69	@ 0x45
 8014428:	f43f ab65 	beq.w	8013af6 <_strtod_l+0x276>
 801442c:	2301      	movs	r3, #1
 801442e:	f7ff bba0 	b.w	8013b72 <_strtod_l+0x2f2>
 8014432:	bf00      	nop
 8014434:	f3af 8000 	nop.w
 8014438:	ffc00000 	.word	0xffc00000
 801443c:	41dfffff 	.word	0x41dfffff
 8014440:	94a03595 	.word	0x94a03595
 8014444:	3fcfffff 	.word	0x3fcfffff

08014448 <_strtod_r>:
 8014448:	4b01      	ldr	r3, [pc, #4]	@ (8014450 <_strtod_r+0x8>)
 801444a:	f7ff ba19 	b.w	8013880 <_strtod_l>
 801444e:	bf00      	nop
 8014450:	2000008c 	.word	0x2000008c

08014454 <_strtol_l.isra.0>:
 8014454:	2b24      	cmp	r3, #36	@ 0x24
 8014456:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801445a:	4686      	mov	lr, r0
 801445c:	4690      	mov	r8, r2
 801445e:	d801      	bhi.n	8014464 <_strtol_l.isra.0+0x10>
 8014460:	2b01      	cmp	r3, #1
 8014462:	d106      	bne.n	8014472 <_strtol_l.isra.0+0x1e>
 8014464:	f7fd fdaa 	bl	8011fbc <__errno>
 8014468:	2316      	movs	r3, #22
 801446a:	6003      	str	r3, [r0, #0]
 801446c:	2000      	movs	r0, #0
 801446e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014472:	4834      	ldr	r0, [pc, #208]	@ (8014544 <_strtol_l.isra.0+0xf0>)
 8014474:	460d      	mov	r5, r1
 8014476:	462a      	mov	r2, r5
 8014478:	f815 4b01 	ldrb.w	r4, [r5], #1
 801447c:	5d06      	ldrb	r6, [r0, r4]
 801447e:	f016 0608 	ands.w	r6, r6, #8
 8014482:	d1f8      	bne.n	8014476 <_strtol_l.isra.0+0x22>
 8014484:	2c2d      	cmp	r4, #45	@ 0x2d
 8014486:	d110      	bne.n	80144aa <_strtol_l.isra.0+0x56>
 8014488:	782c      	ldrb	r4, [r5, #0]
 801448a:	2601      	movs	r6, #1
 801448c:	1c95      	adds	r5, r2, #2
 801448e:	f033 0210 	bics.w	r2, r3, #16
 8014492:	d115      	bne.n	80144c0 <_strtol_l.isra.0+0x6c>
 8014494:	2c30      	cmp	r4, #48	@ 0x30
 8014496:	d10d      	bne.n	80144b4 <_strtol_l.isra.0+0x60>
 8014498:	782a      	ldrb	r2, [r5, #0]
 801449a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801449e:	2a58      	cmp	r2, #88	@ 0x58
 80144a0:	d108      	bne.n	80144b4 <_strtol_l.isra.0+0x60>
 80144a2:	786c      	ldrb	r4, [r5, #1]
 80144a4:	3502      	adds	r5, #2
 80144a6:	2310      	movs	r3, #16
 80144a8:	e00a      	b.n	80144c0 <_strtol_l.isra.0+0x6c>
 80144aa:	2c2b      	cmp	r4, #43	@ 0x2b
 80144ac:	bf04      	itt	eq
 80144ae:	782c      	ldrbeq	r4, [r5, #0]
 80144b0:	1c95      	addeq	r5, r2, #2
 80144b2:	e7ec      	b.n	801448e <_strtol_l.isra.0+0x3a>
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	d1f6      	bne.n	80144a6 <_strtol_l.isra.0+0x52>
 80144b8:	2c30      	cmp	r4, #48	@ 0x30
 80144ba:	bf14      	ite	ne
 80144bc:	230a      	movne	r3, #10
 80144be:	2308      	moveq	r3, #8
 80144c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80144c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80144c8:	2200      	movs	r2, #0
 80144ca:	fbbc f9f3 	udiv	r9, ip, r3
 80144ce:	4610      	mov	r0, r2
 80144d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80144d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80144d8:	2f09      	cmp	r7, #9
 80144da:	d80f      	bhi.n	80144fc <_strtol_l.isra.0+0xa8>
 80144dc:	463c      	mov	r4, r7
 80144de:	42a3      	cmp	r3, r4
 80144e0:	dd1b      	ble.n	801451a <_strtol_l.isra.0+0xc6>
 80144e2:	1c57      	adds	r7, r2, #1
 80144e4:	d007      	beq.n	80144f6 <_strtol_l.isra.0+0xa2>
 80144e6:	4581      	cmp	r9, r0
 80144e8:	d314      	bcc.n	8014514 <_strtol_l.isra.0+0xc0>
 80144ea:	d101      	bne.n	80144f0 <_strtol_l.isra.0+0x9c>
 80144ec:	45a2      	cmp	sl, r4
 80144ee:	db11      	blt.n	8014514 <_strtol_l.isra.0+0xc0>
 80144f0:	fb00 4003 	mla	r0, r0, r3, r4
 80144f4:	2201      	movs	r2, #1
 80144f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80144fa:	e7eb      	b.n	80144d4 <_strtol_l.isra.0+0x80>
 80144fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014500:	2f19      	cmp	r7, #25
 8014502:	d801      	bhi.n	8014508 <_strtol_l.isra.0+0xb4>
 8014504:	3c37      	subs	r4, #55	@ 0x37
 8014506:	e7ea      	b.n	80144de <_strtol_l.isra.0+0x8a>
 8014508:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801450c:	2f19      	cmp	r7, #25
 801450e:	d804      	bhi.n	801451a <_strtol_l.isra.0+0xc6>
 8014510:	3c57      	subs	r4, #87	@ 0x57
 8014512:	e7e4      	b.n	80144de <_strtol_l.isra.0+0x8a>
 8014514:	f04f 32ff 	mov.w	r2, #4294967295
 8014518:	e7ed      	b.n	80144f6 <_strtol_l.isra.0+0xa2>
 801451a:	1c53      	adds	r3, r2, #1
 801451c:	d108      	bne.n	8014530 <_strtol_l.isra.0+0xdc>
 801451e:	2322      	movs	r3, #34	@ 0x22
 8014520:	f8ce 3000 	str.w	r3, [lr]
 8014524:	4660      	mov	r0, ip
 8014526:	f1b8 0f00 	cmp.w	r8, #0
 801452a:	d0a0      	beq.n	801446e <_strtol_l.isra.0+0x1a>
 801452c:	1e69      	subs	r1, r5, #1
 801452e:	e006      	b.n	801453e <_strtol_l.isra.0+0xea>
 8014530:	b106      	cbz	r6, 8014534 <_strtol_l.isra.0+0xe0>
 8014532:	4240      	negs	r0, r0
 8014534:	f1b8 0f00 	cmp.w	r8, #0
 8014538:	d099      	beq.n	801446e <_strtol_l.isra.0+0x1a>
 801453a:	2a00      	cmp	r2, #0
 801453c:	d1f6      	bne.n	801452c <_strtol_l.isra.0+0xd8>
 801453e:	f8c8 1000 	str.w	r1, [r8]
 8014542:	e794      	b.n	801446e <_strtol_l.isra.0+0x1a>
 8014544:	08015d29 	.word	0x08015d29

08014548 <_strtol_r>:
 8014548:	f7ff bf84 	b.w	8014454 <_strtol_l.isra.0>

0801454c <__ssputs_r>:
 801454c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014550:	688e      	ldr	r6, [r1, #8]
 8014552:	461f      	mov	r7, r3
 8014554:	42be      	cmp	r6, r7
 8014556:	680b      	ldr	r3, [r1, #0]
 8014558:	4682      	mov	sl, r0
 801455a:	460c      	mov	r4, r1
 801455c:	4690      	mov	r8, r2
 801455e:	d82d      	bhi.n	80145bc <__ssputs_r+0x70>
 8014560:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014564:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014568:	d026      	beq.n	80145b8 <__ssputs_r+0x6c>
 801456a:	6965      	ldr	r5, [r4, #20]
 801456c:	6909      	ldr	r1, [r1, #16]
 801456e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014572:	eba3 0901 	sub.w	r9, r3, r1
 8014576:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801457a:	1c7b      	adds	r3, r7, #1
 801457c:	444b      	add	r3, r9
 801457e:	106d      	asrs	r5, r5, #1
 8014580:	429d      	cmp	r5, r3
 8014582:	bf38      	it	cc
 8014584:	461d      	movcc	r5, r3
 8014586:	0553      	lsls	r3, r2, #21
 8014588:	d527      	bpl.n	80145da <__ssputs_r+0x8e>
 801458a:	4629      	mov	r1, r5
 801458c:	f7fe fc24 	bl	8012dd8 <_malloc_r>
 8014590:	4606      	mov	r6, r0
 8014592:	b360      	cbz	r0, 80145ee <__ssputs_r+0xa2>
 8014594:	6921      	ldr	r1, [r4, #16]
 8014596:	464a      	mov	r2, r9
 8014598:	f7fd fd3d 	bl	8012016 <memcpy>
 801459c:	89a3      	ldrh	r3, [r4, #12]
 801459e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80145a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80145a6:	81a3      	strh	r3, [r4, #12]
 80145a8:	6126      	str	r6, [r4, #16]
 80145aa:	6165      	str	r5, [r4, #20]
 80145ac:	444e      	add	r6, r9
 80145ae:	eba5 0509 	sub.w	r5, r5, r9
 80145b2:	6026      	str	r6, [r4, #0]
 80145b4:	60a5      	str	r5, [r4, #8]
 80145b6:	463e      	mov	r6, r7
 80145b8:	42be      	cmp	r6, r7
 80145ba:	d900      	bls.n	80145be <__ssputs_r+0x72>
 80145bc:	463e      	mov	r6, r7
 80145be:	6820      	ldr	r0, [r4, #0]
 80145c0:	4632      	mov	r2, r6
 80145c2:	4641      	mov	r1, r8
 80145c4:	f000 f9c6 	bl	8014954 <memmove>
 80145c8:	68a3      	ldr	r3, [r4, #8]
 80145ca:	1b9b      	subs	r3, r3, r6
 80145cc:	60a3      	str	r3, [r4, #8]
 80145ce:	6823      	ldr	r3, [r4, #0]
 80145d0:	4433      	add	r3, r6
 80145d2:	6023      	str	r3, [r4, #0]
 80145d4:	2000      	movs	r0, #0
 80145d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145da:	462a      	mov	r2, r5
 80145dc:	f000 fd7d 	bl	80150da <_realloc_r>
 80145e0:	4606      	mov	r6, r0
 80145e2:	2800      	cmp	r0, #0
 80145e4:	d1e0      	bne.n	80145a8 <__ssputs_r+0x5c>
 80145e6:	6921      	ldr	r1, [r4, #16]
 80145e8:	4650      	mov	r0, sl
 80145ea:	f7fe fb81 	bl	8012cf0 <_free_r>
 80145ee:	230c      	movs	r3, #12
 80145f0:	f8ca 3000 	str.w	r3, [sl]
 80145f4:	89a3      	ldrh	r3, [r4, #12]
 80145f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145fa:	81a3      	strh	r3, [r4, #12]
 80145fc:	f04f 30ff 	mov.w	r0, #4294967295
 8014600:	e7e9      	b.n	80145d6 <__ssputs_r+0x8a>
	...

08014604 <_svfiprintf_r>:
 8014604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014608:	4698      	mov	r8, r3
 801460a:	898b      	ldrh	r3, [r1, #12]
 801460c:	061b      	lsls	r3, r3, #24
 801460e:	b09d      	sub	sp, #116	@ 0x74
 8014610:	4607      	mov	r7, r0
 8014612:	460d      	mov	r5, r1
 8014614:	4614      	mov	r4, r2
 8014616:	d510      	bpl.n	801463a <_svfiprintf_r+0x36>
 8014618:	690b      	ldr	r3, [r1, #16]
 801461a:	b973      	cbnz	r3, 801463a <_svfiprintf_r+0x36>
 801461c:	2140      	movs	r1, #64	@ 0x40
 801461e:	f7fe fbdb 	bl	8012dd8 <_malloc_r>
 8014622:	6028      	str	r0, [r5, #0]
 8014624:	6128      	str	r0, [r5, #16]
 8014626:	b930      	cbnz	r0, 8014636 <_svfiprintf_r+0x32>
 8014628:	230c      	movs	r3, #12
 801462a:	603b      	str	r3, [r7, #0]
 801462c:	f04f 30ff 	mov.w	r0, #4294967295
 8014630:	b01d      	add	sp, #116	@ 0x74
 8014632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014636:	2340      	movs	r3, #64	@ 0x40
 8014638:	616b      	str	r3, [r5, #20]
 801463a:	2300      	movs	r3, #0
 801463c:	9309      	str	r3, [sp, #36]	@ 0x24
 801463e:	2320      	movs	r3, #32
 8014640:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014644:	f8cd 800c 	str.w	r8, [sp, #12]
 8014648:	2330      	movs	r3, #48	@ 0x30
 801464a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80147e8 <_svfiprintf_r+0x1e4>
 801464e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014652:	f04f 0901 	mov.w	r9, #1
 8014656:	4623      	mov	r3, r4
 8014658:	469a      	mov	sl, r3
 801465a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801465e:	b10a      	cbz	r2, 8014664 <_svfiprintf_r+0x60>
 8014660:	2a25      	cmp	r2, #37	@ 0x25
 8014662:	d1f9      	bne.n	8014658 <_svfiprintf_r+0x54>
 8014664:	ebba 0b04 	subs.w	fp, sl, r4
 8014668:	d00b      	beq.n	8014682 <_svfiprintf_r+0x7e>
 801466a:	465b      	mov	r3, fp
 801466c:	4622      	mov	r2, r4
 801466e:	4629      	mov	r1, r5
 8014670:	4638      	mov	r0, r7
 8014672:	f7ff ff6b 	bl	801454c <__ssputs_r>
 8014676:	3001      	adds	r0, #1
 8014678:	f000 80a7 	beq.w	80147ca <_svfiprintf_r+0x1c6>
 801467c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801467e:	445a      	add	r2, fp
 8014680:	9209      	str	r2, [sp, #36]	@ 0x24
 8014682:	f89a 3000 	ldrb.w	r3, [sl]
 8014686:	2b00      	cmp	r3, #0
 8014688:	f000 809f 	beq.w	80147ca <_svfiprintf_r+0x1c6>
 801468c:	2300      	movs	r3, #0
 801468e:	f04f 32ff 	mov.w	r2, #4294967295
 8014692:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014696:	f10a 0a01 	add.w	sl, sl, #1
 801469a:	9304      	str	r3, [sp, #16]
 801469c:	9307      	str	r3, [sp, #28]
 801469e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80146a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80146a4:	4654      	mov	r4, sl
 80146a6:	2205      	movs	r2, #5
 80146a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146ac:	484e      	ldr	r0, [pc, #312]	@ (80147e8 <_svfiprintf_r+0x1e4>)
 80146ae:	f7eb fdb7 	bl	8000220 <memchr>
 80146b2:	9a04      	ldr	r2, [sp, #16]
 80146b4:	b9d8      	cbnz	r0, 80146ee <_svfiprintf_r+0xea>
 80146b6:	06d0      	lsls	r0, r2, #27
 80146b8:	bf44      	itt	mi
 80146ba:	2320      	movmi	r3, #32
 80146bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80146c0:	0711      	lsls	r1, r2, #28
 80146c2:	bf44      	itt	mi
 80146c4:	232b      	movmi	r3, #43	@ 0x2b
 80146c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80146ca:	f89a 3000 	ldrb.w	r3, [sl]
 80146ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80146d0:	d015      	beq.n	80146fe <_svfiprintf_r+0xfa>
 80146d2:	9a07      	ldr	r2, [sp, #28]
 80146d4:	4654      	mov	r4, sl
 80146d6:	2000      	movs	r0, #0
 80146d8:	f04f 0c0a 	mov.w	ip, #10
 80146dc:	4621      	mov	r1, r4
 80146de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80146e2:	3b30      	subs	r3, #48	@ 0x30
 80146e4:	2b09      	cmp	r3, #9
 80146e6:	d94b      	bls.n	8014780 <_svfiprintf_r+0x17c>
 80146e8:	b1b0      	cbz	r0, 8014718 <_svfiprintf_r+0x114>
 80146ea:	9207      	str	r2, [sp, #28]
 80146ec:	e014      	b.n	8014718 <_svfiprintf_r+0x114>
 80146ee:	eba0 0308 	sub.w	r3, r0, r8
 80146f2:	fa09 f303 	lsl.w	r3, r9, r3
 80146f6:	4313      	orrs	r3, r2
 80146f8:	9304      	str	r3, [sp, #16]
 80146fa:	46a2      	mov	sl, r4
 80146fc:	e7d2      	b.n	80146a4 <_svfiprintf_r+0xa0>
 80146fe:	9b03      	ldr	r3, [sp, #12]
 8014700:	1d19      	adds	r1, r3, #4
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	9103      	str	r1, [sp, #12]
 8014706:	2b00      	cmp	r3, #0
 8014708:	bfbb      	ittet	lt
 801470a:	425b      	neglt	r3, r3
 801470c:	f042 0202 	orrlt.w	r2, r2, #2
 8014710:	9307      	strge	r3, [sp, #28]
 8014712:	9307      	strlt	r3, [sp, #28]
 8014714:	bfb8      	it	lt
 8014716:	9204      	strlt	r2, [sp, #16]
 8014718:	7823      	ldrb	r3, [r4, #0]
 801471a:	2b2e      	cmp	r3, #46	@ 0x2e
 801471c:	d10a      	bne.n	8014734 <_svfiprintf_r+0x130>
 801471e:	7863      	ldrb	r3, [r4, #1]
 8014720:	2b2a      	cmp	r3, #42	@ 0x2a
 8014722:	d132      	bne.n	801478a <_svfiprintf_r+0x186>
 8014724:	9b03      	ldr	r3, [sp, #12]
 8014726:	1d1a      	adds	r2, r3, #4
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	9203      	str	r2, [sp, #12]
 801472c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014730:	3402      	adds	r4, #2
 8014732:	9305      	str	r3, [sp, #20]
 8014734:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80147f8 <_svfiprintf_r+0x1f4>
 8014738:	7821      	ldrb	r1, [r4, #0]
 801473a:	2203      	movs	r2, #3
 801473c:	4650      	mov	r0, sl
 801473e:	f7eb fd6f 	bl	8000220 <memchr>
 8014742:	b138      	cbz	r0, 8014754 <_svfiprintf_r+0x150>
 8014744:	9b04      	ldr	r3, [sp, #16]
 8014746:	eba0 000a 	sub.w	r0, r0, sl
 801474a:	2240      	movs	r2, #64	@ 0x40
 801474c:	4082      	lsls	r2, r0
 801474e:	4313      	orrs	r3, r2
 8014750:	3401      	adds	r4, #1
 8014752:	9304      	str	r3, [sp, #16]
 8014754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014758:	4824      	ldr	r0, [pc, #144]	@ (80147ec <_svfiprintf_r+0x1e8>)
 801475a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801475e:	2206      	movs	r2, #6
 8014760:	f7eb fd5e 	bl	8000220 <memchr>
 8014764:	2800      	cmp	r0, #0
 8014766:	d036      	beq.n	80147d6 <_svfiprintf_r+0x1d2>
 8014768:	4b21      	ldr	r3, [pc, #132]	@ (80147f0 <_svfiprintf_r+0x1ec>)
 801476a:	bb1b      	cbnz	r3, 80147b4 <_svfiprintf_r+0x1b0>
 801476c:	9b03      	ldr	r3, [sp, #12]
 801476e:	3307      	adds	r3, #7
 8014770:	f023 0307 	bic.w	r3, r3, #7
 8014774:	3308      	adds	r3, #8
 8014776:	9303      	str	r3, [sp, #12]
 8014778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801477a:	4433      	add	r3, r6
 801477c:	9309      	str	r3, [sp, #36]	@ 0x24
 801477e:	e76a      	b.n	8014656 <_svfiprintf_r+0x52>
 8014780:	fb0c 3202 	mla	r2, ip, r2, r3
 8014784:	460c      	mov	r4, r1
 8014786:	2001      	movs	r0, #1
 8014788:	e7a8      	b.n	80146dc <_svfiprintf_r+0xd8>
 801478a:	2300      	movs	r3, #0
 801478c:	3401      	adds	r4, #1
 801478e:	9305      	str	r3, [sp, #20]
 8014790:	4619      	mov	r1, r3
 8014792:	f04f 0c0a 	mov.w	ip, #10
 8014796:	4620      	mov	r0, r4
 8014798:	f810 2b01 	ldrb.w	r2, [r0], #1
 801479c:	3a30      	subs	r2, #48	@ 0x30
 801479e:	2a09      	cmp	r2, #9
 80147a0:	d903      	bls.n	80147aa <_svfiprintf_r+0x1a6>
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d0c6      	beq.n	8014734 <_svfiprintf_r+0x130>
 80147a6:	9105      	str	r1, [sp, #20]
 80147a8:	e7c4      	b.n	8014734 <_svfiprintf_r+0x130>
 80147aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80147ae:	4604      	mov	r4, r0
 80147b0:	2301      	movs	r3, #1
 80147b2:	e7f0      	b.n	8014796 <_svfiprintf_r+0x192>
 80147b4:	ab03      	add	r3, sp, #12
 80147b6:	9300      	str	r3, [sp, #0]
 80147b8:	462a      	mov	r2, r5
 80147ba:	4b0e      	ldr	r3, [pc, #56]	@ (80147f4 <_svfiprintf_r+0x1f0>)
 80147bc:	a904      	add	r1, sp, #16
 80147be:	4638      	mov	r0, r7
 80147c0:	f7fc fc2a 	bl	8011018 <_printf_float>
 80147c4:	1c42      	adds	r2, r0, #1
 80147c6:	4606      	mov	r6, r0
 80147c8:	d1d6      	bne.n	8014778 <_svfiprintf_r+0x174>
 80147ca:	89ab      	ldrh	r3, [r5, #12]
 80147cc:	065b      	lsls	r3, r3, #25
 80147ce:	f53f af2d 	bmi.w	801462c <_svfiprintf_r+0x28>
 80147d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80147d4:	e72c      	b.n	8014630 <_svfiprintf_r+0x2c>
 80147d6:	ab03      	add	r3, sp, #12
 80147d8:	9300      	str	r3, [sp, #0]
 80147da:	462a      	mov	r2, r5
 80147dc:	4b05      	ldr	r3, [pc, #20]	@ (80147f4 <_svfiprintf_r+0x1f0>)
 80147de:	a904      	add	r1, sp, #16
 80147e0:	4638      	mov	r0, r7
 80147e2:	f7fc feb1 	bl	8011548 <_printf_i>
 80147e6:	e7ed      	b.n	80147c4 <_svfiprintf_r+0x1c0>
 80147e8:	08015b25 	.word	0x08015b25
 80147ec:	08015b2f 	.word	0x08015b2f
 80147f0:	08011019 	.word	0x08011019
 80147f4:	0801454d 	.word	0x0801454d
 80147f8:	08015b2b 	.word	0x08015b2b

080147fc <__sflush_r>:
 80147fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014804:	0716      	lsls	r6, r2, #28
 8014806:	4605      	mov	r5, r0
 8014808:	460c      	mov	r4, r1
 801480a:	d454      	bmi.n	80148b6 <__sflush_r+0xba>
 801480c:	684b      	ldr	r3, [r1, #4]
 801480e:	2b00      	cmp	r3, #0
 8014810:	dc02      	bgt.n	8014818 <__sflush_r+0x1c>
 8014812:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014814:	2b00      	cmp	r3, #0
 8014816:	dd48      	ble.n	80148aa <__sflush_r+0xae>
 8014818:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801481a:	2e00      	cmp	r6, #0
 801481c:	d045      	beq.n	80148aa <__sflush_r+0xae>
 801481e:	2300      	movs	r3, #0
 8014820:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014824:	682f      	ldr	r7, [r5, #0]
 8014826:	6a21      	ldr	r1, [r4, #32]
 8014828:	602b      	str	r3, [r5, #0]
 801482a:	d030      	beq.n	801488e <__sflush_r+0x92>
 801482c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801482e:	89a3      	ldrh	r3, [r4, #12]
 8014830:	0759      	lsls	r1, r3, #29
 8014832:	d505      	bpl.n	8014840 <__sflush_r+0x44>
 8014834:	6863      	ldr	r3, [r4, #4]
 8014836:	1ad2      	subs	r2, r2, r3
 8014838:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801483a:	b10b      	cbz	r3, 8014840 <__sflush_r+0x44>
 801483c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801483e:	1ad2      	subs	r2, r2, r3
 8014840:	2300      	movs	r3, #0
 8014842:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014844:	6a21      	ldr	r1, [r4, #32]
 8014846:	4628      	mov	r0, r5
 8014848:	47b0      	blx	r6
 801484a:	1c43      	adds	r3, r0, #1
 801484c:	89a3      	ldrh	r3, [r4, #12]
 801484e:	d106      	bne.n	801485e <__sflush_r+0x62>
 8014850:	6829      	ldr	r1, [r5, #0]
 8014852:	291d      	cmp	r1, #29
 8014854:	d82b      	bhi.n	80148ae <__sflush_r+0xb2>
 8014856:	4a2a      	ldr	r2, [pc, #168]	@ (8014900 <__sflush_r+0x104>)
 8014858:	40ca      	lsrs	r2, r1
 801485a:	07d6      	lsls	r6, r2, #31
 801485c:	d527      	bpl.n	80148ae <__sflush_r+0xb2>
 801485e:	2200      	movs	r2, #0
 8014860:	6062      	str	r2, [r4, #4]
 8014862:	04d9      	lsls	r1, r3, #19
 8014864:	6922      	ldr	r2, [r4, #16]
 8014866:	6022      	str	r2, [r4, #0]
 8014868:	d504      	bpl.n	8014874 <__sflush_r+0x78>
 801486a:	1c42      	adds	r2, r0, #1
 801486c:	d101      	bne.n	8014872 <__sflush_r+0x76>
 801486e:	682b      	ldr	r3, [r5, #0]
 8014870:	b903      	cbnz	r3, 8014874 <__sflush_r+0x78>
 8014872:	6560      	str	r0, [r4, #84]	@ 0x54
 8014874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014876:	602f      	str	r7, [r5, #0]
 8014878:	b1b9      	cbz	r1, 80148aa <__sflush_r+0xae>
 801487a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801487e:	4299      	cmp	r1, r3
 8014880:	d002      	beq.n	8014888 <__sflush_r+0x8c>
 8014882:	4628      	mov	r0, r5
 8014884:	f7fe fa34 	bl	8012cf0 <_free_r>
 8014888:	2300      	movs	r3, #0
 801488a:	6363      	str	r3, [r4, #52]	@ 0x34
 801488c:	e00d      	b.n	80148aa <__sflush_r+0xae>
 801488e:	2301      	movs	r3, #1
 8014890:	4628      	mov	r0, r5
 8014892:	47b0      	blx	r6
 8014894:	4602      	mov	r2, r0
 8014896:	1c50      	adds	r0, r2, #1
 8014898:	d1c9      	bne.n	801482e <__sflush_r+0x32>
 801489a:	682b      	ldr	r3, [r5, #0]
 801489c:	2b00      	cmp	r3, #0
 801489e:	d0c6      	beq.n	801482e <__sflush_r+0x32>
 80148a0:	2b1d      	cmp	r3, #29
 80148a2:	d001      	beq.n	80148a8 <__sflush_r+0xac>
 80148a4:	2b16      	cmp	r3, #22
 80148a6:	d11e      	bne.n	80148e6 <__sflush_r+0xea>
 80148a8:	602f      	str	r7, [r5, #0]
 80148aa:	2000      	movs	r0, #0
 80148ac:	e022      	b.n	80148f4 <__sflush_r+0xf8>
 80148ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148b2:	b21b      	sxth	r3, r3
 80148b4:	e01b      	b.n	80148ee <__sflush_r+0xf2>
 80148b6:	690f      	ldr	r7, [r1, #16]
 80148b8:	2f00      	cmp	r7, #0
 80148ba:	d0f6      	beq.n	80148aa <__sflush_r+0xae>
 80148bc:	0793      	lsls	r3, r2, #30
 80148be:	680e      	ldr	r6, [r1, #0]
 80148c0:	bf08      	it	eq
 80148c2:	694b      	ldreq	r3, [r1, #20]
 80148c4:	600f      	str	r7, [r1, #0]
 80148c6:	bf18      	it	ne
 80148c8:	2300      	movne	r3, #0
 80148ca:	eba6 0807 	sub.w	r8, r6, r7
 80148ce:	608b      	str	r3, [r1, #8]
 80148d0:	f1b8 0f00 	cmp.w	r8, #0
 80148d4:	dde9      	ble.n	80148aa <__sflush_r+0xae>
 80148d6:	6a21      	ldr	r1, [r4, #32]
 80148d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80148da:	4643      	mov	r3, r8
 80148dc:	463a      	mov	r2, r7
 80148de:	4628      	mov	r0, r5
 80148e0:	47b0      	blx	r6
 80148e2:	2800      	cmp	r0, #0
 80148e4:	dc08      	bgt.n	80148f8 <__sflush_r+0xfc>
 80148e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148ee:	81a3      	strh	r3, [r4, #12]
 80148f0:	f04f 30ff 	mov.w	r0, #4294967295
 80148f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148f8:	4407      	add	r7, r0
 80148fa:	eba8 0800 	sub.w	r8, r8, r0
 80148fe:	e7e7      	b.n	80148d0 <__sflush_r+0xd4>
 8014900:	20400001 	.word	0x20400001

08014904 <_fflush_r>:
 8014904:	b538      	push	{r3, r4, r5, lr}
 8014906:	690b      	ldr	r3, [r1, #16]
 8014908:	4605      	mov	r5, r0
 801490a:	460c      	mov	r4, r1
 801490c:	b913      	cbnz	r3, 8014914 <_fflush_r+0x10>
 801490e:	2500      	movs	r5, #0
 8014910:	4628      	mov	r0, r5
 8014912:	bd38      	pop	{r3, r4, r5, pc}
 8014914:	b118      	cbz	r0, 801491e <_fflush_r+0x1a>
 8014916:	6a03      	ldr	r3, [r0, #32]
 8014918:	b90b      	cbnz	r3, 801491e <_fflush_r+0x1a>
 801491a:	f7fd f9cd 	bl	8011cb8 <__sinit>
 801491e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014922:	2b00      	cmp	r3, #0
 8014924:	d0f3      	beq.n	801490e <_fflush_r+0xa>
 8014926:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014928:	07d0      	lsls	r0, r2, #31
 801492a:	d404      	bmi.n	8014936 <_fflush_r+0x32>
 801492c:	0599      	lsls	r1, r3, #22
 801492e:	d402      	bmi.n	8014936 <_fflush_r+0x32>
 8014930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014932:	f7fd fb6e 	bl	8012012 <__retarget_lock_acquire_recursive>
 8014936:	4628      	mov	r0, r5
 8014938:	4621      	mov	r1, r4
 801493a:	f7ff ff5f 	bl	80147fc <__sflush_r>
 801493e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014940:	07da      	lsls	r2, r3, #31
 8014942:	4605      	mov	r5, r0
 8014944:	d4e4      	bmi.n	8014910 <_fflush_r+0xc>
 8014946:	89a3      	ldrh	r3, [r4, #12]
 8014948:	059b      	lsls	r3, r3, #22
 801494a:	d4e1      	bmi.n	8014910 <_fflush_r+0xc>
 801494c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801494e:	f7fd fb61 	bl	8012014 <__retarget_lock_release_recursive>
 8014952:	e7dd      	b.n	8014910 <_fflush_r+0xc>

08014954 <memmove>:
 8014954:	4288      	cmp	r0, r1
 8014956:	b510      	push	{r4, lr}
 8014958:	eb01 0402 	add.w	r4, r1, r2
 801495c:	d902      	bls.n	8014964 <memmove+0x10>
 801495e:	4284      	cmp	r4, r0
 8014960:	4623      	mov	r3, r4
 8014962:	d807      	bhi.n	8014974 <memmove+0x20>
 8014964:	1e43      	subs	r3, r0, #1
 8014966:	42a1      	cmp	r1, r4
 8014968:	d008      	beq.n	801497c <memmove+0x28>
 801496a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801496e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014972:	e7f8      	b.n	8014966 <memmove+0x12>
 8014974:	4402      	add	r2, r0
 8014976:	4601      	mov	r1, r0
 8014978:	428a      	cmp	r2, r1
 801497a:	d100      	bne.n	801497e <memmove+0x2a>
 801497c:	bd10      	pop	{r4, pc}
 801497e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014986:	e7f7      	b.n	8014978 <memmove+0x24>

08014988 <strncmp>:
 8014988:	b510      	push	{r4, lr}
 801498a:	b16a      	cbz	r2, 80149a8 <strncmp+0x20>
 801498c:	3901      	subs	r1, #1
 801498e:	1884      	adds	r4, r0, r2
 8014990:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014994:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014998:	429a      	cmp	r2, r3
 801499a:	d103      	bne.n	80149a4 <strncmp+0x1c>
 801499c:	42a0      	cmp	r0, r4
 801499e:	d001      	beq.n	80149a4 <strncmp+0x1c>
 80149a0:	2a00      	cmp	r2, #0
 80149a2:	d1f5      	bne.n	8014990 <strncmp+0x8>
 80149a4:	1ad0      	subs	r0, r2, r3
 80149a6:	bd10      	pop	{r4, pc}
 80149a8:	4610      	mov	r0, r2
 80149aa:	e7fc      	b.n	80149a6 <strncmp+0x1e>

080149ac <_sbrk_r>:
 80149ac:	b538      	push	{r3, r4, r5, lr}
 80149ae:	4d06      	ldr	r5, [pc, #24]	@ (80149c8 <_sbrk_r+0x1c>)
 80149b0:	2300      	movs	r3, #0
 80149b2:	4604      	mov	r4, r0
 80149b4:	4608      	mov	r0, r1
 80149b6:	602b      	str	r3, [r5, #0]
 80149b8:	f7ed fff2 	bl	80029a0 <_sbrk>
 80149bc:	1c43      	adds	r3, r0, #1
 80149be:	d102      	bne.n	80149c6 <_sbrk_r+0x1a>
 80149c0:	682b      	ldr	r3, [r5, #0]
 80149c2:	b103      	cbz	r3, 80149c6 <_sbrk_r+0x1a>
 80149c4:	6023      	str	r3, [r4, #0]
 80149c6:	bd38      	pop	{r3, r4, r5, pc}
 80149c8:	2000462c 	.word	0x2000462c
 80149cc:	00000000 	.word	0x00000000

080149d0 <nan>:
 80149d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80149d8 <nan+0x8>
 80149d4:	4770      	bx	lr
 80149d6:	bf00      	nop
 80149d8:	00000000 	.word	0x00000000
 80149dc:	7ff80000 	.word	0x7ff80000

080149e0 <__assert_func>:
 80149e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80149e2:	4614      	mov	r4, r2
 80149e4:	461a      	mov	r2, r3
 80149e6:	4b09      	ldr	r3, [pc, #36]	@ (8014a0c <__assert_func+0x2c>)
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	4605      	mov	r5, r0
 80149ec:	68d8      	ldr	r0, [r3, #12]
 80149ee:	b14c      	cbz	r4, 8014a04 <__assert_func+0x24>
 80149f0:	4b07      	ldr	r3, [pc, #28]	@ (8014a10 <__assert_func+0x30>)
 80149f2:	9100      	str	r1, [sp, #0]
 80149f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80149f8:	4906      	ldr	r1, [pc, #24]	@ (8014a14 <__assert_func+0x34>)
 80149fa:	462b      	mov	r3, r5
 80149fc:	f000 fba8 	bl	8015150 <fiprintf>
 8014a00:	f000 fbb8 	bl	8015174 <abort>
 8014a04:	4b04      	ldr	r3, [pc, #16]	@ (8014a18 <__assert_func+0x38>)
 8014a06:	461c      	mov	r4, r3
 8014a08:	e7f3      	b.n	80149f2 <__assert_func+0x12>
 8014a0a:	bf00      	nop
 8014a0c:	2000003c 	.word	0x2000003c
 8014a10:	08015b3e 	.word	0x08015b3e
 8014a14:	08015b4b 	.word	0x08015b4b
 8014a18:	08015b79 	.word	0x08015b79

08014a1c <_calloc_r>:
 8014a1c:	b570      	push	{r4, r5, r6, lr}
 8014a1e:	fba1 5402 	umull	r5, r4, r1, r2
 8014a22:	b934      	cbnz	r4, 8014a32 <_calloc_r+0x16>
 8014a24:	4629      	mov	r1, r5
 8014a26:	f7fe f9d7 	bl	8012dd8 <_malloc_r>
 8014a2a:	4606      	mov	r6, r0
 8014a2c:	b928      	cbnz	r0, 8014a3a <_calloc_r+0x1e>
 8014a2e:	4630      	mov	r0, r6
 8014a30:	bd70      	pop	{r4, r5, r6, pc}
 8014a32:	220c      	movs	r2, #12
 8014a34:	6002      	str	r2, [r0, #0]
 8014a36:	2600      	movs	r6, #0
 8014a38:	e7f9      	b.n	8014a2e <_calloc_r+0x12>
 8014a3a:	462a      	mov	r2, r5
 8014a3c:	4621      	mov	r1, r4
 8014a3e:	f7fd fa0c 	bl	8011e5a <memset>
 8014a42:	e7f4      	b.n	8014a2e <_calloc_r+0x12>

08014a44 <rshift>:
 8014a44:	6903      	ldr	r3, [r0, #16]
 8014a46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014a4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014a4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014a52:	f100 0414 	add.w	r4, r0, #20
 8014a56:	dd45      	ble.n	8014ae4 <rshift+0xa0>
 8014a58:	f011 011f 	ands.w	r1, r1, #31
 8014a5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014a60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014a64:	d10c      	bne.n	8014a80 <rshift+0x3c>
 8014a66:	f100 0710 	add.w	r7, r0, #16
 8014a6a:	4629      	mov	r1, r5
 8014a6c:	42b1      	cmp	r1, r6
 8014a6e:	d334      	bcc.n	8014ada <rshift+0x96>
 8014a70:	1a9b      	subs	r3, r3, r2
 8014a72:	009b      	lsls	r3, r3, #2
 8014a74:	1eea      	subs	r2, r5, #3
 8014a76:	4296      	cmp	r6, r2
 8014a78:	bf38      	it	cc
 8014a7a:	2300      	movcc	r3, #0
 8014a7c:	4423      	add	r3, r4
 8014a7e:	e015      	b.n	8014aac <rshift+0x68>
 8014a80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014a84:	f1c1 0820 	rsb	r8, r1, #32
 8014a88:	40cf      	lsrs	r7, r1
 8014a8a:	f105 0e04 	add.w	lr, r5, #4
 8014a8e:	46a1      	mov	r9, r4
 8014a90:	4576      	cmp	r6, lr
 8014a92:	46f4      	mov	ip, lr
 8014a94:	d815      	bhi.n	8014ac2 <rshift+0x7e>
 8014a96:	1a9a      	subs	r2, r3, r2
 8014a98:	0092      	lsls	r2, r2, #2
 8014a9a:	3a04      	subs	r2, #4
 8014a9c:	3501      	adds	r5, #1
 8014a9e:	42ae      	cmp	r6, r5
 8014aa0:	bf38      	it	cc
 8014aa2:	2200      	movcc	r2, #0
 8014aa4:	18a3      	adds	r3, r4, r2
 8014aa6:	50a7      	str	r7, [r4, r2]
 8014aa8:	b107      	cbz	r7, 8014aac <rshift+0x68>
 8014aaa:	3304      	adds	r3, #4
 8014aac:	1b1a      	subs	r2, r3, r4
 8014aae:	42a3      	cmp	r3, r4
 8014ab0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014ab4:	bf08      	it	eq
 8014ab6:	2300      	moveq	r3, #0
 8014ab8:	6102      	str	r2, [r0, #16]
 8014aba:	bf08      	it	eq
 8014abc:	6143      	streq	r3, [r0, #20]
 8014abe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ac2:	f8dc c000 	ldr.w	ip, [ip]
 8014ac6:	fa0c fc08 	lsl.w	ip, ip, r8
 8014aca:	ea4c 0707 	orr.w	r7, ip, r7
 8014ace:	f849 7b04 	str.w	r7, [r9], #4
 8014ad2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014ad6:	40cf      	lsrs	r7, r1
 8014ad8:	e7da      	b.n	8014a90 <rshift+0x4c>
 8014ada:	f851 cb04 	ldr.w	ip, [r1], #4
 8014ade:	f847 cf04 	str.w	ip, [r7, #4]!
 8014ae2:	e7c3      	b.n	8014a6c <rshift+0x28>
 8014ae4:	4623      	mov	r3, r4
 8014ae6:	e7e1      	b.n	8014aac <rshift+0x68>

08014ae8 <__hexdig_fun>:
 8014ae8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8014aec:	2b09      	cmp	r3, #9
 8014aee:	d802      	bhi.n	8014af6 <__hexdig_fun+0xe>
 8014af0:	3820      	subs	r0, #32
 8014af2:	b2c0      	uxtb	r0, r0
 8014af4:	4770      	bx	lr
 8014af6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8014afa:	2b05      	cmp	r3, #5
 8014afc:	d801      	bhi.n	8014b02 <__hexdig_fun+0x1a>
 8014afe:	3847      	subs	r0, #71	@ 0x47
 8014b00:	e7f7      	b.n	8014af2 <__hexdig_fun+0xa>
 8014b02:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8014b06:	2b05      	cmp	r3, #5
 8014b08:	d801      	bhi.n	8014b0e <__hexdig_fun+0x26>
 8014b0a:	3827      	subs	r0, #39	@ 0x27
 8014b0c:	e7f1      	b.n	8014af2 <__hexdig_fun+0xa>
 8014b0e:	2000      	movs	r0, #0
 8014b10:	4770      	bx	lr
	...

08014b14 <__gethex>:
 8014b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b18:	b085      	sub	sp, #20
 8014b1a:	468a      	mov	sl, r1
 8014b1c:	9302      	str	r3, [sp, #8]
 8014b1e:	680b      	ldr	r3, [r1, #0]
 8014b20:	9001      	str	r0, [sp, #4]
 8014b22:	4690      	mov	r8, r2
 8014b24:	1c9c      	adds	r4, r3, #2
 8014b26:	46a1      	mov	r9, r4
 8014b28:	f814 0b01 	ldrb.w	r0, [r4], #1
 8014b2c:	2830      	cmp	r0, #48	@ 0x30
 8014b2e:	d0fa      	beq.n	8014b26 <__gethex+0x12>
 8014b30:	eba9 0303 	sub.w	r3, r9, r3
 8014b34:	f1a3 0b02 	sub.w	fp, r3, #2
 8014b38:	f7ff ffd6 	bl	8014ae8 <__hexdig_fun>
 8014b3c:	4605      	mov	r5, r0
 8014b3e:	2800      	cmp	r0, #0
 8014b40:	d168      	bne.n	8014c14 <__gethex+0x100>
 8014b42:	49a0      	ldr	r1, [pc, #640]	@ (8014dc4 <__gethex+0x2b0>)
 8014b44:	2201      	movs	r2, #1
 8014b46:	4648      	mov	r0, r9
 8014b48:	f7ff ff1e 	bl	8014988 <strncmp>
 8014b4c:	4607      	mov	r7, r0
 8014b4e:	2800      	cmp	r0, #0
 8014b50:	d167      	bne.n	8014c22 <__gethex+0x10e>
 8014b52:	f899 0001 	ldrb.w	r0, [r9, #1]
 8014b56:	4626      	mov	r6, r4
 8014b58:	f7ff ffc6 	bl	8014ae8 <__hexdig_fun>
 8014b5c:	2800      	cmp	r0, #0
 8014b5e:	d062      	beq.n	8014c26 <__gethex+0x112>
 8014b60:	4623      	mov	r3, r4
 8014b62:	7818      	ldrb	r0, [r3, #0]
 8014b64:	2830      	cmp	r0, #48	@ 0x30
 8014b66:	4699      	mov	r9, r3
 8014b68:	f103 0301 	add.w	r3, r3, #1
 8014b6c:	d0f9      	beq.n	8014b62 <__gethex+0x4e>
 8014b6e:	f7ff ffbb 	bl	8014ae8 <__hexdig_fun>
 8014b72:	fab0 f580 	clz	r5, r0
 8014b76:	096d      	lsrs	r5, r5, #5
 8014b78:	f04f 0b01 	mov.w	fp, #1
 8014b7c:	464a      	mov	r2, r9
 8014b7e:	4616      	mov	r6, r2
 8014b80:	3201      	adds	r2, #1
 8014b82:	7830      	ldrb	r0, [r6, #0]
 8014b84:	f7ff ffb0 	bl	8014ae8 <__hexdig_fun>
 8014b88:	2800      	cmp	r0, #0
 8014b8a:	d1f8      	bne.n	8014b7e <__gethex+0x6a>
 8014b8c:	498d      	ldr	r1, [pc, #564]	@ (8014dc4 <__gethex+0x2b0>)
 8014b8e:	2201      	movs	r2, #1
 8014b90:	4630      	mov	r0, r6
 8014b92:	f7ff fef9 	bl	8014988 <strncmp>
 8014b96:	2800      	cmp	r0, #0
 8014b98:	d13f      	bne.n	8014c1a <__gethex+0x106>
 8014b9a:	b944      	cbnz	r4, 8014bae <__gethex+0x9a>
 8014b9c:	1c74      	adds	r4, r6, #1
 8014b9e:	4622      	mov	r2, r4
 8014ba0:	4616      	mov	r6, r2
 8014ba2:	3201      	adds	r2, #1
 8014ba4:	7830      	ldrb	r0, [r6, #0]
 8014ba6:	f7ff ff9f 	bl	8014ae8 <__hexdig_fun>
 8014baa:	2800      	cmp	r0, #0
 8014bac:	d1f8      	bne.n	8014ba0 <__gethex+0x8c>
 8014bae:	1ba4      	subs	r4, r4, r6
 8014bb0:	00a7      	lsls	r7, r4, #2
 8014bb2:	7833      	ldrb	r3, [r6, #0]
 8014bb4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014bb8:	2b50      	cmp	r3, #80	@ 0x50
 8014bba:	d13e      	bne.n	8014c3a <__gethex+0x126>
 8014bbc:	7873      	ldrb	r3, [r6, #1]
 8014bbe:	2b2b      	cmp	r3, #43	@ 0x2b
 8014bc0:	d033      	beq.n	8014c2a <__gethex+0x116>
 8014bc2:	2b2d      	cmp	r3, #45	@ 0x2d
 8014bc4:	d034      	beq.n	8014c30 <__gethex+0x11c>
 8014bc6:	1c71      	adds	r1, r6, #1
 8014bc8:	2400      	movs	r4, #0
 8014bca:	7808      	ldrb	r0, [r1, #0]
 8014bcc:	f7ff ff8c 	bl	8014ae8 <__hexdig_fun>
 8014bd0:	1e43      	subs	r3, r0, #1
 8014bd2:	b2db      	uxtb	r3, r3
 8014bd4:	2b18      	cmp	r3, #24
 8014bd6:	d830      	bhi.n	8014c3a <__gethex+0x126>
 8014bd8:	f1a0 0210 	sub.w	r2, r0, #16
 8014bdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014be0:	f7ff ff82 	bl	8014ae8 <__hexdig_fun>
 8014be4:	f100 3cff 	add.w	ip, r0, #4294967295
 8014be8:	fa5f fc8c 	uxtb.w	ip, ip
 8014bec:	f1bc 0f18 	cmp.w	ip, #24
 8014bf0:	f04f 030a 	mov.w	r3, #10
 8014bf4:	d91e      	bls.n	8014c34 <__gethex+0x120>
 8014bf6:	b104      	cbz	r4, 8014bfa <__gethex+0xe6>
 8014bf8:	4252      	negs	r2, r2
 8014bfa:	4417      	add	r7, r2
 8014bfc:	f8ca 1000 	str.w	r1, [sl]
 8014c00:	b1ed      	cbz	r5, 8014c3e <__gethex+0x12a>
 8014c02:	f1bb 0f00 	cmp.w	fp, #0
 8014c06:	bf0c      	ite	eq
 8014c08:	2506      	moveq	r5, #6
 8014c0a:	2500      	movne	r5, #0
 8014c0c:	4628      	mov	r0, r5
 8014c0e:	b005      	add	sp, #20
 8014c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c14:	2500      	movs	r5, #0
 8014c16:	462c      	mov	r4, r5
 8014c18:	e7b0      	b.n	8014b7c <__gethex+0x68>
 8014c1a:	2c00      	cmp	r4, #0
 8014c1c:	d1c7      	bne.n	8014bae <__gethex+0x9a>
 8014c1e:	4627      	mov	r7, r4
 8014c20:	e7c7      	b.n	8014bb2 <__gethex+0x9e>
 8014c22:	464e      	mov	r6, r9
 8014c24:	462f      	mov	r7, r5
 8014c26:	2501      	movs	r5, #1
 8014c28:	e7c3      	b.n	8014bb2 <__gethex+0x9e>
 8014c2a:	2400      	movs	r4, #0
 8014c2c:	1cb1      	adds	r1, r6, #2
 8014c2e:	e7cc      	b.n	8014bca <__gethex+0xb6>
 8014c30:	2401      	movs	r4, #1
 8014c32:	e7fb      	b.n	8014c2c <__gethex+0x118>
 8014c34:	fb03 0002 	mla	r0, r3, r2, r0
 8014c38:	e7ce      	b.n	8014bd8 <__gethex+0xc4>
 8014c3a:	4631      	mov	r1, r6
 8014c3c:	e7de      	b.n	8014bfc <__gethex+0xe8>
 8014c3e:	eba6 0309 	sub.w	r3, r6, r9
 8014c42:	3b01      	subs	r3, #1
 8014c44:	4629      	mov	r1, r5
 8014c46:	2b07      	cmp	r3, #7
 8014c48:	dc0a      	bgt.n	8014c60 <__gethex+0x14c>
 8014c4a:	9801      	ldr	r0, [sp, #4]
 8014c4c:	f7fe f950 	bl	8012ef0 <_Balloc>
 8014c50:	4604      	mov	r4, r0
 8014c52:	b940      	cbnz	r0, 8014c66 <__gethex+0x152>
 8014c54:	4b5c      	ldr	r3, [pc, #368]	@ (8014dc8 <__gethex+0x2b4>)
 8014c56:	4602      	mov	r2, r0
 8014c58:	21e4      	movs	r1, #228	@ 0xe4
 8014c5a:	485c      	ldr	r0, [pc, #368]	@ (8014dcc <__gethex+0x2b8>)
 8014c5c:	f7ff fec0 	bl	80149e0 <__assert_func>
 8014c60:	3101      	adds	r1, #1
 8014c62:	105b      	asrs	r3, r3, #1
 8014c64:	e7ef      	b.n	8014c46 <__gethex+0x132>
 8014c66:	f100 0a14 	add.w	sl, r0, #20
 8014c6a:	2300      	movs	r3, #0
 8014c6c:	4655      	mov	r5, sl
 8014c6e:	469b      	mov	fp, r3
 8014c70:	45b1      	cmp	r9, r6
 8014c72:	d337      	bcc.n	8014ce4 <__gethex+0x1d0>
 8014c74:	f845 bb04 	str.w	fp, [r5], #4
 8014c78:	eba5 050a 	sub.w	r5, r5, sl
 8014c7c:	10ad      	asrs	r5, r5, #2
 8014c7e:	6125      	str	r5, [r4, #16]
 8014c80:	4658      	mov	r0, fp
 8014c82:	f7fe fa27 	bl	80130d4 <__hi0bits>
 8014c86:	016d      	lsls	r5, r5, #5
 8014c88:	f8d8 6000 	ldr.w	r6, [r8]
 8014c8c:	1a2d      	subs	r5, r5, r0
 8014c8e:	42b5      	cmp	r5, r6
 8014c90:	dd54      	ble.n	8014d3c <__gethex+0x228>
 8014c92:	1bad      	subs	r5, r5, r6
 8014c94:	4629      	mov	r1, r5
 8014c96:	4620      	mov	r0, r4
 8014c98:	f7fe fdb3 	bl	8013802 <__any_on>
 8014c9c:	4681      	mov	r9, r0
 8014c9e:	b178      	cbz	r0, 8014cc0 <__gethex+0x1ac>
 8014ca0:	1e6b      	subs	r3, r5, #1
 8014ca2:	1159      	asrs	r1, r3, #5
 8014ca4:	f003 021f 	and.w	r2, r3, #31
 8014ca8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014cac:	f04f 0901 	mov.w	r9, #1
 8014cb0:	fa09 f202 	lsl.w	r2, r9, r2
 8014cb4:	420a      	tst	r2, r1
 8014cb6:	d003      	beq.n	8014cc0 <__gethex+0x1ac>
 8014cb8:	454b      	cmp	r3, r9
 8014cba:	dc36      	bgt.n	8014d2a <__gethex+0x216>
 8014cbc:	f04f 0902 	mov.w	r9, #2
 8014cc0:	4629      	mov	r1, r5
 8014cc2:	4620      	mov	r0, r4
 8014cc4:	f7ff febe 	bl	8014a44 <rshift>
 8014cc8:	442f      	add	r7, r5
 8014cca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014cce:	42bb      	cmp	r3, r7
 8014cd0:	da42      	bge.n	8014d58 <__gethex+0x244>
 8014cd2:	9801      	ldr	r0, [sp, #4]
 8014cd4:	4621      	mov	r1, r4
 8014cd6:	f7fe f94b 	bl	8012f70 <_Bfree>
 8014cda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014cdc:	2300      	movs	r3, #0
 8014cde:	6013      	str	r3, [r2, #0]
 8014ce0:	25a3      	movs	r5, #163	@ 0xa3
 8014ce2:	e793      	b.n	8014c0c <__gethex+0xf8>
 8014ce4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014ce8:	2a2e      	cmp	r2, #46	@ 0x2e
 8014cea:	d012      	beq.n	8014d12 <__gethex+0x1fe>
 8014cec:	2b20      	cmp	r3, #32
 8014cee:	d104      	bne.n	8014cfa <__gethex+0x1e6>
 8014cf0:	f845 bb04 	str.w	fp, [r5], #4
 8014cf4:	f04f 0b00 	mov.w	fp, #0
 8014cf8:	465b      	mov	r3, fp
 8014cfa:	7830      	ldrb	r0, [r6, #0]
 8014cfc:	9303      	str	r3, [sp, #12]
 8014cfe:	f7ff fef3 	bl	8014ae8 <__hexdig_fun>
 8014d02:	9b03      	ldr	r3, [sp, #12]
 8014d04:	f000 000f 	and.w	r0, r0, #15
 8014d08:	4098      	lsls	r0, r3
 8014d0a:	ea4b 0b00 	orr.w	fp, fp, r0
 8014d0e:	3304      	adds	r3, #4
 8014d10:	e7ae      	b.n	8014c70 <__gethex+0x15c>
 8014d12:	45b1      	cmp	r9, r6
 8014d14:	d8ea      	bhi.n	8014cec <__gethex+0x1d8>
 8014d16:	492b      	ldr	r1, [pc, #172]	@ (8014dc4 <__gethex+0x2b0>)
 8014d18:	9303      	str	r3, [sp, #12]
 8014d1a:	2201      	movs	r2, #1
 8014d1c:	4630      	mov	r0, r6
 8014d1e:	f7ff fe33 	bl	8014988 <strncmp>
 8014d22:	9b03      	ldr	r3, [sp, #12]
 8014d24:	2800      	cmp	r0, #0
 8014d26:	d1e1      	bne.n	8014cec <__gethex+0x1d8>
 8014d28:	e7a2      	b.n	8014c70 <__gethex+0x15c>
 8014d2a:	1ea9      	subs	r1, r5, #2
 8014d2c:	4620      	mov	r0, r4
 8014d2e:	f7fe fd68 	bl	8013802 <__any_on>
 8014d32:	2800      	cmp	r0, #0
 8014d34:	d0c2      	beq.n	8014cbc <__gethex+0x1a8>
 8014d36:	f04f 0903 	mov.w	r9, #3
 8014d3a:	e7c1      	b.n	8014cc0 <__gethex+0x1ac>
 8014d3c:	da09      	bge.n	8014d52 <__gethex+0x23e>
 8014d3e:	1b75      	subs	r5, r6, r5
 8014d40:	4621      	mov	r1, r4
 8014d42:	9801      	ldr	r0, [sp, #4]
 8014d44:	462a      	mov	r2, r5
 8014d46:	f7fe fb23 	bl	8013390 <__lshift>
 8014d4a:	1b7f      	subs	r7, r7, r5
 8014d4c:	4604      	mov	r4, r0
 8014d4e:	f100 0a14 	add.w	sl, r0, #20
 8014d52:	f04f 0900 	mov.w	r9, #0
 8014d56:	e7b8      	b.n	8014cca <__gethex+0x1b6>
 8014d58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014d5c:	42bd      	cmp	r5, r7
 8014d5e:	dd6f      	ble.n	8014e40 <__gethex+0x32c>
 8014d60:	1bed      	subs	r5, r5, r7
 8014d62:	42ae      	cmp	r6, r5
 8014d64:	dc34      	bgt.n	8014dd0 <__gethex+0x2bc>
 8014d66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014d6a:	2b02      	cmp	r3, #2
 8014d6c:	d022      	beq.n	8014db4 <__gethex+0x2a0>
 8014d6e:	2b03      	cmp	r3, #3
 8014d70:	d024      	beq.n	8014dbc <__gethex+0x2a8>
 8014d72:	2b01      	cmp	r3, #1
 8014d74:	d115      	bne.n	8014da2 <__gethex+0x28e>
 8014d76:	42ae      	cmp	r6, r5
 8014d78:	d113      	bne.n	8014da2 <__gethex+0x28e>
 8014d7a:	2e01      	cmp	r6, #1
 8014d7c:	d10b      	bne.n	8014d96 <__gethex+0x282>
 8014d7e:	9a02      	ldr	r2, [sp, #8]
 8014d80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014d84:	6013      	str	r3, [r2, #0]
 8014d86:	2301      	movs	r3, #1
 8014d88:	6123      	str	r3, [r4, #16]
 8014d8a:	f8ca 3000 	str.w	r3, [sl]
 8014d8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d90:	2562      	movs	r5, #98	@ 0x62
 8014d92:	601c      	str	r4, [r3, #0]
 8014d94:	e73a      	b.n	8014c0c <__gethex+0xf8>
 8014d96:	1e71      	subs	r1, r6, #1
 8014d98:	4620      	mov	r0, r4
 8014d9a:	f7fe fd32 	bl	8013802 <__any_on>
 8014d9e:	2800      	cmp	r0, #0
 8014da0:	d1ed      	bne.n	8014d7e <__gethex+0x26a>
 8014da2:	9801      	ldr	r0, [sp, #4]
 8014da4:	4621      	mov	r1, r4
 8014da6:	f7fe f8e3 	bl	8012f70 <_Bfree>
 8014daa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014dac:	2300      	movs	r3, #0
 8014dae:	6013      	str	r3, [r2, #0]
 8014db0:	2550      	movs	r5, #80	@ 0x50
 8014db2:	e72b      	b.n	8014c0c <__gethex+0xf8>
 8014db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d1f3      	bne.n	8014da2 <__gethex+0x28e>
 8014dba:	e7e0      	b.n	8014d7e <__gethex+0x26a>
 8014dbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d1dd      	bne.n	8014d7e <__gethex+0x26a>
 8014dc2:	e7ee      	b.n	8014da2 <__gethex+0x28e>
 8014dc4:	08015b23 	.word	0x08015b23
 8014dc8:	08015ab9 	.word	0x08015ab9
 8014dcc:	08015b7a 	.word	0x08015b7a
 8014dd0:	1e6f      	subs	r7, r5, #1
 8014dd2:	f1b9 0f00 	cmp.w	r9, #0
 8014dd6:	d130      	bne.n	8014e3a <__gethex+0x326>
 8014dd8:	b127      	cbz	r7, 8014de4 <__gethex+0x2d0>
 8014dda:	4639      	mov	r1, r7
 8014ddc:	4620      	mov	r0, r4
 8014dde:	f7fe fd10 	bl	8013802 <__any_on>
 8014de2:	4681      	mov	r9, r0
 8014de4:	117a      	asrs	r2, r7, #5
 8014de6:	2301      	movs	r3, #1
 8014de8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014dec:	f007 071f 	and.w	r7, r7, #31
 8014df0:	40bb      	lsls	r3, r7
 8014df2:	4213      	tst	r3, r2
 8014df4:	4629      	mov	r1, r5
 8014df6:	4620      	mov	r0, r4
 8014df8:	bf18      	it	ne
 8014dfa:	f049 0902 	orrne.w	r9, r9, #2
 8014dfe:	f7ff fe21 	bl	8014a44 <rshift>
 8014e02:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014e06:	1b76      	subs	r6, r6, r5
 8014e08:	2502      	movs	r5, #2
 8014e0a:	f1b9 0f00 	cmp.w	r9, #0
 8014e0e:	d047      	beq.n	8014ea0 <__gethex+0x38c>
 8014e10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014e14:	2b02      	cmp	r3, #2
 8014e16:	d015      	beq.n	8014e44 <__gethex+0x330>
 8014e18:	2b03      	cmp	r3, #3
 8014e1a:	d017      	beq.n	8014e4c <__gethex+0x338>
 8014e1c:	2b01      	cmp	r3, #1
 8014e1e:	d109      	bne.n	8014e34 <__gethex+0x320>
 8014e20:	f019 0f02 	tst.w	r9, #2
 8014e24:	d006      	beq.n	8014e34 <__gethex+0x320>
 8014e26:	f8da 3000 	ldr.w	r3, [sl]
 8014e2a:	ea49 0903 	orr.w	r9, r9, r3
 8014e2e:	f019 0f01 	tst.w	r9, #1
 8014e32:	d10e      	bne.n	8014e52 <__gethex+0x33e>
 8014e34:	f045 0510 	orr.w	r5, r5, #16
 8014e38:	e032      	b.n	8014ea0 <__gethex+0x38c>
 8014e3a:	f04f 0901 	mov.w	r9, #1
 8014e3e:	e7d1      	b.n	8014de4 <__gethex+0x2d0>
 8014e40:	2501      	movs	r5, #1
 8014e42:	e7e2      	b.n	8014e0a <__gethex+0x2f6>
 8014e44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e46:	f1c3 0301 	rsb	r3, r3, #1
 8014e4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014e4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d0f0      	beq.n	8014e34 <__gethex+0x320>
 8014e52:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014e56:	f104 0314 	add.w	r3, r4, #20
 8014e5a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014e5e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014e62:	f04f 0c00 	mov.w	ip, #0
 8014e66:	4618      	mov	r0, r3
 8014e68:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014e70:	d01b      	beq.n	8014eaa <__gethex+0x396>
 8014e72:	3201      	adds	r2, #1
 8014e74:	6002      	str	r2, [r0, #0]
 8014e76:	2d02      	cmp	r5, #2
 8014e78:	f104 0314 	add.w	r3, r4, #20
 8014e7c:	d13c      	bne.n	8014ef8 <__gethex+0x3e4>
 8014e7e:	f8d8 2000 	ldr.w	r2, [r8]
 8014e82:	3a01      	subs	r2, #1
 8014e84:	42b2      	cmp	r2, r6
 8014e86:	d109      	bne.n	8014e9c <__gethex+0x388>
 8014e88:	1171      	asrs	r1, r6, #5
 8014e8a:	2201      	movs	r2, #1
 8014e8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014e90:	f006 061f 	and.w	r6, r6, #31
 8014e94:	fa02 f606 	lsl.w	r6, r2, r6
 8014e98:	421e      	tst	r6, r3
 8014e9a:	d13a      	bne.n	8014f12 <__gethex+0x3fe>
 8014e9c:	f045 0520 	orr.w	r5, r5, #32
 8014ea0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ea2:	601c      	str	r4, [r3, #0]
 8014ea4:	9b02      	ldr	r3, [sp, #8]
 8014ea6:	601f      	str	r7, [r3, #0]
 8014ea8:	e6b0      	b.n	8014c0c <__gethex+0xf8>
 8014eaa:	4299      	cmp	r1, r3
 8014eac:	f843 cc04 	str.w	ip, [r3, #-4]
 8014eb0:	d8d9      	bhi.n	8014e66 <__gethex+0x352>
 8014eb2:	68a3      	ldr	r3, [r4, #8]
 8014eb4:	459b      	cmp	fp, r3
 8014eb6:	db17      	blt.n	8014ee8 <__gethex+0x3d4>
 8014eb8:	6861      	ldr	r1, [r4, #4]
 8014eba:	9801      	ldr	r0, [sp, #4]
 8014ebc:	3101      	adds	r1, #1
 8014ebe:	f7fe f817 	bl	8012ef0 <_Balloc>
 8014ec2:	4681      	mov	r9, r0
 8014ec4:	b918      	cbnz	r0, 8014ece <__gethex+0x3ba>
 8014ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8014f30 <__gethex+0x41c>)
 8014ec8:	4602      	mov	r2, r0
 8014eca:	2184      	movs	r1, #132	@ 0x84
 8014ecc:	e6c5      	b.n	8014c5a <__gethex+0x146>
 8014ece:	6922      	ldr	r2, [r4, #16]
 8014ed0:	3202      	adds	r2, #2
 8014ed2:	f104 010c 	add.w	r1, r4, #12
 8014ed6:	0092      	lsls	r2, r2, #2
 8014ed8:	300c      	adds	r0, #12
 8014eda:	f7fd f89c 	bl	8012016 <memcpy>
 8014ede:	4621      	mov	r1, r4
 8014ee0:	9801      	ldr	r0, [sp, #4]
 8014ee2:	f7fe f845 	bl	8012f70 <_Bfree>
 8014ee6:	464c      	mov	r4, r9
 8014ee8:	6923      	ldr	r3, [r4, #16]
 8014eea:	1c5a      	adds	r2, r3, #1
 8014eec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014ef0:	6122      	str	r2, [r4, #16]
 8014ef2:	2201      	movs	r2, #1
 8014ef4:	615a      	str	r2, [r3, #20]
 8014ef6:	e7be      	b.n	8014e76 <__gethex+0x362>
 8014ef8:	6922      	ldr	r2, [r4, #16]
 8014efa:	455a      	cmp	r2, fp
 8014efc:	dd0b      	ble.n	8014f16 <__gethex+0x402>
 8014efe:	2101      	movs	r1, #1
 8014f00:	4620      	mov	r0, r4
 8014f02:	f7ff fd9f 	bl	8014a44 <rshift>
 8014f06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014f0a:	3701      	adds	r7, #1
 8014f0c:	42bb      	cmp	r3, r7
 8014f0e:	f6ff aee0 	blt.w	8014cd2 <__gethex+0x1be>
 8014f12:	2501      	movs	r5, #1
 8014f14:	e7c2      	b.n	8014e9c <__gethex+0x388>
 8014f16:	f016 061f 	ands.w	r6, r6, #31
 8014f1a:	d0fa      	beq.n	8014f12 <__gethex+0x3fe>
 8014f1c:	4453      	add	r3, sl
 8014f1e:	f1c6 0620 	rsb	r6, r6, #32
 8014f22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014f26:	f7fe f8d5 	bl	80130d4 <__hi0bits>
 8014f2a:	42b0      	cmp	r0, r6
 8014f2c:	dbe7      	blt.n	8014efe <__gethex+0x3ea>
 8014f2e:	e7f0      	b.n	8014f12 <__gethex+0x3fe>
 8014f30:	08015ab9 	.word	0x08015ab9

08014f34 <L_shift>:
 8014f34:	f1c2 0208 	rsb	r2, r2, #8
 8014f38:	0092      	lsls	r2, r2, #2
 8014f3a:	b570      	push	{r4, r5, r6, lr}
 8014f3c:	f1c2 0620 	rsb	r6, r2, #32
 8014f40:	6843      	ldr	r3, [r0, #4]
 8014f42:	6804      	ldr	r4, [r0, #0]
 8014f44:	fa03 f506 	lsl.w	r5, r3, r6
 8014f48:	432c      	orrs	r4, r5
 8014f4a:	40d3      	lsrs	r3, r2
 8014f4c:	6004      	str	r4, [r0, #0]
 8014f4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8014f52:	4288      	cmp	r0, r1
 8014f54:	d3f4      	bcc.n	8014f40 <L_shift+0xc>
 8014f56:	bd70      	pop	{r4, r5, r6, pc}

08014f58 <__match>:
 8014f58:	b530      	push	{r4, r5, lr}
 8014f5a:	6803      	ldr	r3, [r0, #0]
 8014f5c:	3301      	adds	r3, #1
 8014f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f62:	b914      	cbnz	r4, 8014f6a <__match+0x12>
 8014f64:	6003      	str	r3, [r0, #0]
 8014f66:	2001      	movs	r0, #1
 8014f68:	bd30      	pop	{r4, r5, pc}
 8014f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014f72:	2d19      	cmp	r5, #25
 8014f74:	bf98      	it	ls
 8014f76:	3220      	addls	r2, #32
 8014f78:	42a2      	cmp	r2, r4
 8014f7a:	d0f0      	beq.n	8014f5e <__match+0x6>
 8014f7c:	2000      	movs	r0, #0
 8014f7e:	e7f3      	b.n	8014f68 <__match+0x10>

08014f80 <__hexnan>:
 8014f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f84:	680b      	ldr	r3, [r1, #0]
 8014f86:	6801      	ldr	r1, [r0, #0]
 8014f88:	115e      	asrs	r6, r3, #5
 8014f8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014f8e:	f013 031f 	ands.w	r3, r3, #31
 8014f92:	b087      	sub	sp, #28
 8014f94:	bf18      	it	ne
 8014f96:	3604      	addne	r6, #4
 8014f98:	2500      	movs	r5, #0
 8014f9a:	1f37      	subs	r7, r6, #4
 8014f9c:	4682      	mov	sl, r0
 8014f9e:	4690      	mov	r8, r2
 8014fa0:	9301      	str	r3, [sp, #4]
 8014fa2:	f846 5c04 	str.w	r5, [r6, #-4]
 8014fa6:	46b9      	mov	r9, r7
 8014fa8:	463c      	mov	r4, r7
 8014faa:	9502      	str	r5, [sp, #8]
 8014fac:	46ab      	mov	fp, r5
 8014fae:	784a      	ldrb	r2, [r1, #1]
 8014fb0:	1c4b      	adds	r3, r1, #1
 8014fb2:	9303      	str	r3, [sp, #12]
 8014fb4:	b342      	cbz	r2, 8015008 <__hexnan+0x88>
 8014fb6:	4610      	mov	r0, r2
 8014fb8:	9105      	str	r1, [sp, #20]
 8014fba:	9204      	str	r2, [sp, #16]
 8014fbc:	f7ff fd94 	bl	8014ae8 <__hexdig_fun>
 8014fc0:	2800      	cmp	r0, #0
 8014fc2:	d151      	bne.n	8015068 <__hexnan+0xe8>
 8014fc4:	9a04      	ldr	r2, [sp, #16]
 8014fc6:	9905      	ldr	r1, [sp, #20]
 8014fc8:	2a20      	cmp	r2, #32
 8014fca:	d818      	bhi.n	8014ffe <__hexnan+0x7e>
 8014fcc:	9b02      	ldr	r3, [sp, #8]
 8014fce:	459b      	cmp	fp, r3
 8014fd0:	dd13      	ble.n	8014ffa <__hexnan+0x7a>
 8014fd2:	454c      	cmp	r4, r9
 8014fd4:	d206      	bcs.n	8014fe4 <__hexnan+0x64>
 8014fd6:	2d07      	cmp	r5, #7
 8014fd8:	dc04      	bgt.n	8014fe4 <__hexnan+0x64>
 8014fda:	462a      	mov	r2, r5
 8014fdc:	4649      	mov	r1, r9
 8014fde:	4620      	mov	r0, r4
 8014fe0:	f7ff ffa8 	bl	8014f34 <L_shift>
 8014fe4:	4544      	cmp	r4, r8
 8014fe6:	d952      	bls.n	801508e <__hexnan+0x10e>
 8014fe8:	2300      	movs	r3, #0
 8014fea:	f1a4 0904 	sub.w	r9, r4, #4
 8014fee:	f844 3c04 	str.w	r3, [r4, #-4]
 8014ff2:	f8cd b008 	str.w	fp, [sp, #8]
 8014ff6:	464c      	mov	r4, r9
 8014ff8:	461d      	mov	r5, r3
 8014ffa:	9903      	ldr	r1, [sp, #12]
 8014ffc:	e7d7      	b.n	8014fae <__hexnan+0x2e>
 8014ffe:	2a29      	cmp	r2, #41	@ 0x29
 8015000:	d157      	bne.n	80150b2 <__hexnan+0x132>
 8015002:	3102      	adds	r1, #2
 8015004:	f8ca 1000 	str.w	r1, [sl]
 8015008:	f1bb 0f00 	cmp.w	fp, #0
 801500c:	d051      	beq.n	80150b2 <__hexnan+0x132>
 801500e:	454c      	cmp	r4, r9
 8015010:	d206      	bcs.n	8015020 <__hexnan+0xa0>
 8015012:	2d07      	cmp	r5, #7
 8015014:	dc04      	bgt.n	8015020 <__hexnan+0xa0>
 8015016:	462a      	mov	r2, r5
 8015018:	4649      	mov	r1, r9
 801501a:	4620      	mov	r0, r4
 801501c:	f7ff ff8a 	bl	8014f34 <L_shift>
 8015020:	4544      	cmp	r4, r8
 8015022:	d936      	bls.n	8015092 <__hexnan+0x112>
 8015024:	f1a8 0204 	sub.w	r2, r8, #4
 8015028:	4623      	mov	r3, r4
 801502a:	f853 1b04 	ldr.w	r1, [r3], #4
 801502e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015032:	429f      	cmp	r7, r3
 8015034:	d2f9      	bcs.n	801502a <__hexnan+0xaa>
 8015036:	1b3b      	subs	r3, r7, r4
 8015038:	f023 0303 	bic.w	r3, r3, #3
 801503c:	3304      	adds	r3, #4
 801503e:	3401      	adds	r4, #1
 8015040:	3e03      	subs	r6, #3
 8015042:	42b4      	cmp	r4, r6
 8015044:	bf88      	it	hi
 8015046:	2304      	movhi	r3, #4
 8015048:	4443      	add	r3, r8
 801504a:	2200      	movs	r2, #0
 801504c:	f843 2b04 	str.w	r2, [r3], #4
 8015050:	429f      	cmp	r7, r3
 8015052:	d2fb      	bcs.n	801504c <__hexnan+0xcc>
 8015054:	683b      	ldr	r3, [r7, #0]
 8015056:	b91b      	cbnz	r3, 8015060 <__hexnan+0xe0>
 8015058:	4547      	cmp	r7, r8
 801505a:	d128      	bne.n	80150ae <__hexnan+0x12e>
 801505c:	2301      	movs	r3, #1
 801505e:	603b      	str	r3, [r7, #0]
 8015060:	2005      	movs	r0, #5
 8015062:	b007      	add	sp, #28
 8015064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015068:	3501      	adds	r5, #1
 801506a:	2d08      	cmp	r5, #8
 801506c:	f10b 0b01 	add.w	fp, fp, #1
 8015070:	dd06      	ble.n	8015080 <__hexnan+0x100>
 8015072:	4544      	cmp	r4, r8
 8015074:	d9c1      	bls.n	8014ffa <__hexnan+0x7a>
 8015076:	2300      	movs	r3, #0
 8015078:	f844 3c04 	str.w	r3, [r4, #-4]
 801507c:	2501      	movs	r5, #1
 801507e:	3c04      	subs	r4, #4
 8015080:	6822      	ldr	r2, [r4, #0]
 8015082:	f000 000f 	and.w	r0, r0, #15
 8015086:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801508a:	6020      	str	r0, [r4, #0]
 801508c:	e7b5      	b.n	8014ffa <__hexnan+0x7a>
 801508e:	2508      	movs	r5, #8
 8015090:	e7b3      	b.n	8014ffa <__hexnan+0x7a>
 8015092:	9b01      	ldr	r3, [sp, #4]
 8015094:	2b00      	cmp	r3, #0
 8015096:	d0dd      	beq.n	8015054 <__hexnan+0xd4>
 8015098:	f1c3 0320 	rsb	r3, r3, #32
 801509c:	f04f 32ff 	mov.w	r2, #4294967295
 80150a0:	40da      	lsrs	r2, r3
 80150a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80150a6:	4013      	ands	r3, r2
 80150a8:	f846 3c04 	str.w	r3, [r6, #-4]
 80150ac:	e7d2      	b.n	8015054 <__hexnan+0xd4>
 80150ae:	3f04      	subs	r7, #4
 80150b0:	e7d0      	b.n	8015054 <__hexnan+0xd4>
 80150b2:	2004      	movs	r0, #4
 80150b4:	e7d5      	b.n	8015062 <__hexnan+0xe2>

080150b6 <__ascii_mbtowc>:
 80150b6:	b082      	sub	sp, #8
 80150b8:	b901      	cbnz	r1, 80150bc <__ascii_mbtowc+0x6>
 80150ba:	a901      	add	r1, sp, #4
 80150bc:	b142      	cbz	r2, 80150d0 <__ascii_mbtowc+0x1a>
 80150be:	b14b      	cbz	r3, 80150d4 <__ascii_mbtowc+0x1e>
 80150c0:	7813      	ldrb	r3, [r2, #0]
 80150c2:	600b      	str	r3, [r1, #0]
 80150c4:	7812      	ldrb	r2, [r2, #0]
 80150c6:	1e10      	subs	r0, r2, #0
 80150c8:	bf18      	it	ne
 80150ca:	2001      	movne	r0, #1
 80150cc:	b002      	add	sp, #8
 80150ce:	4770      	bx	lr
 80150d0:	4610      	mov	r0, r2
 80150d2:	e7fb      	b.n	80150cc <__ascii_mbtowc+0x16>
 80150d4:	f06f 0001 	mvn.w	r0, #1
 80150d8:	e7f8      	b.n	80150cc <__ascii_mbtowc+0x16>

080150da <_realloc_r>:
 80150da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150de:	4607      	mov	r7, r0
 80150e0:	4614      	mov	r4, r2
 80150e2:	460d      	mov	r5, r1
 80150e4:	b921      	cbnz	r1, 80150f0 <_realloc_r+0x16>
 80150e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80150ea:	4611      	mov	r1, r2
 80150ec:	f7fd be74 	b.w	8012dd8 <_malloc_r>
 80150f0:	b92a      	cbnz	r2, 80150fe <_realloc_r+0x24>
 80150f2:	f7fd fdfd 	bl	8012cf0 <_free_r>
 80150f6:	4625      	mov	r5, r4
 80150f8:	4628      	mov	r0, r5
 80150fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150fe:	f000 f840 	bl	8015182 <_malloc_usable_size_r>
 8015102:	4284      	cmp	r4, r0
 8015104:	4606      	mov	r6, r0
 8015106:	d802      	bhi.n	801510e <_realloc_r+0x34>
 8015108:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801510c:	d8f4      	bhi.n	80150f8 <_realloc_r+0x1e>
 801510e:	4621      	mov	r1, r4
 8015110:	4638      	mov	r0, r7
 8015112:	f7fd fe61 	bl	8012dd8 <_malloc_r>
 8015116:	4680      	mov	r8, r0
 8015118:	b908      	cbnz	r0, 801511e <_realloc_r+0x44>
 801511a:	4645      	mov	r5, r8
 801511c:	e7ec      	b.n	80150f8 <_realloc_r+0x1e>
 801511e:	42b4      	cmp	r4, r6
 8015120:	4622      	mov	r2, r4
 8015122:	4629      	mov	r1, r5
 8015124:	bf28      	it	cs
 8015126:	4632      	movcs	r2, r6
 8015128:	f7fc ff75 	bl	8012016 <memcpy>
 801512c:	4629      	mov	r1, r5
 801512e:	4638      	mov	r0, r7
 8015130:	f7fd fdde 	bl	8012cf0 <_free_r>
 8015134:	e7f1      	b.n	801511a <_realloc_r+0x40>

08015136 <__ascii_wctomb>:
 8015136:	4603      	mov	r3, r0
 8015138:	4608      	mov	r0, r1
 801513a:	b141      	cbz	r1, 801514e <__ascii_wctomb+0x18>
 801513c:	2aff      	cmp	r2, #255	@ 0xff
 801513e:	d904      	bls.n	801514a <__ascii_wctomb+0x14>
 8015140:	228a      	movs	r2, #138	@ 0x8a
 8015142:	601a      	str	r2, [r3, #0]
 8015144:	f04f 30ff 	mov.w	r0, #4294967295
 8015148:	4770      	bx	lr
 801514a:	700a      	strb	r2, [r1, #0]
 801514c:	2001      	movs	r0, #1
 801514e:	4770      	bx	lr

08015150 <fiprintf>:
 8015150:	b40e      	push	{r1, r2, r3}
 8015152:	b503      	push	{r0, r1, lr}
 8015154:	4601      	mov	r1, r0
 8015156:	ab03      	add	r3, sp, #12
 8015158:	4805      	ldr	r0, [pc, #20]	@ (8015170 <fiprintf+0x20>)
 801515a:	f853 2b04 	ldr.w	r2, [r3], #4
 801515e:	6800      	ldr	r0, [r0, #0]
 8015160:	9301      	str	r3, [sp, #4]
 8015162:	f000 f83f 	bl	80151e4 <_vfiprintf_r>
 8015166:	b002      	add	sp, #8
 8015168:	f85d eb04 	ldr.w	lr, [sp], #4
 801516c:	b003      	add	sp, #12
 801516e:	4770      	bx	lr
 8015170:	2000003c 	.word	0x2000003c

08015174 <abort>:
 8015174:	b508      	push	{r3, lr}
 8015176:	2006      	movs	r0, #6
 8015178:	f000 fa08 	bl	801558c <raise>
 801517c:	2001      	movs	r0, #1
 801517e:	f7ed fb97 	bl	80028b0 <_exit>

08015182 <_malloc_usable_size_r>:
 8015182:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015186:	1f18      	subs	r0, r3, #4
 8015188:	2b00      	cmp	r3, #0
 801518a:	bfbc      	itt	lt
 801518c:	580b      	ldrlt	r3, [r1, r0]
 801518e:	18c0      	addlt	r0, r0, r3
 8015190:	4770      	bx	lr

08015192 <__sfputc_r>:
 8015192:	6893      	ldr	r3, [r2, #8]
 8015194:	3b01      	subs	r3, #1
 8015196:	2b00      	cmp	r3, #0
 8015198:	b410      	push	{r4}
 801519a:	6093      	str	r3, [r2, #8]
 801519c:	da08      	bge.n	80151b0 <__sfputc_r+0x1e>
 801519e:	6994      	ldr	r4, [r2, #24]
 80151a0:	42a3      	cmp	r3, r4
 80151a2:	db01      	blt.n	80151a8 <__sfputc_r+0x16>
 80151a4:	290a      	cmp	r1, #10
 80151a6:	d103      	bne.n	80151b0 <__sfputc_r+0x1e>
 80151a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80151ac:	f000 b932 	b.w	8015414 <__swbuf_r>
 80151b0:	6813      	ldr	r3, [r2, #0]
 80151b2:	1c58      	adds	r0, r3, #1
 80151b4:	6010      	str	r0, [r2, #0]
 80151b6:	7019      	strb	r1, [r3, #0]
 80151b8:	4608      	mov	r0, r1
 80151ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80151be:	4770      	bx	lr

080151c0 <__sfputs_r>:
 80151c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151c2:	4606      	mov	r6, r0
 80151c4:	460f      	mov	r7, r1
 80151c6:	4614      	mov	r4, r2
 80151c8:	18d5      	adds	r5, r2, r3
 80151ca:	42ac      	cmp	r4, r5
 80151cc:	d101      	bne.n	80151d2 <__sfputs_r+0x12>
 80151ce:	2000      	movs	r0, #0
 80151d0:	e007      	b.n	80151e2 <__sfputs_r+0x22>
 80151d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151d6:	463a      	mov	r2, r7
 80151d8:	4630      	mov	r0, r6
 80151da:	f7ff ffda 	bl	8015192 <__sfputc_r>
 80151de:	1c43      	adds	r3, r0, #1
 80151e0:	d1f3      	bne.n	80151ca <__sfputs_r+0xa>
 80151e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080151e4 <_vfiprintf_r>:
 80151e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151e8:	460d      	mov	r5, r1
 80151ea:	b09d      	sub	sp, #116	@ 0x74
 80151ec:	4614      	mov	r4, r2
 80151ee:	4698      	mov	r8, r3
 80151f0:	4606      	mov	r6, r0
 80151f2:	b118      	cbz	r0, 80151fc <_vfiprintf_r+0x18>
 80151f4:	6a03      	ldr	r3, [r0, #32]
 80151f6:	b90b      	cbnz	r3, 80151fc <_vfiprintf_r+0x18>
 80151f8:	f7fc fd5e 	bl	8011cb8 <__sinit>
 80151fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80151fe:	07d9      	lsls	r1, r3, #31
 8015200:	d405      	bmi.n	801520e <_vfiprintf_r+0x2a>
 8015202:	89ab      	ldrh	r3, [r5, #12]
 8015204:	059a      	lsls	r2, r3, #22
 8015206:	d402      	bmi.n	801520e <_vfiprintf_r+0x2a>
 8015208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801520a:	f7fc ff02 	bl	8012012 <__retarget_lock_acquire_recursive>
 801520e:	89ab      	ldrh	r3, [r5, #12]
 8015210:	071b      	lsls	r3, r3, #28
 8015212:	d501      	bpl.n	8015218 <_vfiprintf_r+0x34>
 8015214:	692b      	ldr	r3, [r5, #16]
 8015216:	b99b      	cbnz	r3, 8015240 <_vfiprintf_r+0x5c>
 8015218:	4629      	mov	r1, r5
 801521a:	4630      	mov	r0, r6
 801521c:	f000 f938 	bl	8015490 <__swsetup_r>
 8015220:	b170      	cbz	r0, 8015240 <_vfiprintf_r+0x5c>
 8015222:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015224:	07dc      	lsls	r4, r3, #31
 8015226:	d504      	bpl.n	8015232 <_vfiprintf_r+0x4e>
 8015228:	f04f 30ff 	mov.w	r0, #4294967295
 801522c:	b01d      	add	sp, #116	@ 0x74
 801522e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015232:	89ab      	ldrh	r3, [r5, #12]
 8015234:	0598      	lsls	r0, r3, #22
 8015236:	d4f7      	bmi.n	8015228 <_vfiprintf_r+0x44>
 8015238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801523a:	f7fc feeb 	bl	8012014 <__retarget_lock_release_recursive>
 801523e:	e7f3      	b.n	8015228 <_vfiprintf_r+0x44>
 8015240:	2300      	movs	r3, #0
 8015242:	9309      	str	r3, [sp, #36]	@ 0x24
 8015244:	2320      	movs	r3, #32
 8015246:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801524a:	f8cd 800c 	str.w	r8, [sp, #12]
 801524e:	2330      	movs	r3, #48	@ 0x30
 8015250:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015400 <_vfiprintf_r+0x21c>
 8015254:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015258:	f04f 0901 	mov.w	r9, #1
 801525c:	4623      	mov	r3, r4
 801525e:	469a      	mov	sl, r3
 8015260:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015264:	b10a      	cbz	r2, 801526a <_vfiprintf_r+0x86>
 8015266:	2a25      	cmp	r2, #37	@ 0x25
 8015268:	d1f9      	bne.n	801525e <_vfiprintf_r+0x7a>
 801526a:	ebba 0b04 	subs.w	fp, sl, r4
 801526e:	d00b      	beq.n	8015288 <_vfiprintf_r+0xa4>
 8015270:	465b      	mov	r3, fp
 8015272:	4622      	mov	r2, r4
 8015274:	4629      	mov	r1, r5
 8015276:	4630      	mov	r0, r6
 8015278:	f7ff ffa2 	bl	80151c0 <__sfputs_r>
 801527c:	3001      	adds	r0, #1
 801527e:	f000 80a7 	beq.w	80153d0 <_vfiprintf_r+0x1ec>
 8015282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015284:	445a      	add	r2, fp
 8015286:	9209      	str	r2, [sp, #36]	@ 0x24
 8015288:	f89a 3000 	ldrb.w	r3, [sl]
 801528c:	2b00      	cmp	r3, #0
 801528e:	f000 809f 	beq.w	80153d0 <_vfiprintf_r+0x1ec>
 8015292:	2300      	movs	r3, #0
 8015294:	f04f 32ff 	mov.w	r2, #4294967295
 8015298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801529c:	f10a 0a01 	add.w	sl, sl, #1
 80152a0:	9304      	str	r3, [sp, #16]
 80152a2:	9307      	str	r3, [sp, #28]
 80152a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80152a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80152aa:	4654      	mov	r4, sl
 80152ac:	2205      	movs	r2, #5
 80152ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152b2:	4853      	ldr	r0, [pc, #332]	@ (8015400 <_vfiprintf_r+0x21c>)
 80152b4:	f7ea ffb4 	bl	8000220 <memchr>
 80152b8:	9a04      	ldr	r2, [sp, #16]
 80152ba:	b9d8      	cbnz	r0, 80152f4 <_vfiprintf_r+0x110>
 80152bc:	06d1      	lsls	r1, r2, #27
 80152be:	bf44      	itt	mi
 80152c0:	2320      	movmi	r3, #32
 80152c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80152c6:	0713      	lsls	r3, r2, #28
 80152c8:	bf44      	itt	mi
 80152ca:	232b      	movmi	r3, #43	@ 0x2b
 80152cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80152d0:	f89a 3000 	ldrb.w	r3, [sl]
 80152d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80152d6:	d015      	beq.n	8015304 <_vfiprintf_r+0x120>
 80152d8:	9a07      	ldr	r2, [sp, #28]
 80152da:	4654      	mov	r4, sl
 80152dc:	2000      	movs	r0, #0
 80152de:	f04f 0c0a 	mov.w	ip, #10
 80152e2:	4621      	mov	r1, r4
 80152e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80152e8:	3b30      	subs	r3, #48	@ 0x30
 80152ea:	2b09      	cmp	r3, #9
 80152ec:	d94b      	bls.n	8015386 <_vfiprintf_r+0x1a2>
 80152ee:	b1b0      	cbz	r0, 801531e <_vfiprintf_r+0x13a>
 80152f0:	9207      	str	r2, [sp, #28]
 80152f2:	e014      	b.n	801531e <_vfiprintf_r+0x13a>
 80152f4:	eba0 0308 	sub.w	r3, r0, r8
 80152f8:	fa09 f303 	lsl.w	r3, r9, r3
 80152fc:	4313      	orrs	r3, r2
 80152fe:	9304      	str	r3, [sp, #16]
 8015300:	46a2      	mov	sl, r4
 8015302:	e7d2      	b.n	80152aa <_vfiprintf_r+0xc6>
 8015304:	9b03      	ldr	r3, [sp, #12]
 8015306:	1d19      	adds	r1, r3, #4
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	9103      	str	r1, [sp, #12]
 801530c:	2b00      	cmp	r3, #0
 801530e:	bfbb      	ittet	lt
 8015310:	425b      	neglt	r3, r3
 8015312:	f042 0202 	orrlt.w	r2, r2, #2
 8015316:	9307      	strge	r3, [sp, #28]
 8015318:	9307      	strlt	r3, [sp, #28]
 801531a:	bfb8      	it	lt
 801531c:	9204      	strlt	r2, [sp, #16]
 801531e:	7823      	ldrb	r3, [r4, #0]
 8015320:	2b2e      	cmp	r3, #46	@ 0x2e
 8015322:	d10a      	bne.n	801533a <_vfiprintf_r+0x156>
 8015324:	7863      	ldrb	r3, [r4, #1]
 8015326:	2b2a      	cmp	r3, #42	@ 0x2a
 8015328:	d132      	bne.n	8015390 <_vfiprintf_r+0x1ac>
 801532a:	9b03      	ldr	r3, [sp, #12]
 801532c:	1d1a      	adds	r2, r3, #4
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	9203      	str	r2, [sp, #12]
 8015332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015336:	3402      	adds	r4, #2
 8015338:	9305      	str	r3, [sp, #20]
 801533a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015410 <_vfiprintf_r+0x22c>
 801533e:	7821      	ldrb	r1, [r4, #0]
 8015340:	2203      	movs	r2, #3
 8015342:	4650      	mov	r0, sl
 8015344:	f7ea ff6c 	bl	8000220 <memchr>
 8015348:	b138      	cbz	r0, 801535a <_vfiprintf_r+0x176>
 801534a:	9b04      	ldr	r3, [sp, #16]
 801534c:	eba0 000a 	sub.w	r0, r0, sl
 8015350:	2240      	movs	r2, #64	@ 0x40
 8015352:	4082      	lsls	r2, r0
 8015354:	4313      	orrs	r3, r2
 8015356:	3401      	adds	r4, #1
 8015358:	9304      	str	r3, [sp, #16]
 801535a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801535e:	4829      	ldr	r0, [pc, #164]	@ (8015404 <_vfiprintf_r+0x220>)
 8015360:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015364:	2206      	movs	r2, #6
 8015366:	f7ea ff5b 	bl	8000220 <memchr>
 801536a:	2800      	cmp	r0, #0
 801536c:	d03f      	beq.n	80153ee <_vfiprintf_r+0x20a>
 801536e:	4b26      	ldr	r3, [pc, #152]	@ (8015408 <_vfiprintf_r+0x224>)
 8015370:	bb1b      	cbnz	r3, 80153ba <_vfiprintf_r+0x1d6>
 8015372:	9b03      	ldr	r3, [sp, #12]
 8015374:	3307      	adds	r3, #7
 8015376:	f023 0307 	bic.w	r3, r3, #7
 801537a:	3308      	adds	r3, #8
 801537c:	9303      	str	r3, [sp, #12]
 801537e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015380:	443b      	add	r3, r7
 8015382:	9309      	str	r3, [sp, #36]	@ 0x24
 8015384:	e76a      	b.n	801525c <_vfiprintf_r+0x78>
 8015386:	fb0c 3202 	mla	r2, ip, r2, r3
 801538a:	460c      	mov	r4, r1
 801538c:	2001      	movs	r0, #1
 801538e:	e7a8      	b.n	80152e2 <_vfiprintf_r+0xfe>
 8015390:	2300      	movs	r3, #0
 8015392:	3401      	adds	r4, #1
 8015394:	9305      	str	r3, [sp, #20]
 8015396:	4619      	mov	r1, r3
 8015398:	f04f 0c0a 	mov.w	ip, #10
 801539c:	4620      	mov	r0, r4
 801539e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80153a2:	3a30      	subs	r2, #48	@ 0x30
 80153a4:	2a09      	cmp	r2, #9
 80153a6:	d903      	bls.n	80153b0 <_vfiprintf_r+0x1cc>
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d0c6      	beq.n	801533a <_vfiprintf_r+0x156>
 80153ac:	9105      	str	r1, [sp, #20]
 80153ae:	e7c4      	b.n	801533a <_vfiprintf_r+0x156>
 80153b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80153b4:	4604      	mov	r4, r0
 80153b6:	2301      	movs	r3, #1
 80153b8:	e7f0      	b.n	801539c <_vfiprintf_r+0x1b8>
 80153ba:	ab03      	add	r3, sp, #12
 80153bc:	9300      	str	r3, [sp, #0]
 80153be:	462a      	mov	r2, r5
 80153c0:	4b12      	ldr	r3, [pc, #72]	@ (801540c <_vfiprintf_r+0x228>)
 80153c2:	a904      	add	r1, sp, #16
 80153c4:	4630      	mov	r0, r6
 80153c6:	f7fb fe27 	bl	8011018 <_printf_float>
 80153ca:	4607      	mov	r7, r0
 80153cc:	1c78      	adds	r0, r7, #1
 80153ce:	d1d6      	bne.n	801537e <_vfiprintf_r+0x19a>
 80153d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80153d2:	07d9      	lsls	r1, r3, #31
 80153d4:	d405      	bmi.n	80153e2 <_vfiprintf_r+0x1fe>
 80153d6:	89ab      	ldrh	r3, [r5, #12]
 80153d8:	059a      	lsls	r2, r3, #22
 80153da:	d402      	bmi.n	80153e2 <_vfiprintf_r+0x1fe>
 80153dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80153de:	f7fc fe19 	bl	8012014 <__retarget_lock_release_recursive>
 80153e2:	89ab      	ldrh	r3, [r5, #12]
 80153e4:	065b      	lsls	r3, r3, #25
 80153e6:	f53f af1f 	bmi.w	8015228 <_vfiprintf_r+0x44>
 80153ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80153ec:	e71e      	b.n	801522c <_vfiprintf_r+0x48>
 80153ee:	ab03      	add	r3, sp, #12
 80153f0:	9300      	str	r3, [sp, #0]
 80153f2:	462a      	mov	r2, r5
 80153f4:	4b05      	ldr	r3, [pc, #20]	@ (801540c <_vfiprintf_r+0x228>)
 80153f6:	a904      	add	r1, sp, #16
 80153f8:	4630      	mov	r0, r6
 80153fa:	f7fc f8a5 	bl	8011548 <_printf_i>
 80153fe:	e7e4      	b.n	80153ca <_vfiprintf_r+0x1e6>
 8015400:	08015b25 	.word	0x08015b25
 8015404:	08015b2f 	.word	0x08015b2f
 8015408:	08011019 	.word	0x08011019
 801540c:	080151c1 	.word	0x080151c1
 8015410:	08015b2b 	.word	0x08015b2b

08015414 <__swbuf_r>:
 8015414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015416:	460e      	mov	r6, r1
 8015418:	4614      	mov	r4, r2
 801541a:	4605      	mov	r5, r0
 801541c:	b118      	cbz	r0, 8015426 <__swbuf_r+0x12>
 801541e:	6a03      	ldr	r3, [r0, #32]
 8015420:	b90b      	cbnz	r3, 8015426 <__swbuf_r+0x12>
 8015422:	f7fc fc49 	bl	8011cb8 <__sinit>
 8015426:	69a3      	ldr	r3, [r4, #24]
 8015428:	60a3      	str	r3, [r4, #8]
 801542a:	89a3      	ldrh	r3, [r4, #12]
 801542c:	071a      	lsls	r2, r3, #28
 801542e:	d501      	bpl.n	8015434 <__swbuf_r+0x20>
 8015430:	6923      	ldr	r3, [r4, #16]
 8015432:	b943      	cbnz	r3, 8015446 <__swbuf_r+0x32>
 8015434:	4621      	mov	r1, r4
 8015436:	4628      	mov	r0, r5
 8015438:	f000 f82a 	bl	8015490 <__swsetup_r>
 801543c:	b118      	cbz	r0, 8015446 <__swbuf_r+0x32>
 801543e:	f04f 37ff 	mov.w	r7, #4294967295
 8015442:	4638      	mov	r0, r7
 8015444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015446:	6823      	ldr	r3, [r4, #0]
 8015448:	6922      	ldr	r2, [r4, #16]
 801544a:	1a98      	subs	r0, r3, r2
 801544c:	6963      	ldr	r3, [r4, #20]
 801544e:	b2f6      	uxtb	r6, r6
 8015450:	4283      	cmp	r3, r0
 8015452:	4637      	mov	r7, r6
 8015454:	dc05      	bgt.n	8015462 <__swbuf_r+0x4e>
 8015456:	4621      	mov	r1, r4
 8015458:	4628      	mov	r0, r5
 801545a:	f7ff fa53 	bl	8014904 <_fflush_r>
 801545e:	2800      	cmp	r0, #0
 8015460:	d1ed      	bne.n	801543e <__swbuf_r+0x2a>
 8015462:	68a3      	ldr	r3, [r4, #8]
 8015464:	3b01      	subs	r3, #1
 8015466:	60a3      	str	r3, [r4, #8]
 8015468:	6823      	ldr	r3, [r4, #0]
 801546a:	1c5a      	adds	r2, r3, #1
 801546c:	6022      	str	r2, [r4, #0]
 801546e:	701e      	strb	r6, [r3, #0]
 8015470:	6962      	ldr	r2, [r4, #20]
 8015472:	1c43      	adds	r3, r0, #1
 8015474:	429a      	cmp	r2, r3
 8015476:	d004      	beq.n	8015482 <__swbuf_r+0x6e>
 8015478:	89a3      	ldrh	r3, [r4, #12]
 801547a:	07db      	lsls	r3, r3, #31
 801547c:	d5e1      	bpl.n	8015442 <__swbuf_r+0x2e>
 801547e:	2e0a      	cmp	r6, #10
 8015480:	d1df      	bne.n	8015442 <__swbuf_r+0x2e>
 8015482:	4621      	mov	r1, r4
 8015484:	4628      	mov	r0, r5
 8015486:	f7ff fa3d 	bl	8014904 <_fflush_r>
 801548a:	2800      	cmp	r0, #0
 801548c:	d0d9      	beq.n	8015442 <__swbuf_r+0x2e>
 801548e:	e7d6      	b.n	801543e <__swbuf_r+0x2a>

08015490 <__swsetup_r>:
 8015490:	b538      	push	{r3, r4, r5, lr}
 8015492:	4b29      	ldr	r3, [pc, #164]	@ (8015538 <__swsetup_r+0xa8>)
 8015494:	4605      	mov	r5, r0
 8015496:	6818      	ldr	r0, [r3, #0]
 8015498:	460c      	mov	r4, r1
 801549a:	b118      	cbz	r0, 80154a4 <__swsetup_r+0x14>
 801549c:	6a03      	ldr	r3, [r0, #32]
 801549e:	b90b      	cbnz	r3, 80154a4 <__swsetup_r+0x14>
 80154a0:	f7fc fc0a 	bl	8011cb8 <__sinit>
 80154a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154a8:	0719      	lsls	r1, r3, #28
 80154aa:	d422      	bmi.n	80154f2 <__swsetup_r+0x62>
 80154ac:	06da      	lsls	r2, r3, #27
 80154ae:	d407      	bmi.n	80154c0 <__swsetup_r+0x30>
 80154b0:	2209      	movs	r2, #9
 80154b2:	602a      	str	r2, [r5, #0]
 80154b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80154b8:	81a3      	strh	r3, [r4, #12]
 80154ba:	f04f 30ff 	mov.w	r0, #4294967295
 80154be:	e033      	b.n	8015528 <__swsetup_r+0x98>
 80154c0:	0758      	lsls	r0, r3, #29
 80154c2:	d512      	bpl.n	80154ea <__swsetup_r+0x5a>
 80154c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80154c6:	b141      	cbz	r1, 80154da <__swsetup_r+0x4a>
 80154c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80154cc:	4299      	cmp	r1, r3
 80154ce:	d002      	beq.n	80154d6 <__swsetup_r+0x46>
 80154d0:	4628      	mov	r0, r5
 80154d2:	f7fd fc0d 	bl	8012cf0 <_free_r>
 80154d6:	2300      	movs	r3, #0
 80154d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80154da:	89a3      	ldrh	r3, [r4, #12]
 80154dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80154e0:	81a3      	strh	r3, [r4, #12]
 80154e2:	2300      	movs	r3, #0
 80154e4:	6063      	str	r3, [r4, #4]
 80154e6:	6923      	ldr	r3, [r4, #16]
 80154e8:	6023      	str	r3, [r4, #0]
 80154ea:	89a3      	ldrh	r3, [r4, #12]
 80154ec:	f043 0308 	orr.w	r3, r3, #8
 80154f0:	81a3      	strh	r3, [r4, #12]
 80154f2:	6923      	ldr	r3, [r4, #16]
 80154f4:	b94b      	cbnz	r3, 801550a <__swsetup_r+0x7a>
 80154f6:	89a3      	ldrh	r3, [r4, #12]
 80154f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80154fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015500:	d003      	beq.n	801550a <__swsetup_r+0x7a>
 8015502:	4621      	mov	r1, r4
 8015504:	4628      	mov	r0, r5
 8015506:	f000 f883 	bl	8015610 <__smakebuf_r>
 801550a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801550e:	f013 0201 	ands.w	r2, r3, #1
 8015512:	d00a      	beq.n	801552a <__swsetup_r+0x9a>
 8015514:	2200      	movs	r2, #0
 8015516:	60a2      	str	r2, [r4, #8]
 8015518:	6962      	ldr	r2, [r4, #20]
 801551a:	4252      	negs	r2, r2
 801551c:	61a2      	str	r2, [r4, #24]
 801551e:	6922      	ldr	r2, [r4, #16]
 8015520:	b942      	cbnz	r2, 8015534 <__swsetup_r+0xa4>
 8015522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015526:	d1c5      	bne.n	80154b4 <__swsetup_r+0x24>
 8015528:	bd38      	pop	{r3, r4, r5, pc}
 801552a:	0799      	lsls	r1, r3, #30
 801552c:	bf58      	it	pl
 801552e:	6962      	ldrpl	r2, [r4, #20]
 8015530:	60a2      	str	r2, [r4, #8]
 8015532:	e7f4      	b.n	801551e <__swsetup_r+0x8e>
 8015534:	2000      	movs	r0, #0
 8015536:	e7f7      	b.n	8015528 <__swsetup_r+0x98>
 8015538:	2000003c 	.word	0x2000003c

0801553c <_raise_r>:
 801553c:	291f      	cmp	r1, #31
 801553e:	b538      	push	{r3, r4, r5, lr}
 8015540:	4605      	mov	r5, r0
 8015542:	460c      	mov	r4, r1
 8015544:	d904      	bls.n	8015550 <_raise_r+0x14>
 8015546:	2316      	movs	r3, #22
 8015548:	6003      	str	r3, [r0, #0]
 801554a:	f04f 30ff 	mov.w	r0, #4294967295
 801554e:	bd38      	pop	{r3, r4, r5, pc}
 8015550:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015552:	b112      	cbz	r2, 801555a <_raise_r+0x1e>
 8015554:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015558:	b94b      	cbnz	r3, 801556e <_raise_r+0x32>
 801555a:	4628      	mov	r0, r5
 801555c:	f000 f830 	bl	80155c0 <_getpid_r>
 8015560:	4622      	mov	r2, r4
 8015562:	4601      	mov	r1, r0
 8015564:	4628      	mov	r0, r5
 8015566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801556a:	f000 b817 	b.w	801559c <_kill_r>
 801556e:	2b01      	cmp	r3, #1
 8015570:	d00a      	beq.n	8015588 <_raise_r+0x4c>
 8015572:	1c59      	adds	r1, r3, #1
 8015574:	d103      	bne.n	801557e <_raise_r+0x42>
 8015576:	2316      	movs	r3, #22
 8015578:	6003      	str	r3, [r0, #0]
 801557a:	2001      	movs	r0, #1
 801557c:	e7e7      	b.n	801554e <_raise_r+0x12>
 801557e:	2100      	movs	r1, #0
 8015580:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015584:	4620      	mov	r0, r4
 8015586:	4798      	blx	r3
 8015588:	2000      	movs	r0, #0
 801558a:	e7e0      	b.n	801554e <_raise_r+0x12>

0801558c <raise>:
 801558c:	4b02      	ldr	r3, [pc, #8]	@ (8015598 <raise+0xc>)
 801558e:	4601      	mov	r1, r0
 8015590:	6818      	ldr	r0, [r3, #0]
 8015592:	f7ff bfd3 	b.w	801553c <_raise_r>
 8015596:	bf00      	nop
 8015598:	2000003c 	.word	0x2000003c

0801559c <_kill_r>:
 801559c:	b538      	push	{r3, r4, r5, lr}
 801559e:	4d07      	ldr	r5, [pc, #28]	@ (80155bc <_kill_r+0x20>)
 80155a0:	2300      	movs	r3, #0
 80155a2:	4604      	mov	r4, r0
 80155a4:	4608      	mov	r0, r1
 80155a6:	4611      	mov	r1, r2
 80155a8:	602b      	str	r3, [r5, #0]
 80155aa:	f7ed f971 	bl	8002890 <_kill>
 80155ae:	1c43      	adds	r3, r0, #1
 80155b0:	d102      	bne.n	80155b8 <_kill_r+0x1c>
 80155b2:	682b      	ldr	r3, [r5, #0]
 80155b4:	b103      	cbz	r3, 80155b8 <_kill_r+0x1c>
 80155b6:	6023      	str	r3, [r4, #0]
 80155b8:	bd38      	pop	{r3, r4, r5, pc}
 80155ba:	bf00      	nop
 80155bc:	2000462c 	.word	0x2000462c

080155c0 <_getpid_r>:
 80155c0:	f7ed b95e 	b.w	8002880 <_getpid>

080155c4 <__swhatbuf_r>:
 80155c4:	b570      	push	{r4, r5, r6, lr}
 80155c6:	460c      	mov	r4, r1
 80155c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80155cc:	2900      	cmp	r1, #0
 80155ce:	b096      	sub	sp, #88	@ 0x58
 80155d0:	4615      	mov	r5, r2
 80155d2:	461e      	mov	r6, r3
 80155d4:	da0d      	bge.n	80155f2 <__swhatbuf_r+0x2e>
 80155d6:	89a3      	ldrh	r3, [r4, #12]
 80155d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80155dc:	f04f 0100 	mov.w	r1, #0
 80155e0:	bf14      	ite	ne
 80155e2:	2340      	movne	r3, #64	@ 0x40
 80155e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80155e8:	2000      	movs	r0, #0
 80155ea:	6031      	str	r1, [r6, #0]
 80155ec:	602b      	str	r3, [r5, #0]
 80155ee:	b016      	add	sp, #88	@ 0x58
 80155f0:	bd70      	pop	{r4, r5, r6, pc}
 80155f2:	466a      	mov	r2, sp
 80155f4:	f000 f848 	bl	8015688 <_fstat_r>
 80155f8:	2800      	cmp	r0, #0
 80155fa:	dbec      	blt.n	80155d6 <__swhatbuf_r+0x12>
 80155fc:	9901      	ldr	r1, [sp, #4]
 80155fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015602:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015606:	4259      	negs	r1, r3
 8015608:	4159      	adcs	r1, r3
 801560a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801560e:	e7eb      	b.n	80155e8 <__swhatbuf_r+0x24>

08015610 <__smakebuf_r>:
 8015610:	898b      	ldrh	r3, [r1, #12]
 8015612:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015614:	079d      	lsls	r5, r3, #30
 8015616:	4606      	mov	r6, r0
 8015618:	460c      	mov	r4, r1
 801561a:	d507      	bpl.n	801562c <__smakebuf_r+0x1c>
 801561c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015620:	6023      	str	r3, [r4, #0]
 8015622:	6123      	str	r3, [r4, #16]
 8015624:	2301      	movs	r3, #1
 8015626:	6163      	str	r3, [r4, #20]
 8015628:	b003      	add	sp, #12
 801562a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801562c:	ab01      	add	r3, sp, #4
 801562e:	466a      	mov	r2, sp
 8015630:	f7ff ffc8 	bl	80155c4 <__swhatbuf_r>
 8015634:	9f00      	ldr	r7, [sp, #0]
 8015636:	4605      	mov	r5, r0
 8015638:	4639      	mov	r1, r7
 801563a:	4630      	mov	r0, r6
 801563c:	f7fd fbcc 	bl	8012dd8 <_malloc_r>
 8015640:	b948      	cbnz	r0, 8015656 <__smakebuf_r+0x46>
 8015642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015646:	059a      	lsls	r2, r3, #22
 8015648:	d4ee      	bmi.n	8015628 <__smakebuf_r+0x18>
 801564a:	f023 0303 	bic.w	r3, r3, #3
 801564e:	f043 0302 	orr.w	r3, r3, #2
 8015652:	81a3      	strh	r3, [r4, #12]
 8015654:	e7e2      	b.n	801561c <__smakebuf_r+0xc>
 8015656:	89a3      	ldrh	r3, [r4, #12]
 8015658:	6020      	str	r0, [r4, #0]
 801565a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801565e:	81a3      	strh	r3, [r4, #12]
 8015660:	9b01      	ldr	r3, [sp, #4]
 8015662:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015666:	b15b      	cbz	r3, 8015680 <__smakebuf_r+0x70>
 8015668:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801566c:	4630      	mov	r0, r6
 801566e:	f000 f81d 	bl	80156ac <_isatty_r>
 8015672:	b128      	cbz	r0, 8015680 <__smakebuf_r+0x70>
 8015674:	89a3      	ldrh	r3, [r4, #12]
 8015676:	f023 0303 	bic.w	r3, r3, #3
 801567a:	f043 0301 	orr.w	r3, r3, #1
 801567e:	81a3      	strh	r3, [r4, #12]
 8015680:	89a3      	ldrh	r3, [r4, #12]
 8015682:	431d      	orrs	r5, r3
 8015684:	81a5      	strh	r5, [r4, #12]
 8015686:	e7cf      	b.n	8015628 <__smakebuf_r+0x18>

08015688 <_fstat_r>:
 8015688:	b538      	push	{r3, r4, r5, lr}
 801568a:	4d07      	ldr	r5, [pc, #28]	@ (80156a8 <_fstat_r+0x20>)
 801568c:	2300      	movs	r3, #0
 801568e:	4604      	mov	r4, r0
 8015690:	4608      	mov	r0, r1
 8015692:	4611      	mov	r1, r2
 8015694:	602b      	str	r3, [r5, #0]
 8015696:	f7ed f95b 	bl	8002950 <_fstat>
 801569a:	1c43      	adds	r3, r0, #1
 801569c:	d102      	bne.n	80156a4 <_fstat_r+0x1c>
 801569e:	682b      	ldr	r3, [r5, #0]
 80156a0:	b103      	cbz	r3, 80156a4 <_fstat_r+0x1c>
 80156a2:	6023      	str	r3, [r4, #0]
 80156a4:	bd38      	pop	{r3, r4, r5, pc}
 80156a6:	bf00      	nop
 80156a8:	2000462c 	.word	0x2000462c

080156ac <_isatty_r>:
 80156ac:	b538      	push	{r3, r4, r5, lr}
 80156ae:	4d06      	ldr	r5, [pc, #24]	@ (80156c8 <_isatty_r+0x1c>)
 80156b0:	2300      	movs	r3, #0
 80156b2:	4604      	mov	r4, r0
 80156b4:	4608      	mov	r0, r1
 80156b6:	602b      	str	r3, [r5, #0]
 80156b8:	f7ed f95a 	bl	8002970 <_isatty>
 80156bc:	1c43      	adds	r3, r0, #1
 80156be:	d102      	bne.n	80156c6 <_isatty_r+0x1a>
 80156c0:	682b      	ldr	r3, [r5, #0]
 80156c2:	b103      	cbz	r3, 80156c6 <_isatty_r+0x1a>
 80156c4:	6023      	str	r3, [r4, #0]
 80156c6:	bd38      	pop	{r3, r4, r5, pc}
 80156c8:	2000462c 	.word	0x2000462c

080156cc <_init>:
 80156cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156ce:	bf00      	nop
 80156d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80156d2:	bc08      	pop	{r3}
 80156d4:	469e      	mov	lr, r3
 80156d6:	4770      	bx	lr

080156d8 <_fini>:
 80156d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156da:	bf00      	nop
 80156dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80156de:	bc08      	pop	{r3}
 80156e0:	469e      	mov	lr, r3
 80156e2:	4770      	bx	lr
