// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [7:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
wire   [0:0] icmp_ln249_fu_747_p2;
wire   [0:0] icmp_ln253_fu_763_p2;
reg    ap_predicate_op134_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_CS_iter1_fsm_state2;
wire    ap_CS_iter4_fsm_state5;
wire    ap_CS_iter3_fsm_state4;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] icmp_ln249_reg_2270;
reg   [0:0] icmp_ln249_reg_2270_pp0_iter4_reg;
reg   [0:0] icmp_ln290_reg_2351;
reg   [0:0] icmp_ln290_reg_2351_pp0_iter4_reg;
reg    ap_predicate_op401_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL7threshs_0_address0;
wire   [4:0] p_ZL7threshs_0_q0;
wire   [4:0] p_ZL7threshs_1_address0;
wire   [5:0] p_ZL7threshs_1_q0;
wire   [4:0] p_ZL7threshs_2_address0;
wire   [6:0] p_ZL7threshs_2_q0;
wire   [4:0] p_ZL7threshs_3_address0;
wire   [5:0] p_ZL7threshs_3_q0;
wire   [4:0] p_ZL7threshs_4_address0;
wire   [7:0] p_ZL7threshs_4_q0;
wire   [4:0] p_ZL7threshs_5_address0;
wire   [7:0] p_ZL7threshs_5_q0;
wire   [4:0] p_ZL7threshs_6_address0;
wire   [6:0] p_ZL7threshs_6_q0;
wire   [4:0] p_ZL7threshs_7_address0;
wire   [6:0] p_ZL7threshs_7_q0;
wire   [4:0] p_ZL7threshs_8_address0;
wire   [3:0] p_ZL7threshs_8_q0;
wire   [4:0] p_ZL7threshs_9_address0;
wire   [8:0] p_ZL7threshs_9_q0;
wire   [4:0] p_ZL7threshs_10_address0;
wire   [8:0] p_ZL7threshs_10_q0;
wire   [4:0] p_ZL7threshs_11_address0;
wire   [8:0] p_ZL7threshs_11_q0;
wire   [4:0] p_ZL7threshs_12_address0;
wire   [8:0] p_ZL7threshs_12_q0;
wire   [4:0] p_ZL7threshs_13_address0;
wire   [7:0] p_ZL7threshs_13_q0;
wire   [4:0] p_ZL7threshs_14_address0;
wire   [7:0] p_ZL7threshs_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_2265;
reg   [31:0] nf_2_reg_2265_pp0_iter1_reg;
reg   [31:0] nf_2_reg_2265_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_2270_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_2270_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_2270_pp0_iter3_reg;
wire   [5:0] trunc_ln249_fu_759_p1;
wire   [3:0] tmp_fu_919_p103;
wire   [3:0] inputBuf_50_fu_1127_p1;
wire   [3:0] W_packed_fu_1381_p1;
reg  signed [3:0] W_packed_reg_2341;
wire   [0:0] icmp_ln272_fu_1385_p2;
reg   [0:0] icmp_ln272_reg_2346;
reg   [0:0] icmp_ln272_reg_2346_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_2346_pp0_iter2_reg;
wire   [0:0] icmp_ln290_fu_1397_p2;
reg   [0:0] icmp_ln290_reg_2351_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_2351_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_2351_pp0_iter3_reg;
wire   [0:0] icmp_ln108_3_fu_1543_p2;
reg   [0:0] icmp_ln108_3_reg_2445;
wire   [0:0] icmp_ln108_4_fu_1552_p2;
reg   [0:0] icmp_ln108_4_reg_2450;
wire   [0:0] icmp_ln108_5_fu_1561_p2;
reg   [0:0] icmp_ln108_5_reg_2455;
wire   [0:0] icmp_ln108_6_fu_1574_p2;
reg   [0:0] icmp_ln108_6_reg_2460;
wire   [1:0] add_ln218_1_fu_1753_p2;
reg   [1:0] add_ln218_1_reg_2465;
wire   [2:0] add_ln218_8_fu_1779_p2;
reg   [2:0] add_ln218_8_reg_2470;
wire   [2:0] add_ln218_11_fu_1805_p2;
reg   [2:0] add_ln218_11_reg_2475;
wire   [3:0] ap_phi_reg_pp0_iter0_inElem_reg_616;
reg   [3:0] ap_phi_reg_pp0_iter1_inElem_reg_616;
wire   [63:0] idxprom2_i_fu_1460_p1;
reg   [31:0] sf_fu_186;
wire   [31:0] sf_2_fu_1391_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [10:0] i_fu_190;
wire   [10:0] i_2_fu_753_p2;
reg   [10:0] ap_sig_allocacmp_i_1;
reg   [11:0] p_0_0_07437_fu_194;
wire  signed [11:0] grp_fu_1913_p3;
reg   [11:0] ap_sig_allocacmp_p_0_0_07437_load;
reg   [3:0] inputBuf_fu_198;
reg   [3:0] inputBuf_1_fu_202;
reg   [3:0] inputBuf_2_fu_206;
reg   [3:0] inputBuf_3_fu_210;
reg   [3:0] inputBuf_4_fu_214;
reg   [3:0] inputBuf_5_fu_218;
reg   [3:0] inputBuf_6_fu_222;
reg   [3:0] inputBuf_7_fu_226;
reg   [3:0] inputBuf_8_fu_230;
reg   [3:0] inputBuf_9_fu_234;
reg   [3:0] inputBuf_10_fu_238;
reg   [3:0] inputBuf_11_fu_242;
reg   [3:0] inputBuf_12_fu_246;
reg   [3:0] inputBuf_13_fu_250;
reg   [3:0] inputBuf_14_fu_254;
reg   [3:0] inputBuf_15_fu_258;
reg   [3:0] inputBuf_16_fu_262;
reg   [3:0] inputBuf_17_fu_266;
reg   [3:0] inputBuf_18_fu_270;
reg   [3:0] inputBuf_19_fu_274;
reg   [3:0] inputBuf_20_fu_278;
reg   [3:0] inputBuf_21_fu_282;
reg   [3:0] inputBuf_22_fu_286;
reg   [3:0] inputBuf_23_fu_290;
reg   [3:0] inputBuf_24_fu_294;
reg   [3:0] inputBuf_25_fu_298;
reg   [3:0] inputBuf_26_fu_302;
reg   [3:0] inputBuf_27_fu_306;
reg   [3:0] inputBuf_28_fu_310;
reg   [3:0] inputBuf_29_fu_314;
reg   [3:0] inputBuf_30_fu_318;
reg   [3:0] inputBuf_31_fu_322;
reg   [3:0] inputBuf_32_fu_326;
reg   [3:0] inputBuf_33_fu_330;
reg   [3:0] inputBuf_34_fu_334;
reg   [3:0] inputBuf_35_fu_338;
reg   [3:0] inputBuf_36_fu_342;
reg   [3:0] inputBuf_37_fu_346;
reg   [3:0] inputBuf_38_fu_350;
reg   [3:0] inputBuf_39_fu_354;
reg   [3:0] inputBuf_40_fu_358;
reg   [3:0] inputBuf_41_fu_362;
reg   [3:0] inputBuf_42_fu_366;
reg   [3:0] inputBuf_43_fu_370;
reg   [3:0] inputBuf_44_fu_374;
reg   [3:0] inputBuf_45_fu_378;
reg   [3:0] inputBuf_46_fu_382;
reg   [3:0] inputBuf_47_fu_386;
reg   [3:0] inputBuf_48_fu_390;
reg   [3:0] inputBuf_49_fu_394;
reg   [31:0] nf_1_fu_398;
wire   [31:0] nf_3_fu_1420_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
reg    p_ZL7threshs_0_ce0_local;
reg    p_ZL7threshs_1_ce0_local;
reg    p_ZL7threshs_2_ce0_local;
reg    p_ZL7threshs_3_ce0_local;
reg    p_ZL7threshs_4_ce0_local;
reg    p_ZL7threshs_5_ce0_local;
reg    p_ZL7threshs_6_ce0_local;
reg    p_ZL7threshs_7_ce0_local;
reg    p_ZL7threshs_8_ce0_local;
reg    p_ZL7threshs_9_ce0_local;
reg    p_ZL7threshs_10_ce0_local;
reg    p_ZL7threshs_11_ce0_local;
reg    p_ZL7threshs_12_ce0_local;
reg    p_ZL7threshs_13_ce0_local;
reg    p_ZL7threshs_14_ce0_local;
wire   [3:0] tmp_fu_919_p101;
wire   [5:0] tmp_fu_919_p102;
wire   [31:0] nf_fu_1408_p2;
wire   [0:0] icmp_ln302_fu_1414_p2;
wire   [11:0] zext_ln108_fu_1478_p1;
wire   [0:0] icmp_ln108_fu_1482_p2;
wire   [0:0] result_fu_1487_p2;
wire   [11:0] zext_ln108_1_fu_1497_p1;
wire   [0:0] icmp_ln108_1_fu_1501_p2;
wire   [0:0] xor_ln108_fu_1506_p2;
wire   [11:0] zext_ln108_2_fu_1516_p1;
wire   [0:0] icmp_ln108_2_fu_1520_p2;
wire   [0:0] xor_ln108_1_fu_1525_p2;
wire  signed [6:0] sext_ln108_fu_1535_p1;
wire   [11:0] zext_ln108_3_fu_1539_p1;
wire   [11:0] zext_ln108_4_fu_1548_p1;
wire   [11:0] zext_ln108_5_fu_1557_p1;
wire  signed [7:0] sext_ln108_1_fu_1566_p1;
wire   [11:0] zext_ln108_6_fu_1570_p1;
wire  signed [7:0] sext_ln108_2_fu_1579_p1;
wire   [11:0] zext_ln108_7_fu_1583_p1;
wire   [0:0] icmp_ln108_7_fu_1587_p2;
wire   [0:0] xor_ln108_6_fu_1592_p2;
wire  signed [7:0] sext_ln108_3_fu_1602_p1;
wire   [11:0] zext_ln108_8_fu_1606_p1;
wire   [0:0] icmp_ln108_8_fu_1610_p2;
wire   [0:0] xor_ln108_7_fu_1615_p2;
wire   [11:0] zext_ln108_9_fu_1625_p1;
wire   [0:0] icmp_ln108_9_fu_1629_p2;
wire   [0:0] xor_ln108_8_fu_1634_p2;
wire   [11:0] zext_ln108_10_fu_1644_p1;
wire   [0:0] icmp_ln108_10_fu_1648_p2;
wire   [0:0] xor_ln108_9_fu_1653_p2;
wire   [11:0] zext_ln108_11_fu_1663_p1;
wire   [0:0] icmp_ln108_11_fu_1667_p2;
wire   [0:0] xor_ln108_10_fu_1672_p2;
wire   [11:0] zext_ln108_12_fu_1682_p1;
wire   [0:0] icmp_ln108_12_fu_1686_p2;
wire   [0:0] xor_ln108_11_fu_1691_p2;
wire  signed [8:0] sext_ln108_4_fu_1701_p1;
wire   [11:0] zext_ln108_13_fu_1705_p1;
wire   [0:0] icmp_ln108_13_fu_1709_p2;
wire   [0:0] xor_ln108_12_fu_1714_p2;
wire  signed [8:0] sext_ln108_5_fu_1724_p1;
wire   [11:0] zext_ln108_14_fu_1728_p1;
wire   [0:0] icmp_ln108_14_fu_1732_p2;
wire   [0:0] xor_ln108_13_fu_1737_p2;
wire   [1:0] zext_ln215_fu_1493_p1;
wire   [1:0] zext_ln218_1_fu_1531_p1;
wire   [1:0] add_ln218_fu_1747_p2;
wire   [1:0] zext_ln218_fu_1512_p1;
wire   [1:0] zext_ln218_6_fu_1598_p1;
wire   [1:0] zext_ln218_7_fu_1621_p1;
wire   [1:0] add_ln218_6_fu_1759_p2;
wire   [1:0] zext_ln218_8_fu_1640_p1;
wire   [1:0] zext_ln218_9_fu_1659_p1;
wire   [1:0] add_ln218_7_fu_1769_p2;
wire   [2:0] zext_ln218_19_fu_1775_p1;
wire   [2:0] zext_ln218_18_fu_1765_p1;
wire   [1:0] zext_ln218_10_fu_1678_p1;
wire   [1:0] zext_ln218_11_fu_1697_p1;
wire   [1:0] add_ln218_9_fu_1785_p2;
wire   [1:0] zext_ln218_12_fu_1720_p1;
wire   [1:0] zext_ln218_13_fu_1743_p1;
wire   [1:0] add_ln218_10_fu_1795_p2;
wire   [2:0] zext_ln218_22_fu_1801_p1;
wire   [2:0] zext_ln218_21_fu_1791_p1;
wire   [0:0] xor_ln108_2_fu_1815_p2;
wire   [0:0] xor_ln108_3_fu_1824_p2;
wire   [0:0] xor_ln108_4_fu_1833_p2;
wire   [0:0] xor_ln108_5_fu_1842_p2;
wire   [1:0] zext_ln218_2_fu_1820_p1;
wire   [1:0] zext_ln218_3_fu_1829_p1;
wire   [1:0] add_ln218_2_fu_1854_p2;
wire   [1:0] zext_ln218_4_fu_1838_p1;
wire   [1:0] zext_ln218_5_fu_1847_p1;
wire   [1:0] add_ln218_3_fu_1864_p2;
wire   [2:0] zext_ln218_16_fu_1870_p1;
wire   [2:0] zext_ln218_15_fu_1860_p1;
wire   [2:0] add_ln218_4_fu_1874_p2;
wire   [2:0] zext_ln218_14_fu_1851_p1;
wire   [2:0] add_ln218_5_fu_1880_p2;
wire   [3:0] zext_ln218_23_fu_1893_p1;
wire   [3:0] zext_ln218_20_fu_1890_p1;
wire   [3:0] add_ln218_12_fu_1896_p2;
wire   [3:0] zext_ln218_17_fu_1886_p1;
wire   [3:0] result_2_fu_1902_p2;
wire   [3:0] grp_fu_1913_p0;
wire  signed [11:0] grp_fu_1913_p2;
reg    grp_fu_1913_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [7:0] grp_fu_1913_p00;
reg    ap_condition_128;
wire   [5:0] tmp_fu_919_p1;
wire   [5:0] tmp_fu_919_p3;
wire   [5:0] tmp_fu_919_p5;
wire   [5:0] tmp_fu_919_p7;
wire   [5:0] tmp_fu_919_p9;
wire   [5:0] tmp_fu_919_p11;
wire   [5:0] tmp_fu_919_p13;
wire   [5:0] tmp_fu_919_p15;
wire   [5:0] tmp_fu_919_p17;
wire   [5:0] tmp_fu_919_p19;
wire   [5:0] tmp_fu_919_p21;
wire   [5:0] tmp_fu_919_p23;
wire   [5:0] tmp_fu_919_p25;
wire   [5:0] tmp_fu_919_p27;
wire   [5:0] tmp_fu_919_p29;
wire   [5:0] tmp_fu_919_p31;
wire   [5:0] tmp_fu_919_p33;
wire   [5:0] tmp_fu_919_p35;
wire   [5:0] tmp_fu_919_p37;
wire   [5:0] tmp_fu_919_p39;
wire   [5:0] tmp_fu_919_p41;
wire   [5:0] tmp_fu_919_p43;
wire   [5:0] tmp_fu_919_p45;
wire   [5:0] tmp_fu_919_p47;
wire   [5:0] tmp_fu_919_p49;
wire   [5:0] tmp_fu_919_p51;
wire   [5:0] tmp_fu_919_p53;
wire   [5:0] tmp_fu_919_p55;
wire   [5:0] tmp_fu_919_p57;
wire   [5:0] tmp_fu_919_p59;
wire   [5:0] tmp_fu_919_p61;
wire   [5:0] tmp_fu_919_p63;
wire  signed [5:0] tmp_fu_919_p65;
wire  signed [5:0] tmp_fu_919_p67;
wire  signed [5:0] tmp_fu_919_p69;
wire  signed [5:0] tmp_fu_919_p71;
wire  signed [5:0] tmp_fu_919_p73;
wire  signed [5:0] tmp_fu_919_p75;
wire  signed [5:0] tmp_fu_919_p77;
wire  signed [5:0] tmp_fu_919_p79;
wire  signed [5:0] tmp_fu_919_p81;
wire  signed [5:0] tmp_fu_919_p83;
wire  signed [5:0] tmp_fu_919_p85;
wire  signed [5:0] tmp_fu_919_p87;
wire  signed [5:0] tmp_fu_919_p89;
wire  signed [5:0] tmp_fu_919_p91;
wire  signed [5:0] tmp_fu_919_p93;
wire  signed [5:0] tmp_fu_919_p95;
wire  signed [5:0] tmp_fu_919_p97;
wire  signed [5:0] tmp_fu_919_p99;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 sf_fu_186 = 32'd0;
#0 i_fu_190 = 11'd0;
#0 p_0_0_07437_fu_194 = 12'd0;
#0 inputBuf_fu_198 = 4'd0;
#0 inputBuf_1_fu_202 = 4'd0;
#0 inputBuf_2_fu_206 = 4'd0;
#0 inputBuf_3_fu_210 = 4'd0;
#0 inputBuf_4_fu_214 = 4'd0;
#0 inputBuf_5_fu_218 = 4'd0;
#0 inputBuf_6_fu_222 = 4'd0;
#0 inputBuf_7_fu_226 = 4'd0;
#0 inputBuf_8_fu_230 = 4'd0;
#0 inputBuf_9_fu_234 = 4'd0;
#0 inputBuf_10_fu_238 = 4'd0;
#0 inputBuf_11_fu_242 = 4'd0;
#0 inputBuf_12_fu_246 = 4'd0;
#0 inputBuf_13_fu_250 = 4'd0;
#0 inputBuf_14_fu_254 = 4'd0;
#0 inputBuf_15_fu_258 = 4'd0;
#0 inputBuf_16_fu_262 = 4'd0;
#0 inputBuf_17_fu_266 = 4'd0;
#0 inputBuf_18_fu_270 = 4'd0;
#0 inputBuf_19_fu_274 = 4'd0;
#0 inputBuf_20_fu_278 = 4'd0;
#0 inputBuf_21_fu_282 = 4'd0;
#0 inputBuf_22_fu_286 = 4'd0;
#0 inputBuf_23_fu_290 = 4'd0;
#0 inputBuf_24_fu_294 = 4'd0;
#0 inputBuf_25_fu_298 = 4'd0;
#0 inputBuf_26_fu_302 = 4'd0;
#0 inputBuf_27_fu_306 = 4'd0;
#0 inputBuf_28_fu_310 = 4'd0;
#0 inputBuf_29_fu_314 = 4'd0;
#0 inputBuf_30_fu_318 = 4'd0;
#0 inputBuf_31_fu_322 = 4'd0;
#0 inputBuf_32_fu_326 = 4'd0;
#0 inputBuf_33_fu_330 = 4'd0;
#0 inputBuf_34_fu_334 = 4'd0;
#0 inputBuf_35_fu_338 = 4'd0;
#0 inputBuf_36_fu_342 = 4'd0;
#0 inputBuf_37_fu_346 = 4'd0;
#0 inputBuf_38_fu_350 = 4'd0;
#0 inputBuf_39_fu_354 = 4'd0;
#0 inputBuf_40_fu_358 = 4'd0;
#0 inputBuf_41_fu_362 = 4'd0;
#0 inputBuf_42_fu_366 = 4'd0;
#0 inputBuf_43_fu_370 = 4'd0;
#0 inputBuf_44_fu_374 = 4'd0;
#0 inputBuf_45_fu_378 = 4'd0;
#0 inputBuf_46_fu_382 = 4'd0;
#0 inputBuf_47_fu_386 = 4'd0;
#0 inputBuf_48_fu_390 = 4'd0;
#0 inputBuf_49_fu_394 = 4'd0;
#0 nf_1_fu_398 = 32'd0;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0_local),
    .q0(p_ZL7threshs_0_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0_local),
    .q0(p_ZL7threshs_1_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0_local),
    .q0(p_ZL7threshs_2_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0_local),
    .q0(p_ZL7threshs_3_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0_local),
    .q0(p_ZL7threshs_4_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0_local),
    .q0(p_ZL7threshs_5_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0_local),
    .q0(p_ZL7threshs_6_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0_local),
    .q0(p_ZL7threshs_7_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0_local),
    .q0(p_ZL7threshs_8_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0_local),
    .q0(p_ZL7threshs_9_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0_local),
    .q0(p_ZL7threshs_10_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0_local),
    .q0(p_ZL7threshs_11_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0_local),
    .q0(p_ZL7threshs_12_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0_local),
    .q0(p_ZL7threshs_13_q0)
);

MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0_local),
    .q0(p_ZL7threshs_14_q0)
);

(* dissolve_hierarchy = "yes" *) MVAU_hls_6_sparsemux_101_6_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 4 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 4 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 4 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 4 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 4 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 4 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 4 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 4 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 4 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 4 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 4 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 4 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 4 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 4 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 4 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 4 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 4 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 4 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 4 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 4 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 4 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 4 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 4 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 4 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 4 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 4 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 4 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 4 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 4 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 4 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 4 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 4 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 4 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 4 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 4 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 4 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 4 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 4 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 4 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 4 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 4 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 4 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 4 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 4 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 4 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 4 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 4 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 4 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 4 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 4 ),
    .def_WIDTH( 4 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 4 ))
sparsemux_101_6_4_1_1_U1(
    .din0(inputBuf_fu_198),
    .din1(inputBuf_1_fu_202),
    .din2(inputBuf_2_fu_206),
    .din3(inputBuf_3_fu_210),
    .din4(inputBuf_4_fu_214),
    .din5(inputBuf_5_fu_218),
    .din6(inputBuf_6_fu_222),
    .din7(inputBuf_7_fu_226),
    .din8(inputBuf_8_fu_230),
    .din9(inputBuf_9_fu_234),
    .din10(inputBuf_10_fu_238),
    .din11(inputBuf_11_fu_242),
    .din12(inputBuf_12_fu_246),
    .din13(inputBuf_13_fu_250),
    .din14(inputBuf_14_fu_254),
    .din15(inputBuf_15_fu_258),
    .din16(inputBuf_16_fu_262),
    .din17(inputBuf_17_fu_266),
    .din18(inputBuf_18_fu_270),
    .din19(inputBuf_19_fu_274),
    .din20(inputBuf_20_fu_278),
    .din21(inputBuf_21_fu_282),
    .din22(inputBuf_22_fu_286),
    .din23(inputBuf_23_fu_290),
    .din24(inputBuf_24_fu_294),
    .din25(inputBuf_25_fu_298),
    .din26(inputBuf_26_fu_302),
    .din27(inputBuf_27_fu_306),
    .din28(inputBuf_28_fu_310),
    .din29(inputBuf_29_fu_314),
    .din30(inputBuf_30_fu_318),
    .din31(inputBuf_31_fu_322),
    .din32(inputBuf_32_fu_326),
    .din33(inputBuf_33_fu_330),
    .din34(inputBuf_34_fu_334),
    .din35(inputBuf_35_fu_338),
    .din36(inputBuf_36_fu_342),
    .din37(inputBuf_37_fu_346),
    .din38(inputBuf_38_fu_350),
    .din39(inputBuf_39_fu_354),
    .din40(inputBuf_40_fu_358),
    .din41(inputBuf_41_fu_362),
    .din42(inputBuf_42_fu_366),
    .din43(inputBuf_43_fu_370),
    .din44(inputBuf_44_fu_374),
    .din45(inputBuf_45_fu_378),
    .din46(inputBuf_46_fu_382),
    .din47(inputBuf_47_fu_386),
    .din48(inputBuf_48_fu_390),
    .din49(inputBuf_49_fu_394),
    .def(tmp_fu_919_p101),
    .sel(tmp_fu_919_p102),
    .dout(tmp_fu_919_p103)
);

MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mac_muladd_4ns_4s_12s_12_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1913_p0),
    .din1(W_packed_reg_2341),
    .din2(grp_fu_1913_p2),
    .ce(grp_fu_1913_ce),
    .dout(grp_fu_1913_p3)
);

MVAU_hls_6_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_state6_pp0_stage0_iter5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (1'b0 == ap_block_state6_pp0_stage0_iter5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_616 <= tmp_fu_919_p103;
    end else if (((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd48)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd0)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd1)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 
    1'd0) & (trunc_ln249_fu_759_p1 == 6'd2)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd3)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd4)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd5)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) 
    & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd6)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd7)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd8)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd9)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 
    1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd10)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd11)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd12)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd13)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) 
    & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd14)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd15)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd16)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd17)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) 
    & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd18)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd19)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd20)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd21)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) 
    | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd22)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd23)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd24)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd25)) | 
    (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd26)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd27)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd28)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 
    == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd29)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd30)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd31)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd32)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) 
    & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd33)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd34)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd35)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd36)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 
    == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd37)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd38)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd39)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd40)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) 
    & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd41)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd42)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd43)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd44)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) 
    & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd45)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd46)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd47)) | (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1) & ((((((((((((((((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd62)) | ((icmp_ln253_fu_763_p2 
    == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd63))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd61))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd60))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd59))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd58))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd57))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd56))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd55))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd54))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd53))) | ((icmp_ln253_fu_763_p2 
    == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd52))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd51))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd50))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd49)))))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_616 <= inputBuf_50_fu_1127_p1;
    end else if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_616 <= ap_phi_reg_pp0_iter0_inElem_reg_616;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_128)) begin
        if ((icmp_ln249_fu_747_p2 == 1'd0)) begin
            i_fu_190 <= i_2_fu_753_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_190 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_128)) begin
        if (((icmp_ln249_fu_747_p2 == 1'd0) & (icmp_ln290_fu_1397_p2 == 1'd1))) begin
            nf_1_fu_398 <= nf_3_fu_1420_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_398 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_128)) begin
        if (((icmp_ln249_fu_747_p2 == 1'd0) & (icmp_ln290_fu_1397_p2 == 1'd1))) begin
            sf_fu_186 <= 32'd0;
        end else if (((icmp_ln249_fu_747_p2 == 1'd0) & (icmp_ln290_fu_1397_p2 == 1'd0))) begin
            sf_fu_186 <= sf_2_fu_1391_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_186 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        W_packed_reg_2341 <= W_packed_fu_1381_p1;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_2270 <= icmp_ln249_fu_747_p2;
        icmp_ln272_reg_2346 <= icmp_ln272_fu_1385_p2;
        icmp_ln290_reg_2351 <= icmp_ln290_fu_1397_p2;
        nf_2_reg_2265 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        add_ln218_11_reg_2475 <= add_ln218_11_fu_1805_p2;
        add_ln218_1_reg_2465 <= add_ln218_1_fu_1753_p2;
        add_ln218_8_reg_2470 <= add_ln218_8_fu_1779_p2;
        icmp_ln108_3_reg_2445 <= icmp_ln108_3_fu_1543_p2;
        icmp_ln108_4_reg_2450 <= icmp_ln108_4_fu_1552_p2;
        icmp_ln108_5_reg_2455 <= icmp_ln108_5_fu_1561_p2;
        icmp_ln108_6_reg_2460 <= icmp_ln108_6_fu_1574_p2;
        icmp_ln249_reg_2270_pp0_iter4_reg <= icmp_ln249_reg_2270_pp0_iter3_reg;
        icmp_ln290_reg_2351_pp0_iter4_reg <= icmp_ln290_reg_2351_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_2270_pp0_iter1_reg <= icmp_ln249_reg_2270;
        icmp_ln272_reg_2346_pp0_iter1_reg <= icmp_ln272_reg_2346;
        icmp_ln290_reg_2351_pp0_iter1_reg <= icmp_ln290_reg_2351;
        nf_2_reg_2265_pp0_iter1_reg <= nf_2_reg_2265;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_2270_pp0_iter2_reg <= icmp_ln249_reg_2270_pp0_iter1_reg;
        icmp_ln272_reg_2346_pp0_iter2_reg <= icmp_ln272_reg_2346_pp0_iter1_reg;
        icmp_ln290_reg_2351_pp0_iter2_reg <= icmp_ln290_reg_2351_pp0_iter1_reg;
        nf_2_reg_2265_pp0_iter2_reg <= nf_2_reg_2265_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_2270_pp0_iter3_reg <= icmp_ln249_reg_2270_pp0_iter2_reg;
        icmp_ln290_reg_2351_pp0_iter3_reg <= icmp_ln290_reg_2351_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd10))) begin
        inputBuf_10_fu_238 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd11))) begin
        inputBuf_11_fu_242 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd12))) begin
        inputBuf_12_fu_246 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd13))) begin
        inputBuf_13_fu_250 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd14))) begin
        inputBuf_14_fu_254 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd15))) begin
        inputBuf_15_fu_258 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd16))) begin
        inputBuf_16_fu_262 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd17))) begin
        inputBuf_17_fu_266 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd18))) begin
        inputBuf_18_fu_270 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd19))) begin
        inputBuf_19_fu_274 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd1))) begin
        inputBuf_1_fu_202 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd20))) begin
        inputBuf_20_fu_278 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd21))) begin
        inputBuf_21_fu_282 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd22))) begin
        inputBuf_22_fu_286 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd23))) begin
        inputBuf_23_fu_290 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd24))) begin
        inputBuf_24_fu_294 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd25))) begin
        inputBuf_25_fu_298 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd26))) begin
        inputBuf_26_fu_302 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd27))) begin
        inputBuf_27_fu_306 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd28))) begin
        inputBuf_28_fu_310 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd29))) begin
        inputBuf_29_fu_314 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd2))) begin
        inputBuf_2_fu_206 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd30))) begin
        inputBuf_30_fu_318 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd31))) begin
        inputBuf_31_fu_322 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd32))) begin
        inputBuf_32_fu_326 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd33))) begin
        inputBuf_33_fu_330 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd34))) begin
        inputBuf_34_fu_334 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd35))) begin
        inputBuf_35_fu_338 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd36))) begin
        inputBuf_36_fu_342 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd37))) begin
        inputBuf_37_fu_346 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd38))) begin
        inputBuf_38_fu_350 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd39))) begin
        inputBuf_39_fu_354 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd3))) begin
        inputBuf_3_fu_210 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd40))) begin
        inputBuf_40_fu_358 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd41))) begin
        inputBuf_41_fu_362 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd42))) begin
        inputBuf_42_fu_366 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd43))) begin
        inputBuf_43_fu_370 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd44))) begin
        inputBuf_44_fu_374 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd45))) begin
        inputBuf_45_fu_378 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd46))) begin
        inputBuf_46_fu_382 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd47))) begin
        inputBuf_47_fu_386 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd48))) begin
        inputBuf_48_fu_390 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1) & ((((((((((((((((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd62)) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd63))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd61))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd60))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd59))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd58))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd57))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd56))) | ((icmp_ln253_fu_763_p2 
    == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd55))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd54))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd53))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd52))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd51))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd50))) | ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd49))))) begin
        inputBuf_49_fu_394 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd4))) begin
        inputBuf_4_fu_214 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd5))) begin
        inputBuf_5_fu_218 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd6))) begin
        inputBuf_6_fu_222 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd7))) begin
        inputBuf_7_fu_226 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd8))) begin
        inputBuf_8_fu_230 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd9))) begin
        inputBuf_9_fu_234 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (icmp_ln253_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (trunc_ln249_fu_759_p1 == 6'd0))) begin
        inputBuf_fu_198 <= inputBuf_50_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln249_reg_2270_pp0_iter3_reg == 1'd0))) begin
        p_0_0_07437_fu_194 <= grp_fu_1913_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_pp0_stage0_iter5)) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_state6_pp0_stage0_iter5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_190;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_398;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln249_reg_2270_pp0_iter3_reg == 1'd0))) begin
        ap_sig_allocacmp_p_0_0_07437_load = grp_fu_1913_p3;
    end else begin
        ap_sig_allocacmp_p_0_0_07437_load = p_0_0_07437_fu_194;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_186;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_1913_ce = 1'b1;
    end else begin
        grp_fu_1913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op134_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (ap_predicate_op134_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (ap_predicate_op401_write_state6 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (1'b0 == ap_block_state6_pp0_stage0_iter5) & (ap_predicate_op401_write_state6 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_0_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_10_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_11_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_12_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_13_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_14_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_1_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_2_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_3_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_4_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_5_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_6_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_7_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_8_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_9_ce0_local = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_747_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'b0 == ap_block_state1_pp0_stage0_iter0))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_block_state1_pp0_stage0_iter0))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if (((1'b0 == ap_CS_iter4_fsm_state5) & (1'b0 == ap_block_state6_pp0_stage0_iter5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else if ((((1'b1 == ap_CS_iter4_fsm_state5) & (1'b0 == ap_block_state6_pp0_stage0_iter5)) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b0 == ap_block_state6_pp0_stage0_iter5) & (icmp_ln249_reg_2270_pp0_iter4_reg == 1'd1)))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign W_packed_fu_1381_p1 = weights_V_TDATA[3:0];

assign add_ln218_10_fu_1795_p2 = (zext_ln218_12_fu_1720_p1 + zext_ln218_13_fu_1743_p1);

assign add_ln218_11_fu_1805_p2 = (zext_ln218_22_fu_1801_p1 + zext_ln218_21_fu_1791_p1);

assign add_ln218_12_fu_1896_p2 = (zext_ln218_23_fu_1893_p1 + zext_ln218_20_fu_1890_p1);

assign add_ln218_1_fu_1753_p2 = (add_ln218_fu_1747_p2 + zext_ln218_fu_1512_p1);

assign add_ln218_2_fu_1854_p2 = (zext_ln218_2_fu_1820_p1 + zext_ln218_3_fu_1829_p1);

assign add_ln218_3_fu_1864_p2 = (zext_ln218_4_fu_1838_p1 + zext_ln218_5_fu_1847_p1);

assign add_ln218_4_fu_1874_p2 = (zext_ln218_16_fu_1870_p1 + zext_ln218_15_fu_1860_p1);

assign add_ln218_5_fu_1880_p2 = (add_ln218_4_fu_1874_p2 + zext_ln218_14_fu_1851_p1);

assign add_ln218_6_fu_1759_p2 = (zext_ln218_6_fu_1598_p1 + zext_ln218_7_fu_1621_p1);

assign add_ln218_7_fu_1769_p2 = (zext_ln218_8_fu_1640_p1 + zext_ln218_9_fu_1659_p1);

assign add_ln218_8_fu_1779_p2 = (zext_ln218_19_fu_1775_p1 + zext_ln218_18_fu_1765_p1);

assign add_ln218_9_fu_1785_p2 = (zext_ln218_10_fu_1678_p1 + zext_ln218_11_fu_1697_p1);

assign add_ln218_fu_1747_p2 = (zext_ln215_fu_1493_p1 + zext_ln218_1_fu_1531_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_747_p2 == 1'd0)) | ((ap_predicate_op134_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((ap_predicate_op401_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_128 = (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_616 = 'bx;

always @ (*) begin
    ap_predicate_op134_read_state1 = ((icmp_ln253_fu_763_p2 == 1'd1) & (icmp_ln249_fu_747_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op401_write_state6 = ((icmp_ln290_reg_2351_pp0_iter4_reg == 1'd1) & (icmp_ln249_reg_2270_pp0_iter4_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign grp_fu_1913_p0 = grp_fu_1913_p00;

assign grp_fu_1913_p00 = ap_phi_reg_pp0_iter1_inElem_reg_616;

assign grp_fu_1913_p2 = ((icmp_ln272_reg_2346_pp0_iter2_reg[0:0] == 1'b1) ? 12'd0 : ap_sig_allocacmp_p_0_0_07437_load);

assign i_2_fu_753_p2 = (ap_sig_allocacmp_i_1 + 11'd1);

assign icmp_ln108_10_fu_1648_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_10_fu_1644_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_11_fu_1667_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_11_fu_1663_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_12_fu_1686_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_12_fu_1682_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_13_fu_1709_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_13_fu_1705_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_14_fu_1732_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_14_fu_1728_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_1_fu_1501_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_1_fu_1497_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_2_fu_1520_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_2_fu_1516_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_3_fu_1543_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_3_fu_1539_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_4_fu_1552_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_4_fu_1548_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_5_fu_1561_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_5_fu_1557_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_6_fu_1574_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_6_fu_1570_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_7_fu_1587_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_7_fu_1583_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_8_fu_1610_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_8_fu_1606_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_9_fu_1629_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_9_fu_1625_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_1482_p2 = (($signed(grp_fu_1913_p3) < $signed(zext_ln108_fu_1478_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_747_p2 = ((ap_sig_allocacmp_i_1 == 11'd1250) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_763_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_1385_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_1397_p2 = ((sf_2_fu_1391_p2 == 32'd50) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_1414_p2 = ((nf_fu_1408_p2 == 32'd25) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1460_p1 = nf_2_reg_2265_pp0_iter2_reg;

assign inputBuf_50_fu_1127_p1 = in0_V_TDATA[3:0];

assign nf_3_fu_1420_p3 = ((icmp_ln302_fu_1414_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1408_p2);

assign nf_fu_1408_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = result_2_fu_1902_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1460_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1460_p1;

assign result_2_fu_1902_p2 = (add_ln218_12_fu_1896_p2 + zext_ln218_17_fu_1886_p1);

assign result_fu_1487_p2 = (icmp_ln108_fu_1482_p2 ^ 1'd1);

assign sext_ln108_1_fu_1566_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln108_2_fu_1579_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln108_3_fu_1602_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln108_4_fu_1701_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln108_5_fu_1724_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln108_fu_1535_p1 = $signed(p_ZL7threshs_3_q0);

assign sf_2_fu_1391_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_919_p101 = 'bx;

assign tmp_fu_919_p102 = ap_sig_allocacmp_sf_1[5:0];

assign trunc_ln249_fu_759_p1 = ap_sig_allocacmp_sf_1[5:0];

assign xor_ln108_10_fu_1672_p2 = (icmp_ln108_11_fu_1667_p2 ^ 1'd1);

assign xor_ln108_11_fu_1691_p2 = (icmp_ln108_12_fu_1686_p2 ^ 1'd1);

assign xor_ln108_12_fu_1714_p2 = (icmp_ln108_13_fu_1709_p2 ^ 1'd1);

assign xor_ln108_13_fu_1737_p2 = (icmp_ln108_14_fu_1732_p2 ^ 1'd1);

assign xor_ln108_1_fu_1525_p2 = (icmp_ln108_2_fu_1520_p2 ^ 1'd1);

assign xor_ln108_2_fu_1815_p2 = (icmp_ln108_3_reg_2445 ^ 1'd1);

assign xor_ln108_3_fu_1824_p2 = (icmp_ln108_4_reg_2450 ^ 1'd1);

assign xor_ln108_4_fu_1833_p2 = (icmp_ln108_5_reg_2455 ^ 1'd1);

assign xor_ln108_5_fu_1842_p2 = (icmp_ln108_6_reg_2460 ^ 1'd1);

assign xor_ln108_6_fu_1592_p2 = (icmp_ln108_7_fu_1587_p2 ^ 1'd1);

assign xor_ln108_7_fu_1615_p2 = (icmp_ln108_8_fu_1610_p2 ^ 1'd1);

assign xor_ln108_8_fu_1634_p2 = (icmp_ln108_9_fu_1629_p2 ^ 1'd1);

assign xor_ln108_9_fu_1653_p2 = (icmp_ln108_10_fu_1648_p2 ^ 1'd1);

assign xor_ln108_fu_1506_p2 = (icmp_ln108_1_fu_1501_p2 ^ 1'd1);

assign zext_ln108_10_fu_1644_p1 = p_ZL7threshs_10_q0;

assign zext_ln108_11_fu_1663_p1 = p_ZL7threshs_11_q0;

assign zext_ln108_12_fu_1682_p1 = p_ZL7threshs_12_q0;

assign zext_ln108_13_fu_1705_p1 = $unsigned(sext_ln108_4_fu_1701_p1);

assign zext_ln108_14_fu_1728_p1 = $unsigned(sext_ln108_5_fu_1724_p1);

assign zext_ln108_1_fu_1497_p1 = p_ZL7threshs_1_q0;

assign zext_ln108_2_fu_1516_p1 = p_ZL7threshs_2_q0;

assign zext_ln108_3_fu_1539_p1 = $unsigned(sext_ln108_fu_1535_p1);

assign zext_ln108_4_fu_1548_p1 = p_ZL7threshs_4_q0;

assign zext_ln108_5_fu_1557_p1 = p_ZL7threshs_5_q0;

assign zext_ln108_6_fu_1570_p1 = $unsigned(sext_ln108_1_fu_1566_p1);

assign zext_ln108_7_fu_1583_p1 = $unsigned(sext_ln108_2_fu_1579_p1);

assign zext_ln108_8_fu_1606_p1 = $unsigned(sext_ln108_3_fu_1602_p1);

assign zext_ln108_9_fu_1625_p1 = p_ZL7threshs_9_q0;

assign zext_ln108_fu_1478_p1 = p_ZL7threshs_0_q0;

assign zext_ln215_fu_1493_p1 = result_fu_1487_p2;

assign zext_ln218_10_fu_1678_p1 = xor_ln108_10_fu_1672_p2;

assign zext_ln218_11_fu_1697_p1 = xor_ln108_11_fu_1691_p2;

assign zext_ln218_12_fu_1720_p1 = xor_ln108_12_fu_1714_p2;

assign zext_ln218_13_fu_1743_p1 = xor_ln108_13_fu_1737_p2;

assign zext_ln218_14_fu_1851_p1 = add_ln218_1_reg_2465;

assign zext_ln218_15_fu_1860_p1 = add_ln218_2_fu_1854_p2;

assign zext_ln218_16_fu_1870_p1 = add_ln218_3_fu_1864_p2;

assign zext_ln218_17_fu_1886_p1 = add_ln218_5_fu_1880_p2;

assign zext_ln218_18_fu_1765_p1 = add_ln218_6_fu_1759_p2;

assign zext_ln218_19_fu_1775_p1 = add_ln218_7_fu_1769_p2;

assign zext_ln218_1_fu_1531_p1 = xor_ln108_1_fu_1525_p2;

assign zext_ln218_20_fu_1890_p1 = add_ln218_8_reg_2470;

assign zext_ln218_21_fu_1791_p1 = add_ln218_9_fu_1785_p2;

assign zext_ln218_22_fu_1801_p1 = add_ln218_10_fu_1795_p2;

assign zext_ln218_23_fu_1893_p1 = add_ln218_11_reg_2475;

assign zext_ln218_2_fu_1820_p1 = xor_ln108_2_fu_1815_p2;

assign zext_ln218_3_fu_1829_p1 = xor_ln108_3_fu_1824_p2;

assign zext_ln218_4_fu_1838_p1 = xor_ln108_4_fu_1833_p2;

assign zext_ln218_5_fu_1847_p1 = xor_ln108_5_fu_1842_p2;

assign zext_ln218_6_fu_1598_p1 = xor_ln108_6_fu_1592_p2;

assign zext_ln218_7_fu_1621_p1 = xor_ln108_7_fu_1615_p2;

assign zext_ln218_8_fu_1640_p1 = xor_ln108_8_fu_1634_p2;

assign zext_ln218_9_fu_1659_p1 = xor_ln108_9_fu_1653_p2;

assign zext_ln218_fu_1512_p1 = xor_ln108_fu_1506_p2;

endmodule //MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch
