Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Decoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Decoder"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-csg324

---- Source Options
Top Module Name                    : Decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Final_Year_Project\EC_448_Major_Project\Decoder.v" into library work
Parsing module <Decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Decoder>.
    Related source file is "D:\Final_Year_Project\EC_448_Major_Project\Decoder.v".
        word_size = 16
        high_impedance = 16'bzzzzzzzzzzzzzzzz
        LDM = 8'b00000001
        LDR = 8'b00000010
        LDV = 8'b00000011
        STR = 8'b00000100
        ADR = 8'b00010000
        ADD = 8'b00010001
        SBR = 8'b00010010
        SUB = 8'b00010011
        INC = 8'b00010100
        DEC = 8'b00010101
        XOR_op = 8'b00011111
        AND_op = 8'b00011110
        OR_op = 8'b00011101
        XNOR_op = 8'b00011100
        NAND_op = 8'b00011011
        NOR_op = 8'b00011010
        INV_op = 8'b00011001
        NOP = 8'b00000000
WARNING:Xst:647 - Input <instruction<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <instruction[7]_clk_DFF_17>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_18>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_19>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_20>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_21>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_22>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_23>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_24>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_25>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_26>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_27>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_28>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_29>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_30>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_31>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_32>.
    Found 16-bit register for signal <address[15]_dff_79_OUT>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_33>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_34>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_35>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_36>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_37>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_38>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_39>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_40>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_41>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_42>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_43>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_44>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_45>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_46>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_47>.
    Found 1-bit register for signal <instruction[7]_clk_DFF_48>.
    Found 3-bit register for signal <src_addr>.
    Found 3-bit register for signal <dst_addr>.
    Found 3-bit register for signal <reg_mode>.
    Found 1-bit register for signal <reg_enable>.
    Found 1-bit register for signal <memory_enable>.
    Found 1-bit register for signal <memory_write_enable>.
    Found 1-bit register for signal <alu_enable>.
    Found 1-bit register for signal <alu_reset>.
    Found 1-bit register for signal <alu_mode>.
    Found 4-bit register for signal <alu_function>.
    Found 1-bit register for signal <alu2in_enable>.
    Found 1-bit register for signal <gpr_acc_enable>.
    Found 1-bit register for signal <ir_reset>.
    Found 1-bit register for signal <pc_reset>.
    Found 1-bit register for signal <mode>.
    Found 16-bit register for signal <data[15]_dff_46_OUT>.
    Found 32x7-bit Read Only RAM for signal <_n0421>
    Found 1-bit tristate buffer for signal <data<15>> created at line 116
    Found 1-bit tristate buffer for signal <data<14>> created at line 116
    Found 1-bit tristate buffer for signal <data<13>> created at line 116
    Found 1-bit tristate buffer for signal <data<12>> created at line 116
    Found 1-bit tristate buffer for signal <data<11>> created at line 116
    Found 1-bit tristate buffer for signal <data<10>> created at line 116
    Found 1-bit tristate buffer for signal <data<9>> created at line 116
    Found 1-bit tristate buffer for signal <data<8>> created at line 116
    Found 1-bit tristate buffer for signal <data<7>> created at line 116
    Found 1-bit tristate buffer for signal <data<6>> created at line 116
    Found 1-bit tristate buffer for signal <data<5>> created at line 116
    Found 1-bit tristate buffer for signal <data<4>> created at line 116
    Found 1-bit tristate buffer for signal <data<3>> created at line 116
    Found 1-bit tristate buffer for signal <data<2>> created at line 116
    Found 1-bit tristate buffer for signal <data<1>> created at line 116
    Found 1-bit tristate buffer for signal <data<0>> created at line 116
    Found 1-bit tristate buffer for signal <address<15>> created at line 116
    Found 1-bit tristate buffer for signal <address<14>> created at line 116
    Found 1-bit tristate buffer for signal <address<13>> created at line 116
    Found 1-bit tristate buffer for signal <address<12>> created at line 116
    Found 1-bit tristate buffer for signal <address<11>> created at line 116
    Found 1-bit tristate buffer for signal <address<10>> created at line 116
    Found 1-bit tristate buffer for signal <address<9>> created at line 116
    Found 1-bit tristate buffer for signal <address<8>> created at line 116
    Found 1-bit tristate buffer for signal <address<7>> created at line 116
    Found 1-bit tristate buffer for signal <address<6>> created at line 116
    Found 1-bit tristate buffer for signal <address<5>> created at line 116
    Found 1-bit tristate buffer for signal <address<4>> created at line 116
    Found 1-bit tristate buffer for signal <address<3>> created at line 116
    Found 1-bit tristate buffer for signal <address<2>> created at line 116
    Found 1-bit tristate buffer for signal <address<1>> created at line 116
    Found 1-bit tristate buffer for signal <address<0>> created at line 116
    Summary:
	inferred   1 RAM(s).
	inferred  88 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port Read Only RAM                    : 1
# Registers                                            : 48
 1-bit register                                        : 43
 16-bit register                                       : 2
 3-bit register                                        : 2
 7-bit register                                        : 1
# Multiplexers                                         : 4
 16-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ir_reset> (without init value) has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu_reset> (without init value) has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_reset> (without init value) has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Decoder>.
INFO:Xst:3231 - The small RAM <Mram__n0421> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instruction<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port distributed Read Only RAM        : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Multiplexers                                         : 4
 16-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ir_reset> (without init value) has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu_reset> (without init value) has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_reset> (without init value) has a constant value of 0 in block <Decoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <instruction[7]_clk_DFF_33> in Unit <Decoder> is equivalent to the following 16 FFs/Latches, which will be removed : <instruction[7]_clk_DFF_36> <instruction[7]_clk_DFF_34> <instruction[7]_clk_DFF_35> <instruction[7]_clk_DFF_39> <instruction[7]_clk_DFF_37> <instruction[7]_clk_DFF_38> <instruction[7]_clk_DFF_40> <instruction[7]_clk_DFF_41> <instruction[7]_clk_DFF_44> <instruction[7]_clk_DFF_42> <instruction[7]_clk_DFF_43> <instruction[7]_clk_DFF_45> <instruction[7]_clk_DFF_46> <instruction[7]_clk_DFF_47> <instruction[7]_clk_DFF_48> <memory_enable> 
INFO:Xst:2261 - The FF/Latch <instruction[7]_clk_DFF_17> in Unit <Decoder> is equivalent to the following 15 FFs/Latches, which will be removed : <instruction[7]_clk_DFF_18> <instruction[7]_clk_DFF_19> <instruction[7]_clk_DFF_22> <instruction[7]_clk_DFF_20> <instruction[7]_clk_DFF_21> <instruction[7]_clk_DFF_25> <instruction[7]_clk_DFF_23> <instruction[7]_clk_DFF_24> <instruction[7]_clk_DFF_28> <instruction[7]_clk_DFF_26> <instruction[7]_clk_DFF_27> <instruction[7]_clk_DFF_29> <instruction[7]_clk_DFF_30> <instruction[7]_clk_DFF_31> <instruction[7]_clk_DFF_32> 
INFO:Xst:2261 - The FF/Latch <alu_enable> in Unit <Decoder> is equivalent to the following FF/Latch, which will be removed : <gpr_acc_enable> 
WARNING:Xst:2042 - Unit Decoder: 32 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N2, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N3, N30, N31, N32, N33, N4, N5, N6, N7, N8, N9.

Optimizing unit <Decoder> ...
INFO:Xst:2261 - The FF/Latch <memory_write_enable> in Unit <Decoder> is equivalent to the following FF/Latch, which will be removed : <reg_mode_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Decoder, actual ratio is 0.
FlipFlop mode has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Decoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 74
#      GND                         : 1
#      INV                         : 2
#      LUT3                        : 9
#      LUT4                        : 33
#      LUT5                        : 12
#      LUT6                        : 17
# FlipFlops/Latches                : 54
#      FD                          : 54
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 82
#      IBUF                        : 27
#      OBUF                        : 23
#      OBUFT                       : 32

Device utilization summary:
---------------------------

Selected Device : 6slx45tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  54576     0%  
 Number of Slice LUTs:                   73  out of  27288     0%  
    Number used as Logic:                73  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      20  out of     74    27%  
   Number with an unused LUT:             1  out of     74     1%  
   Number of fully used LUT-FF pairs:    53  out of     74    71%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  83  out of    190    43%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.906ns (Maximum Frequency: 524.686MHz)
   Minimum input arrival time before clock: 5.155ns
   Maximum output required time after clock: 5.299ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.906ns (frequency: 524.687MHz)
  Total number of paths / destination ports: 137 / 54
-------------------------------------------------------------------------
Delay:               1.906ns (Levels of Logic = 1)
  Source:            mode_1 (FF)
  Destination:       address_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mode_1 to address_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.154  mode_1 (mode_1)
     LUT4:I2->O            1   0.203   0.000  Mmux_n0248161 (n0248<9>)
     FD:D                      0.102          address_9
    ----------------------------------------
    Total                      1.906ns (0.752ns logic, 1.154ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 244 / 54
-------------------------------------------------------------------------
Offset:              5.155ns (Levels of Logic = 4)
  Source:            instruction<7> (PAD)
  Destination:       src_addr_0 (FF)
  Destination Clock: clk rising

  Data Path: instruction<7> to src_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.111  instruction_7_IBUF (instruction_7_IBUF)
     LUT3:I0->O            8   0.205   1.147  instruction[7]_GND_1_o_equal_4_o<7>11 (instruction[7]_GND_1_o_equal_4_o<7>1)
     LUT6:I1->O            5   0.203   0.962  instruction[7]_GND_1_o_equal_7_o<7>1 (instruction[7]_GND_1_o_equal_7_o)
     LUT6:I2->O            1   0.203   0.000  src_addr_0_rstpot (src_addr_0_rstpot)
     FD:D                      0.102          src_addr_0
    ----------------------------------------
    Total                      5.155ns (1.935ns logic, 3.220ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 84 / 52
-------------------------------------------------------------------------
Offset:              5.299ns (Levels of Logic = 2)
  Source:            instruction[7]_clk_DFF_33 (FF)
  Destination:       address<15> (PAD)
  Source Clock:      clk rising

  Data Path: instruction[7]_clk_DFF_33 to address<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.071  instruction[7]_clk_DFF_33 (instruction[7]_clk_DFF_33)
     INV:I->O             16   0.206   1.004  instruction[7]_clk_DFF_33_inv1_INV_0 (instruction[7]_clk_DFF_33_inv)
     OBUFT:T->O                2.571          address_15_OBUFT (address<15>)
    ----------------------------------------
    Total                      5.299ns (3.224ns logic, 2.075ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.906|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.10 secs
 
--> 

Total memory usage is 257420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    5 (   0 filtered)

