<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `rcc` mod in crate `stm32f4xx_hal`."><meta name="keywords" content="rust, rustlang, rust-lang, rcc"><title>stm32f4xx_hal::stm32::rcc - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f4xx_hal/index.html'><img src='../../../rust-logo.png' alt='logo' width='100'></a><p class='location'>Module rcc</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class='location'><a href='../../index.html'>stm32f4xx_hal</a>::<wbr><a href='../index.html'>stm32</a></p><script>window.sidebarCurrent = {name: 'rcc', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../../src/stm32f4/stm32f413/mod.rs.html#1441' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../../index.html'>stm32f4xx_hal</a>::<wbr><a href='../index.html'>stm32</a>::<wbr><a class="mod" href=''>rcc</a></span></h1><div class='docblock'><p>Reset and clock control</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="ahb1rstr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb1rstr mod'>ahb1rstr</a></td><td class='docblock-short'><p>AHB1 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb1enr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb1enr mod'>ahb1enr</a></td><td class='docblock-short'><p>AHB1 peripheral clock register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb1lpenr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb1lpenr mod'>ahb1lpenr</a></td><td class='docblock-short'><p>AHB1 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb2rstr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb2rstr mod'>ahb2rstr</a></td><td class='docblock-short'><p>AHB2 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb2enr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb2enr mod'>ahb2enr</a></td><td class='docblock-short'><p>AHB2 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb2lpenr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb2lpenr mod'>ahb2lpenr</a></td><td class='docblock-short'><p>AHB2 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb3rstr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb3rstr mod'>ahb3rstr</a></td><td class='docblock-short'><p>peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb3enr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb3enr mod'>ahb3enr</a></td><td class='docblock-short'><p>AHB3 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahb3lpenr/index.html" title='stm32f4xx_hal::stm32::rcc::ahb3lpenr mod'>ahb3lpenr</a></td><td class='docblock-short'><p>AHB3 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="apb1rstr/index.html" title='stm32f4xx_hal::stm32::rcc::apb1rstr mod'>apb1rstr</a></td><td class='docblock-short'><p>APB1 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="apb1enr/index.html" title='stm32f4xx_hal::stm32::rcc::apb1enr mod'>apb1enr</a></td><td class='docblock-short'><p>APB1 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="apb1lpenr/index.html" title='stm32f4xx_hal::stm32::rcc::apb1lpenr mod'>apb1lpenr</a></td><td class='docblock-short'><p>APB1 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="apb2rstr/index.html" title='stm32f4xx_hal::stm32::rcc::apb2rstr mod'>apb2rstr</a></td><td class='docblock-short'><p>APB2 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="apb2enr/index.html" title='stm32f4xx_hal::stm32::rcc::apb2enr mod'>apb2enr</a></td><td class='docblock-short'><p>APB2 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="apb2lpenr/index.html" title='stm32f4xx_hal::stm32::rcc::apb2lpenr mod'>apb2lpenr</a></td><td class='docblock-short'><p>APB2 peripheral clock enabled in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="bdcr/index.html" title='stm32f4xx_hal::stm32::rcc::bdcr mod'>bdcr</a></td><td class='docblock-short'><p>Backup domain control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cfgr/index.html" title='stm32f4xx_hal::stm32::rcc::cfgr mod'>cfgr</a></td><td class='docblock-short'><p>clock configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cir/index.html" title='stm32f4xx_hal::stm32::rcc::cir mod'>cir</a></td><td class='docblock-short'><p>clock interrupt register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ckgatenr/index.html" title='stm32f4xx_hal::stm32::rcc::ckgatenr mod'>ckgatenr</a></td><td class='docblock-short'><p>RCC clocks gated enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cr/index.html" title='stm32f4xx_hal::stm32::rcc::cr mod'>cr</a></td><td class='docblock-short'><p>clock control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="csr/index.html" title='stm32f4xx_hal::stm32::rcc::csr mod'>csr</a></td><td class='docblock-short'><p>clock control &amp; status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dckcfgr/index.html" title='stm32f4xx_hal::stm32::rcc::dckcfgr mod'>dckcfgr</a></td><td class='docblock-short'><p>Dedicated Clocks Configuration Register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dckcfgr2/index.html" title='stm32f4xx_hal::stm32::rcc::dckcfgr2 mod'>dckcfgr2</a></td><td class='docblock-short'><p>Dedicated Clocks Configuration Register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pllcfgr/index.html" title='stm32f4xx_hal::stm32::rcc::pllcfgr mod'>pllcfgr</a></td><td class='docblock-short'><p>PLL configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="plli2scfgr/index.html" title='stm32f4xx_hal::stm32::rcc::plli2scfgr mod'>plli2scfgr</a></td><td class='docblock-short'><p>PLLI2S configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sscgr/index.html" title='stm32f4xx_hal::stm32::rcc::sscgr mod'>sscgr</a></td><td class='docblock-short'><p>spread spectrum clock generation register</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.AHB1RSTR.html" title='stm32f4xx_hal::stm32::rcc::AHB1RSTR struct'>AHB1RSTR</a></td><td class='docblock-short'><p>AHB1 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB1ENR.html" title='stm32f4xx_hal::stm32::rcc::AHB1ENR struct'>AHB1ENR</a></td><td class='docblock-short'><p>AHB1 peripheral clock register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB1LPENR.html" title='stm32f4xx_hal::stm32::rcc::AHB1LPENR struct'>AHB1LPENR</a></td><td class='docblock-short'><p>AHB1 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB2RSTR.html" title='stm32f4xx_hal::stm32::rcc::AHB2RSTR struct'>AHB2RSTR</a></td><td class='docblock-short'><p>AHB2 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB2ENR.html" title='stm32f4xx_hal::stm32::rcc::AHB2ENR struct'>AHB2ENR</a></td><td class='docblock-short'><p>AHB2 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB2LPENR.html" title='stm32f4xx_hal::stm32::rcc::AHB2LPENR struct'>AHB2LPENR</a></td><td class='docblock-short'><p>AHB2 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB3RSTR.html" title='stm32f4xx_hal::stm32::rcc::AHB3RSTR struct'>AHB3RSTR</a></td><td class='docblock-short'><p>peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB3ENR.html" title='stm32f4xx_hal::stm32::rcc::AHB3ENR struct'>AHB3ENR</a></td><td class='docblock-short'><p>AHB3 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHB3LPENR.html" title='stm32f4xx_hal::stm32::rcc::AHB3LPENR struct'>AHB3LPENR</a></td><td class='docblock-short'><p>AHB3 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.APB1RSTR.html" title='stm32f4xx_hal::stm32::rcc::APB1RSTR struct'>APB1RSTR</a></td><td class='docblock-short'><p>APB1 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.APB1ENR.html" title='stm32f4xx_hal::stm32::rcc::APB1ENR struct'>APB1ENR</a></td><td class='docblock-short'><p>APB1 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.APB1LPENR.html" title='stm32f4xx_hal::stm32::rcc::APB1LPENR struct'>APB1LPENR</a></td><td class='docblock-short'><p>APB1 peripheral clock enable in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.APB2RSTR.html" title='stm32f4xx_hal::stm32::rcc::APB2RSTR struct'>APB2RSTR</a></td><td class='docblock-short'><p>APB2 peripheral reset register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.APB2ENR.html" title='stm32f4xx_hal::stm32::rcc::APB2ENR struct'>APB2ENR</a></td><td class='docblock-short'><p>APB2 peripheral clock enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.APB2LPENR.html" title='stm32f4xx_hal::stm32::rcc::APB2LPENR struct'>APB2LPENR</a></td><td class='docblock-short'><p>APB2 peripheral clock enabled in low power mode register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.BDCR.html" title='stm32f4xx_hal::stm32::rcc::BDCR struct'>BDCR</a></td><td class='docblock-short'><p>Backup domain control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CFGR.html" title='stm32f4xx_hal::stm32::rcc::CFGR struct'>CFGR</a></td><td class='docblock-short'><p>clock configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CIR.html" title='stm32f4xx_hal::stm32::rcc::CIR struct'>CIR</a></td><td class='docblock-short'><p>clock interrupt register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CKGATENR.html" title='stm32f4xx_hal::stm32::rcc::CKGATENR struct'>CKGATENR</a></td><td class='docblock-short'><p>RCC clocks gated enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CR.html" title='stm32f4xx_hal::stm32::rcc::CR struct'>CR</a></td><td class='docblock-short'><p>clock control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CSR.html" title='stm32f4xx_hal::stm32::rcc::CSR struct'>CSR</a></td><td class='docblock-short'><p>clock control &amp; status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DCKCFGR.html" title='stm32f4xx_hal::stm32::rcc::DCKCFGR struct'>DCKCFGR</a></td><td class='docblock-short'><p>Dedicated Clocks Configuration Register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DCKCFGR2.html" title='stm32f4xx_hal::stm32::rcc::DCKCFGR2 struct'>DCKCFGR2</a></td><td class='docblock-short'><p>Dedicated Clocks Configuration Register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLLCFGR.html" title='stm32f4xx_hal::stm32::rcc::PLLCFGR struct'>PLLCFGR</a></td><td class='docblock-short'><p>PLL configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLLI2SCFGR.html" title='stm32f4xx_hal::stm32::rcc::PLLI2SCFGR struct'>PLLI2SCFGR</a></td><td class='docblock-short'><p>PLLI2S configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.RegisterBlock.html" title='stm32f4xx_hal::stm32::rcc::RegisterBlock struct'>RegisterBlock</a></td><td class='docblock-short'><p>Register block</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SSCGR.html" title='stm32f4xx_hal::stm32::rcc::SSCGR struct'>SSCGR</a></td><td class='docblock-short'><p>spread spectrum clock generation register</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../";window.currentCrate = "stm32f4xx_hal";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>