INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/inst_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/myCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/myCPU_min_sop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_min_sop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/pc_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sim_1/new/myCPU_min_sopc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_min_sopc_tb
