

================================================================
== Vivado HLS Report for 'image_filter_Block_Mat_exit1222_proc1'
================================================================
* Date:           Wed Mar 30 11:12:42 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    2|  2082242|    2|  2082242|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_read_4 [1/1] 0.00ns
newFuncRoot:4  %p_read_4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read7)

ST_1: p_read63 [1/1] 0.00ns
newFuncRoot:5  %p_read63 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read6)

ST_1: stg_5 [2/2] 0.00ns
newFuncRoot:8  call fastcc void @image_filter_CvtColor(i12 %p_read63, i12 %p_read_4, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i8* %gray_data_stream_0_V)


 <State 2>: 0.00ns
ST_2: stg_6 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i8* %gray_data_stream_0_V, [8 x i8]* @str164, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str165, [1 x i8]* @str165, [8 x i8]* @str164)

ST_2: stg_7 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_2_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str141, [1 x i8]* @str141, [8 x i8]* @str140)

ST_2: stg_8 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_1_V, [8 x i8]* @str136, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str137, [1 x i8]* @str137, [8 x i8]* @str136)

ST_2: stg_9 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_0_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str133, [1 x i8]* @str133, [8 x i8]* @str132)

ST_2: p_read22 [1/1] 0.00ns
newFuncRoot:6  %p_read22 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read2)

ST_2: p_read_5 [1/1] 0.00ns
newFuncRoot:7  %p_read_5 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read)

ST_2: stg_12 [1/2] 0.00ns
newFuncRoot:8  call fastcc void @image_filter_CvtColor(i12 %p_read63, i12 %p_read_4, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i8* %gray_data_stream_0_V)

ST_2: mrv [1/1] 0.00ns
newFuncRoot:9  %mrv = insertvalue { i12, i12 } undef, i12 %p_read_5, 0

ST_2: mrv_1 [1/1] 0.00ns
newFuncRoot:10  %mrv_1 = insertvalue { i12, i12 } %mrv, i12 %p_read22, 1

ST_2: stg_15 [1/1] 0.00ns
newFuncRoot:11  ret { i12, i12 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10760f50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10761520; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10761af0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107620c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10762690; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10762c60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10763230; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10763800; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_4 (read         ) [ 001]
p_read63 (read         ) [ 001]
stg_6    (specinterface) [ 000]
stg_7    (specinterface) [ 000]
stg_8    (specinterface) [ 000]
stg_9    (specinterface) [ 000]
p_read22 (read         ) [ 000]
p_read_5 (read         ) [ 000]
stg_12   (call         ) [ 000]
mrv      (insertvalue  ) [ 000]
mrv_1    (insertvalue  ) [ 000]
stg_15   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src0_data_stream_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src0_data_stream_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src0_data_stream_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gray_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_CvtColor"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str164"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str165"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_4_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="12" slack="0"/>
<pin id="45" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read63_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read63/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read22_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_5_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_image_filter_CvtColor_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="12" slack="0"/>
<pin id="70" dir="0" index="2" bw="12" slack="0"/>
<pin id="71" dir="0" index="3" bw="8" slack="0"/>
<pin id="72" dir="0" index="4" bw="8" slack="0"/>
<pin id="73" dir="0" index="5" bw="8" slack="0"/>
<pin id="74" dir="0" index="6" bw="8" slack="0"/>
<pin id="75" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_5/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="mrv_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="24" slack="0"/>
<pin id="85" dir="0" index="1" bw="12" slack="0"/>
<pin id="86" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="mrv_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="24" slack="0"/>
<pin id="91" dir="0" index="1" bw="12" slack="0"/>
<pin id="92" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="p_read_4_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="1"/>
<pin id="97" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_read63_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="1"/>
<pin id="102" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="48" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="42" pin="2"/><net_sink comp="67" pin=2"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="67" pin=5"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="67" pin=6"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="60" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="42" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="103"><net_src comp="48" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gray_data_stream_0_V | {1 2 }
  - Chain level:
	State 1
	State 2
		mrv_1 : 1
		stg_15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_image_filter_CvtColor_fu_67 |    3    |  4.713  |   252   |    92   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       p_read_4_read_fu_42       |    0    |    0    |    0    |    0    |
|   read   |       p_read63_read_fu_48       |    0    |    0    |    0    |    0    |
|          |       p_read22_read_fu_54       |    0    |    0    |    0    |    0    |
|          |       p_read_5_read_fu_60       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|insertvalue|            mrv_fu_83            |    0    |    0    |    0    |    0    |
|          |           mrv_1_fu_89           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    3    |  4.713  |   252   |    92   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_read63_reg_100|   12   |
| p_read_4_reg_95|   12   |
+----------------+--------+
|      Total     |   24   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_image_filter_CvtColor_fu_67 |  p1  |   2  |  12  |   24   ||    12   |
| grp_image_filter_CvtColor_fu_67 |  p2  |   2  |  12  |   24   ||    12   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   48   ||  3.142  ||    24   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    4   |   252  |   92   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   276  |   116  |
+-----------+--------+--------+--------+--------+
