
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e04  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08006fc0  08006fc0  00007fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007030  08007030  0000901c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007030  08007030  00008030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007038  08007038  0000901c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007038  08007038  00008038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800703c  0800703c  0000803c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20040000  08007040  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00030288  2004001c  0800705c  0000901c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200702a4  0800705c  000092a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000901c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c5c  00000000  00000000  0000904c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e09  00000000  00000000  00020ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001468  00000000  00000000  00023ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff3  00000000  00000000  00024f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b45c  00000000  00000000  00025f13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017aa5  00000000  00000000  0005136f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010beb5  00000000  00000000  00068e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00174cc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005680  00000000  00000000  00174d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0017a38c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004001c 	.word	0x2004001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006fa8 	.word	0x08006fa8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040020 	.word	0x20040020
 80001f8:	08006fa8 	.word	0x08006fa8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b090      	sub	sp, #64	@ 0x40
 800052c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f001 fb3a 	bl	8001ba6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 f939 	bl	80007a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 fb19 	bl	8000b6c <MX_GPIO_Init>
  MX_DMA_Init();
 800053a:	f000 fae5 	bl	8000b08 <MX_DMA_Init>
  MX_SPI1_Init();
 800053e:	f000 fa05 	bl	800094c <MX_SPI1_Init>
  MX_TIM1_Init();
 8000542:	f000 fa41 	bl	80009c8 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8000546:	f000 f9b3 	bl	80008b0 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 800054a:	f000 f97d 	bl	8000848 <MX_DAC1_Init>
  MX_TIM2_Init();
 800054e:	f000 fa8d 	bl	8000a6c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//  tft_init();
//  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  uart_start_header_rx();
 8000552:	f000 fd0f 	bl	8000f74 <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 8000556:	4887      	ldr	r0, [pc, #540]	@ (8000774 <main+0x24c>)
 8000558:	f004 fd10 	bl	8004f7c <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800055c:	2300      	movs	r3, #0
 800055e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000560:	e008      	b.n	8000574 <main+0x4c>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 8000562:	4a85      	ldr	r2, [pc, #532]	@ (8000778 <main+0x250>)
 8000564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000566:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800056a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800056e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000570:	3301      	adds	r3, #1
 8000572:	637b      	str	r3, [r7, #52]	@ 0x34
 8000574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000576:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 800057a:	4293      	cmp	r3, r2
 800057c:	d9f1      	bls.n	8000562 <main+0x3a>
  }

  /* Start DAC in circular DMA mode over dac_buf */
  if (HAL_DAC_Start_DMA(&hdac1,
 800057e:	2300      	movs	r3, #0
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 8000586:	4a7c      	ldr	r2, [pc, #496]	@ (8000778 <main+0x250>)
 8000588:	2100      	movs	r1, #0
 800058a:	487c      	ldr	r0, [pc, #496]	@ (800077c <main+0x254>)
 800058c:	f001 fcd8 	bl	8001f40 <HAL_DAC_Start_DMA>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <main+0x72>
                        DAC_CHANNEL_1,
                        (uint32_t *)dac_buf,
                        DAC_BUF_SAMPLES,
                        DAC_ALIGN_12B_R) != HAL_OK) {
      Error_Handler();
 8000596:	f000 fe45 	bl	8001224 <Error_Handler>


  while (1)
  {
	  // 1) Handle image packets
	  if (image_pkt_ready) {
 800059a:	4b79      	ldr	r3, [pc, #484]	@ (8000780 <main+0x258>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d04a      	beq.n	800063a <main+0x112>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a4:	b672      	cpsid	i
}
 80005a6:	bf00      	nop
	      __disable_irq();
	      uint16_t payload_len = image_pkt_len;   // bytes of image payload
 80005a8:	4b76      	ldr	r3, [pc, #472]	@ (8000784 <main+0x25c>)
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	853b      	strh	r3, [r7, #40]	@ 0x28
	      image_pkt_ready = 0;
 80005ae:	4b74      	ldr	r3, [pc, #464]	@ (8000780 <main+0x258>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80005b4:	b662      	cpsie	i
}
 80005b6:	bf00      	nop
	      __enable_irq();

	      if (payload_len  <= sizeof(image_pkt_buf)) {
 80005b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005ba:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 80005be:	4293      	cmp	r3, r2
 80005c0:	d832      	bhi.n	8000628 <main+0x100>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80005c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005c4:	4a70      	ldr	r2, [pc, #448]	@ (8000788 <main+0x260>)
 80005c6:	5cd3      	ldrb	r3, [r2, r3]
 80005c8:	b21b      	sxth	r3, r3
 80005ca:	021b      	lsls	r3, r3, #8
 80005cc:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 80005ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005d0:	3301      	adds	r3, #1
 80005d2:	496d      	ldr	r1, [pc, #436]	@ (8000788 <main+0x260>)
 80005d4:	5ccb      	ldrb	r3, [r1, r3]
 80005d6:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80005d8:	4313      	orrs	r3, r2
 80005da:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 80005dc:	84fb      	strh	r3, [r7, #38]	@ 0x26

	          uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2], image_pkt_buf, payload_len);
 80005de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005e0:	461a      	mov	r2, r3
 80005e2:	4969      	ldr	r1, [pc, #420]	@ (8000788 <main+0x260>)
 80005e4:	4869      	ldr	r0, [pc, #420]	@ (800078c <main+0x264>)
 80005e6:	f000 fe23 	bl	8001230 <crc16_ccitt>
 80005ea:	4603      	mov	r3, r0
 80005ec:	84bb      	strh	r3, [r7, #36]	@ 0x24

	          if (calc_crc != recv_crc) {
 80005ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80005f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d009      	beq.n	800060a <main+0xe2>
	              uint8_t nack = UART_ACK_ERR;
 80005f6:	2345      	movs	r3, #69	@ 0x45
 80005f8:	72fb      	strb	r3, [r7, #11]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80005fa:	f107 010b 	add.w	r1, r7, #11
 80005fe:	230a      	movs	r3, #10
 8000600:	2201      	movs	r2, #1
 8000602:	4863      	ldr	r0, [pc, #396]	@ (8000790 <main+0x268>)
 8000604:	f005 f804 	bl	8005610 <HAL_UART_Transmit>
 8000608:	e017      	b.n	800063a <main+0x112>
	          } else {
	              // Example: full-frame 480x320 RGB565
	        	  parse_and_apply_image_packet(image_pkt_buf, payload_len);
 800060a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800060c:	4619      	mov	r1, r3
 800060e:	485e      	ldr	r0, [pc, #376]	@ (8000788 <main+0x260>)
 8000610:	f000 fe79 	bl	8001306 <parse_and_apply_image_packet>
	              // else: decode according to your actual format.

	              uint8_t ack = UART_ACK_OK;
 8000614:	2353      	movs	r3, #83	@ 0x53
 8000616:	72bb      	strb	r3, [r7, #10]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000618:	f107 010a 	add.w	r1, r7, #10
 800061c:	230a      	movs	r3, #10
 800061e:	2201      	movs	r2, #1
 8000620:	485b      	ldr	r0, [pc, #364]	@ (8000790 <main+0x268>)
 8000622:	f004 fff5 	bl	8005610 <HAL_UART_Transmit>
 8000626:	e008      	b.n	800063a <main+0x112>
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 8000628:	2345      	movs	r3, #69	@ 0x45
 800062a:	727b      	strb	r3, [r7, #9]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800062c:	f107 0109 	add.w	r1, r7, #9
 8000630:	230a      	movs	r3, #10
 8000632:	2201      	movs	r2, #1
 8000634:	4856      	ldr	r0, [pc, #344]	@ (8000790 <main+0x268>)
 8000636:	f004 ffeb 	bl	8005610 <HAL_UART_Transmit>
	  }


		  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 800063a:	4b56      	ldr	r3, [pc, #344]	@ (8000794 <main+0x26c>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	b2db      	uxtb	r3, r3
 8000640:	2b00      	cmp	r3, #0
 8000642:	d0aa      	beq.n	800059a <main+0x72>
  __ASM volatile ("cpsid i" : : : "memory");
 8000644:	b672      	cpsid	i
}
 8000646:	bf00      	nop
	      __disable_irq();
	      uint8_t  idx         = audio_write_idx;  // 0 or 1
 8000648:	4b53      	ldr	r3, [pc, #332]	@ (8000798 <main+0x270>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	      uint16_t payload_len = audio_pkt_len;    // bytes of audio payload
 8000650:	4b52      	ldr	r3, [pc, #328]	@ (800079c <main+0x274>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	843b      	strh	r3, [r7, #32]
	      audio_pkt_ready = 0;
 8000656:	4b4f      	ldr	r3, [pc, #316]	@ (8000794 <main+0x26c>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800065c:	b662      	cpsie	i
}
 800065e:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs half-buffer size
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8000660:	8c3b      	ldrh	r3, [r7, #32]
 8000662:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8000666:	4293      	cmp	r3, r2
 8000668:	d908      	bls.n	800067c <main+0x154>
	          uint8_t nack = UART_ACK_ERR;
 800066a:	2345      	movs	r3, #69	@ 0x45
 800066c:	71fb      	strb	r3, [r7, #7]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800066e:	1df9      	adds	r1, r7, #7
 8000670:	230a      	movs	r3, #10
 8000672:	2201      	movs	r2, #1
 8000674:	4846      	ldr	r0, [pc, #280]	@ (8000790 <main+0x268>)
 8000676:	f004 ffcb 	bl	8005610 <HAL_UART_Transmit>
	          continue;
 800067a:	e07a      	b.n	8000772 <main+0x24a>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 800067c:	4b48      	ldr	r3, [pc, #288]	@ (80007a0 <main+0x278>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	b21b      	sxth	r3, r3
 8000682:	021b      	lsls	r3, r3, #8
 8000684:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 8000686:	4b46      	ldr	r3, [pc, #280]	@ (80007a0 <main+0x278>)
 8000688:	785b      	ldrb	r3, [r3, #1]
 800068a:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 800068c:	4313      	orrs	r3, r2
 800068e:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 8000690:	83fb      	strh	r3, [r7, #30]

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 8000692:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000696:	2b00      	cmp	r3, #0
 8000698:	d101      	bne.n	800069e <main+0x176>
 800069a:	4b37      	ldr	r3, [pc, #220]	@ (8000778 <main+0x250>)
 800069c:	e000      	b.n	80006a0 <main+0x178>
 800069e:	4b41      	ldr	r3, [pc, #260]	@ (80007a4 <main+0x27c>)
 80006a0:	61bb      	str	r3, [r7, #24]
	          (idx == 0)
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2],
 80006a2:	8c3b      	ldrh	r3, [r7, #32]
 80006a4:	461a      	mov	r2, r3
 80006a6:	69b9      	ldr	r1, [r7, #24]
 80006a8:	4838      	ldr	r0, [pc, #224]	@ (800078c <main+0x264>)
 80006aa:	f000 fdc1 	bl	8001230 <crc16_ccitt>
 80006ae:	4603      	mov	r3, r0
 80006b0:	82fb      	strh	r3, [r7, #22]
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 80006b2:	8afa      	ldrh	r2, [r7, #22]
 80006b4:	8bfb      	ldrh	r3, [r7, #30]
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d008      	beq.n	80006cc <main+0x1a4>
	          uint8_t nack = UART_ACK_ERR;
 80006ba:	2345      	movs	r3, #69	@ 0x45
 80006bc:	71bb      	strb	r3, [r7, #6]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80006be:	1db9      	adds	r1, r7, #6
 80006c0:	230a      	movs	r3, #10
 80006c2:	2201      	movs	r2, #1
 80006c4:	4832      	ldr	r0, [pc, #200]	@ (8000790 <main+0x268>)
 80006c6:	f004 ffa3 	bl	8005610 <HAL_UART_Transmit>
	          continue;
 80006ca:	e052      	b.n	8000772 <main+0x24a>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 80006cc:	8c3b      	ldrh	r3, [r7, #32]
 80006ce:	085b      	lsrs	r3, r3, #1
 80006d0:	867b      	strh	r3, [r7, #50]	@ 0x32
	      if (num_samples > DAC_HALF_SAMPLES) {
 80006d2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80006d4:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 80006d8:	4293      	cmp	r3, r2
 80006da:	d902      	bls.n	80006e2 <main+0x1ba>
	          num_samples = DAC_HALF_SAMPLES;
 80006dc:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 80006e0:	867b      	strh	r3, [r7, #50]	@ 0x32
	      }

	      int16_t  *src = (int16_t *)payload_bytes;        // signed PCM
 80006e2:	69bb      	ldr	r3, [r7, #24]
 80006e4:	613b      	str	r3, [r7, #16]
	      uint16_t *dst = (uint16_t *)payload_bytes;       // same locations for DAC
 80006e6:	69bb      	ldr	r3, [r7, #24]
 80006e8:	60fb      	str	r3, [r7, #12]

	      for (uint16_t i = 0; i < num_samples; ++i) {
 80006ea:	2300      	movs	r3, #0
 80006ec:	863b      	strh	r3, [r7, #48]	@ 0x30
 80006ee:	e021      	b.n	8000734 <main+0x20c>
	          int32_t s = src[i];      // -32768..32767
 80006f0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	693a      	ldr	r2, [r7, #16]
 80006f6:	4413      	add	r3, r2
 80006f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          s += 32768;              // 0..65535
 80006fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000700:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000704:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          if (s < 0)      s = 0;
 8000706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000708:	2b00      	cmp	r3, #0
 800070a:	da01      	bge.n	8000710 <main+0x1e8>
 800070c:	2300      	movs	r3, #0
 800070e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          if (s > 65535)  s = 65535;
 8000710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000712:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000716:	db02      	blt.n	800071e <main+0x1f6>
 8000718:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800071c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 800071e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000720:	1119      	asrs	r1, r3, #4
 8000722:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	b28a      	uxth	r2, r1
 800072c:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 800072e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000730:	3301      	adds	r3, #1
 8000732:	863b      	strh	r3, [r7, #48]	@ 0x30
 8000734:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000736:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000738:	429a      	cmp	r2, r3
 800073a:	d3d9      	bcc.n	80006f0 <main+0x1c8>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 800073c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800073e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000740:	e009      	b.n	8000756 <main+0x22e>
	          dst[i] = 2048;
 8000742:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	4413      	add	r3, r2
 800074a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800074e:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 8000750:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000752:	3301      	adds	r3, #1
 8000754:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000756:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000758:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 800075c:	4293      	cmp	r3, r2
 800075e:	d9f0      	bls.n	8000742 <main+0x21a>
	      }

	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 8000760:	2353      	movs	r3, #83	@ 0x53
 8000762:	723b      	strb	r3, [r7, #8]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000764:	f107 0108 	add.w	r1, r7, #8
 8000768:	230a      	movs	r3, #10
 800076a:	2201      	movs	r2, #1
 800076c:	4808      	ldr	r0, [pc, #32]	@ (8000790 <main+0x268>)
 800076e:	f004 ff4f 	bl	8005610 <HAL_UART_Transmit>
	  if (image_pkt_ready) {
 8000772:	e712      	b.n	800059a <main+0x72>
 8000774:	20040250 	.word	0x20040250
 8000778:	200402b4 	.word	0x200402b4
 800077c:	20040038 	.word	0x20040038
 8000780:	20070296 	.word	0x20070296
 8000784:	20070298 	.word	0x20070298
 8000788:	2006029c 	.word	0x2006029c
 800078c:	2004029f 	.word	0x2004029f
 8000790:	200400ac 	.word	0x200400ac
 8000794:	2007029a 	.word	0x2007029a
 8000798:	2007029b 	.word	0x2007029b
 800079c:	2007029c 	.word	0x2007029c
 80007a0:	20070294 	.word	0x20070294
 80007a4:	200502a8 	.word	0x200502a8

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b096      	sub	sp, #88	@ 0x58
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	2244      	movs	r2, #68	@ 0x44
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f006 fbca 	bl	8006f50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	463b      	mov	r3, r7
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]
 80007c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80007ca:	2000      	movs	r0, #0
 80007cc:	f002 fb5c 	bl	8002e88 <HAL_PWREx_ControlVoltageScaling>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x32>
  {
    Error_Handler();
 80007d6:	f000 fd25 	bl	8001224 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007da:	2302      	movs	r3, #2
 80007dc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e4:	2340      	movs	r3, #64	@ 0x40
 80007e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e8:	2302      	movs	r3, #2
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007ec:	2302      	movs	r3, #2
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007f0:	2301      	movs	r3, #1
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 80007f4:	230f      	movs	r3, #15
 80007f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000800:	2302      	movs	r3, #2
 8000802:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4618      	mov	r0, r3
 800080a:	f002 fbf1 	bl	8002ff0 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000814:	f000 fd06 	bl	8001224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081c:	2303      	movs	r3, #3
 800081e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800082c:	463b      	mov	r3, r7
 800082e:	2105      	movs	r1, #5
 8000830:	4618      	mov	r0, r3
 8000832:	f002 fff7 	bl	8003824 <HAL_RCC_ClockConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800083c:	f000 fcf2 	bl	8001224 <Error_Handler>
  }
}
 8000840:	bf00      	nop
 8000842:	3758      	adds	r7, #88	@ 0x58
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08a      	sub	sp, #40	@ 0x28
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800084e:	463b      	mov	r3, r7
 8000850:	2228      	movs	r2, #40	@ 0x28
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f006 fb7b 	bl	8006f50 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800085a:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <MX_DAC1_Init+0x60>)
 800085c:	4a13      	ldr	r2, [pc, #76]	@ (80008ac <MX_DAC1_Init+0x64>)
 800085e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000860:	4811      	ldr	r0, [pc, #68]	@ (80008a8 <MX_DAC1_Init+0x60>)
 8000862:	f001 fb4a 	bl	8001efa <HAL_DAC_Init>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800086c:	f000 fcda 	bl	8001224 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000874:	230a      	movs	r3, #10
 8000876:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000878:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800087c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800088a:	463b      	mov	r3, r7
 800088c:	2200      	movs	r2, #0
 800088e:	4619      	mov	r1, r3
 8000890:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <MX_DAC1_Init+0x60>)
 8000892:	f001 fc2b 	bl	80020ec <HAL_DAC_ConfigChannel>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 800089c:	f000 fcc2 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	3728      	adds	r7, #40	@ 0x28
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20040038 	.word	0x20040038
 80008ac:	40007400 	.word	0x40007400

080008b0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80008b4:	4b22      	ldr	r3, [pc, #136]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008b6:	4a23      	ldr	r2, [pc, #140]	@ (8000944 <MX_LPUART1_UART_Init+0x94>)
 80008b8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80008ba:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008bc:	4a22      	ldr	r2, [pc, #136]	@ (8000948 <MX_LPUART1_UART_Init+0x98>)
 80008be:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80008c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80008cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80008d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008d4:	220c      	movs	r2, #12
 80008d6:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008da:	2200      	movs	r2, #0
 80008dc:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008de:	4b18      	ldr	r3, [pc, #96]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008f6:	4812      	ldr	r0, [pc, #72]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008f8:	f004 fe3a 	bl	8005570 <HAL_UART_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000902:	f000 fc8f 	bl	8001224 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000906:	2100      	movs	r1, #0
 8000908:	480d      	ldr	r0, [pc, #52]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 800090a:	f006 fa57 	bl	8006dbc <HAL_UARTEx_SetTxFifoThreshold>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000914:	f000 fc86 	bl	8001224 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000918:	2100      	movs	r1, #0
 800091a:	4809      	ldr	r0, [pc, #36]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 800091c:	f006 fa8c 	bl	8006e38 <HAL_UARTEx_SetRxFifoThreshold>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000926:	f000 fc7d 	bl	8001224 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	@ (8000940 <MX_LPUART1_UART_Init+0x90>)
 800092c:	f006 fa0d 	bl	8006d4a <HAL_UARTEx_DisableFifoMode>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8000936:	f000 fc75 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200400ac 	.word	0x200400ac
 8000944:	40008000 	.word	0x40008000
 8000948:	001e8480 	.word	0x001e8480

0800094c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000950:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000952:	4a1c      	ldr	r2, [pc, #112]	@ (80009c4 <MX_SPI1_Init+0x78>)
 8000954:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000956:	4b1a      	ldr	r3, [pc, #104]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000958:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800095c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800095e:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000964:	4b16      	ldr	r3, [pc, #88]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000966:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800096a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800096c:	4b14      	ldr	r3, [pc, #80]	@ (80009c0 <MX_SPI1_Init+0x74>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000972:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000974:	2200      	movs	r2, #0
 8000976:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <MX_SPI1_Init+0x74>)
 800097a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800097e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000980:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000982:	2220      	movs	r2, #32
 8000984:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000986:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000988:	2200      	movs	r2, #0
 800098a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800098c:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <MX_SPI1_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000992:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <MX_SPI1_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000998:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <MX_SPI1_Init+0x74>)
 800099a:	2207      	movs	r2, #7
 800099c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800099e:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <MX_SPI1_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <MX_SPI1_Init+0x74>)
 80009a6:	2208      	movs	r2, #8
 80009a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009aa:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_SPI1_Init+0x74>)
 80009ac:	f003 ff10 	bl	80047d0 <HAL_SPI_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80009b6:	f000 fc35 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200401a0 	.word	0x200401a0
 80009c4:	40013000 	.word	0x40013000

080009c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b088      	sub	sp, #32
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ce:	f107 0310 	add.w	r3, r7, #16
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 80009e8:	4a1f      	ldr	r2, [pc, #124]	@ (8000a68 <MX_TIM1_Init+0xa0>)
 80009ea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 80009ee:	2277      	movs	r2, #119	@ 0x77
 80009f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 80009f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 80009fa:	2231      	movs	r2, #49	@ 0x31
 80009fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009fe:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a04:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a0a:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 8000a0c:	2280      	movs	r2, #128	@ 0x80
 8000a0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a10:	4814      	ldr	r0, [pc, #80]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 8000a12:	f004 fa5b 	bl	8004ecc <HAL_TIM_Base_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a1c:	f000 fc02 	bl	8001224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a26:	f107 0310 	add.w	r3, r7, #16
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	480d      	ldr	r0, [pc, #52]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 8000a2e:	f004 fb0d 	bl	800504c <HAL_TIM_ConfigClockSource>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a38:	f000 fbf4 	bl	8001224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_TIM1_Init+0x9c>)
 8000a4e:	f004 fd07 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000a58:	f000 fbe4 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a5c:	bf00      	nop
 8000a5e:	3720      	adds	r7, #32
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20040204 	.word	0x20040204
 8000a68:	40012c00 	.word	0x40012c00

08000a6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b088      	sub	sp, #32
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a72:	f107 0310 	add.w	r3, r7, #16
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000a8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a92:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a98:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2720;
 8000a9e:	4b19      	ldr	r3, [pc, #100]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000aa0:	f44f 622a 	mov.w	r2, #2720	@ 0xaa0
 8000aa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa6:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aac:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ab2:	4814      	ldr	r0, [pc, #80]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000ab4:	f004 fa0a 	bl	8004ecc <HAL_TIM_Base_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000abe:	f000 fbb1 	bl	8001224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	4619      	mov	r1, r3
 8000ace:	480d      	ldr	r0, [pc, #52]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000ad0:	f004 fabc 	bl	800504c <HAL_TIM_ConfigClockSource>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ada:	f000 fba3 	bl	8001224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ade:	2320      	movs	r3, #32
 8000ae0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4806      	ldr	r0, [pc, #24]	@ (8000b04 <MX_TIM2_Init+0x98>)
 8000aec:	f004 fcb8 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000af6:	f000 fb95 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	3720      	adds	r7, #32
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20040250 	.word	0x20040250

08000b08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000b0e:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <MX_DMA_Init+0x60>)
 8000b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b12:	4a15      	ldr	r2, [pc, #84]	@ (8000b68 <MX_DMA_Init+0x60>)
 8000b14:	f043 0304 	orr.w	r3, r3, #4
 8000b18:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b1a:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <MX_DMA_Init+0x60>)
 8000b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b26:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <MX_DMA_Init+0x60>)
 8000b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b68 <MX_DMA_Init+0x60>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b32:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <MX_DMA_Init+0x60>)
 8000b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2100      	movs	r1, #0
 8000b42:	200b      	movs	r0, #11
 8000b44:	f001 f9a3 	bl	8001e8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b48:	200b      	movs	r0, #11
 8000b4a:	f001 f9bc 	bl	8001ec6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	200c      	movs	r0, #12
 8000b54:	f001 f99b 	bl	8001e8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000b58:	200c      	movs	r0, #12
 8000b5a:	f001 f9b4 	bl	8001ec6 <HAL_NVIC_EnableIRQ>

}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40021000 	.word	0x40021000

08000b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08e      	sub	sp, #56	@ 0x38
 8000b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	4bb3      	ldr	r3, [pc, #716]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b86:	4ab2      	ldr	r2, [pc, #712]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000b88:	f043 0310 	orr.w	r3, r3, #16
 8000b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8e:	4bb0      	ldr	r3, [pc, #704]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b92:	f003 0310 	and.w	r3, r3, #16
 8000b96:	623b      	str	r3, [r7, #32]
 8000b98:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9a:	4bad      	ldr	r3, [pc, #692]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9e:	4aac      	ldr	r2, [pc, #688]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000ba0:	f043 0304 	orr.w	r3, r3, #4
 8000ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba6:	4baa      	ldr	r3, [pc, #680]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	61fb      	str	r3, [r7, #28]
 8000bb0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bb2:	4ba7      	ldr	r3, [pc, #668]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	4aa6      	ldr	r2, [pc, #664]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bb8:	f043 0320 	orr.w	r3, r3, #32
 8000bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bbe:	4ba4      	ldr	r3, [pc, #656]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc2:	f003 0320 	and.w	r3, r3, #32
 8000bc6:	61bb      	str	r3, [r7, #24]
 8000bc8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bca:	4ba1      	ldr	r3, [pc, #644]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	4aa0      	ldr	r2, [pc, #640]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bd6:	4b9e      	ldr	r3, [pc, #632]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be2:	4b9b      	ldr	r3, [pc, #620]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be6:	4a9a      	ldr	r2, [pc, #616]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bee:	4b98      	ldr	r3, [pc, #608]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	4b95      	ldr	r3, [pc, #596]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfe:	4a94      	ldr	r2, [pc, #592]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c06:	4b92      	ldr	r3, [pc, #584]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c12:	4b8f      	ldr	r3, [pc, #572]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c16:	4a8e      	ldr	r2, [pc, #568]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c18:	f043 0308 	orr.w	r3, r3, #8
 8000c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1e:	4b8c      	ldr	r3, [pc, #560]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c22:	f003 0308 	and.w	r3, r3, #8
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c2a:	4b89      	ldr	r3, [pc, #548]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2e:	4a88      	ldr	r2, [pc, #544]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c36:	4b86      	ldr	r3, [pc, #536]	@ (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000c42:	f002 f9c5 	bl	8002fd0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8000c4c:	4881      	ldr	r0, [pc, #516]	@ (8000e54 <MX_GPIO_Init+0x2e8>)
 8000c4e:	f002 f8e3 	bl	8002e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c52:	230c      	movs	r3, #12
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000c62:	230d      	movs	r3, #13
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	487a      	ldr	r0, [pc, #488]	@ (8000e58 <MX_GPIO_Init+0x2ec>)
 8000c6e:	f001 ff41 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000c72:	2307      	movs	r3, #7
 8000c74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c76:	2312      	movs	r3, #18
 8000c78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c82:	2304      	movs	r3, #4
 8000c84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4873      	ldr	r0, [pc, #460]	@ (8000e5c <MX_GPIO_Init+0x2f0>)
 8000c8e:	f001 ff31 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c92:	2380      	movs	r3, #128	@ 0x80
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c96:	2302      	movs	r3, #2
 8000c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ca2:	230d      	movs	r3, #13
 8000ca4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000caa:	4619      	mov	r1, r3
 8000cac:	486b      	ldr	r0, [pc, #428]	@ (8000e5c <MX_GPIO_Init+0x2f0>)
 8000cae:	f001 ff21 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cb2:	233f      	movs	r3, #63	@ 0x3f
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cb6:	230b      	movs	r3, #11
 8000cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4863      	ldr	r0, [pc, #396]	@ (8000e54 <MX_GPIO_Init+0x2e8>)
 8000cc6:	f001 ff15 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000cca:	230a      	movs	r3, #10
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cce:	230b      	movs	r3, #11
 8000cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cda:	4619      	mov	r1, r3
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce0:	f001 ff08 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4858      	ldr	r0, [pc, #352]	@ (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d00:	f001 fef8 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d04:	2302      	movs	r3, #2
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d08:	230b      	movs	r3, #11
 8000d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d14:	4619      	mov	r1, r3
 8000d16:	4852      	ldr	r0, [pc, #328]	@ (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d18:	f001 feec 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000d1c:	2344      	movs	r3, #68	@ 0x44
 8000d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d20:	2303      	movs	r3, #3
 8000d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	484c      	ldr	r0, [pc, #304]	@ (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d30:	f001 fee0 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000d34:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000d46:	230d      	movs	r3, #13
 8000d48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4843      	ldr	r0, [pc, #268]	@ (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d52:	f001 fecf 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000d56:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000d68:	230e      	movs	r3, #14
 8000d6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d70:	4619      	mov	r1, r3
 8000d72:	483b      	ldr	r0, [pc, #236]	@ (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d74:	f001 febe 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d8a:	2307      	movs	r3, #7
 8000d8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d92:	4619      	mov	r1, r3
 8000d94:	4833      	ldr	r0, [pc, #204]	@ (8000e64 <MX_GPIO_Init+0x2f8>)
 8000d96:	f001 fead 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d9a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000dac:	2302      	movs	r3, #2
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db4:	4619      	mov	r1, r3
 8000db6:	482b      	ldr	r0, [pc, #172]	@ (8000e64 <MX_GPIO_Init+0x2f8>)
 8000db8:	f001 fe9c 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8000dbc:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	481f      	ldr	r0, [pc, #124]	@ (8000e54 <MX_GPIO_Init+0x2e8>)
 8000dd6:	f001 fe8d 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dda:	2380      	movs	r3, #128	@ 0x80
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000dea:	2302      	movs	r3, #2
 8000dec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df2:	4619      	mov	r1, r3
 8000df4:	4817      	ldr	r0, [pc, #92]	@ (8000e54 <MX_GPIO_Init+0x2e8>)
 8000df6:	f001 fe7d 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000dfa:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e0c:	230a      	movs	r3, #10
 8000e0e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e14:	4619      	mov	r1, r3
 8000e16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e1a:	f001 fe6b 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e30:	4619      	mov	r1, r3
 8000e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e36:	f001 fe5d 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000e3a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8000e4c:	e00c      	b.n	8000e68 <MX_GPIO_Init+0x2fc>
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000
 8000e54:	48000800 	.word	0x48000800
 8000e58:	48001000 	.word	0x48001000
 8000e5c:	48001400 	.word	0x48001400
 8000e60:	48000400 	.word	0x48000400
 8000e64:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000e68:	230c      	movs	r3, #12
 8000e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e70:	4619      	mov	r1, r3
 8000e72:	483c      	ldr	r0, [pc, #240]	@ (8000f64 <MX_GPIO_Init+0x3f8>)
 8000e74:	f001 fe3e 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e84:	2303      	movs	r3, #3
 8000e86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000e88:	2309      	movs	r3, #9
 8000e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e90:	4619      	mov	r1, r3
 8000e92:	4835      	ldr	r0, [pc, #212]	@ (8000f68 <MX_GPIO_Init+0x3fc>)
 8000e94:	f001 fe2e 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e98:	2304      	movs	r3, #4
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ea8:	230c      	movs	r3, #12
 8000eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	482d      	ldr	r0, [pc, #180]	@ (8000f68 <MX_GPIO_Init+0x3fc>)
 8000eb4:	f001 fe1e 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8000eb8:	2368      	movs	r3, #104	@ 0x68
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ec8:	2307      	movs	r3, #7
 8000eca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ecc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4825      	ldr	r0, [pc, #148]	@ (8000f68 <MX_GPIO_Init+0x3fc>)
 8000ed4:	f001 fe0e 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000ed8:	2338      	movs	r3, #56	@ 0x38
 8000eda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ee8:	2306      	movs	r3, #6
 8000eea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481e      	ldr	r0, [pc, #120]	@ (8000f6c <MX_GPIO_Init+0x400>)
 8000ef4:	f001 fdfe 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ef8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000efc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000efe:	2312      	movs	r3, #18
 8000f00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f06:	2303      	movs	r3, #3
 8000f08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f0a:	2304      	movs	r3, #4
 8000f0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f12:	4619      	mov	r1, r3
 8000f14:	4815      	ldr	r0, [pc, #84]	@ (8000f6c <MX_GPIO_Init+0x400>)
 8000f16:	f001 fded 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f32:	4619      	mov	r1, r3
 8000f34:	480e      	ldr	r0, [pc, #56]	@ (8000f70 <MX_GPIO_Init+0x404>)
 8000f36:	f001 fddd 	bl	8002af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000f3a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f40:	2302      	movs	r3, #2
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f4c:	2307      	movs	r3, #7
 8000f4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f54:	4619      	mov	r1, r3
 8000f56:	4804      	ldr	r0, [pc, #16]	@ (8000f68 <MX_GPIO_Init+0x3fc>)
 8000f58:	f001 fdcc 	bl	8002af4 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f5c:	bf00      	nop
 8000f5e:	3738      	adds	r7, #56	@ 0x38
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	48000800 	.word	0x48000800
 8000f68:	48000c00 	.word	0x48000c00
 8000f6c:	48000400 	.word	0x48000400
 8000f70:	48001000 	.word	0x48001000

08000f74 <uart_start_header_rx>:




	static void uart_start_header_rx(void)
	{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
		g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8000f78:	4b04      	ldr	r3, [pc, #16]	@ (8000f8c <uart_start_header_rx+0x18>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1,
 8000f7e:	2209      	movs	r2, #9
 8000f80:	4903      	ldr	r1, [pc, #12]	@ (8000f90 <uart_start_header_rx+0x1c>)
 8000f82:	4804      	ldr	r0, [pc, #16]	@ (8000f94 <uart_start_header_rx+0x20>)
 8000f84:	f004 fbd2 	bl	800572c <HAL_UART_Receive_DMA>
							g_uart_rx.prefix_buf,
							PKT_PREFIX_SIZE);   // 9 bytes: sync + header


	}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	2004029c 	.word	0x2004029c
 8000f90:	2004029d 	.word	0x2004029d
 8000f94:	200400ac 	.word	0x200400ac

08000f98 <HAL_UART_RxCpltCallback>:


	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	    if (huart->Instance != LPUART1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a70      	ldr	r2, [pc, #448]	@ (8001168 <HAL_UART_RxCpltCallback+0x1d0>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	f040 80d9 	bne.w	800115e <HAL_UART_RxCpltCallback+0x1c6>
	        return;

	    if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 8000fac:	4b6f      	ldr	r3, [pc, #444]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	f040 80a3 	bne.w	80010fc <HAL_UART_RxCpltCallback+0x164>
	        // We just received sync + header (9 bytes)
	        uint8_t *buf = g_uart_rx.prefix_buf;
 8000fb6:	4b6e      	ldr	r3, [pc, #440]	@ (8001170 <HAL_UART_RxCpltCallback+0x1d8>)
 8000fb8:	60fb      	str	r3, [r7, #12]

	        // 1) Check sync bytes
	        if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2ba5      	cmp	r3, #165	@ 0xa5
 8000fc0:	d104      	bne.n	8000fcc <HAL_UART_RxCpltCallback+0x34>
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b5a      	cmp	r3, #90	@ 0x5a
 8000fca:	d002      	beq.n	8000fd2 <HAL_UART_RxCpltCallback+0x3a>
	            uart_start_header_rx();
 8000fcc:	f7ff ffd2 	bl	8000f74 <uart_start_header_rx>
	            return;
 8000fd0:	e0c6      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	        }

	        // 2) Extract payload length
	        uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	3307      	adds	r3, #7
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3308      	adds	r3, #8
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	817b      	strh	r3, [r7, #10]

	        // 3) Parse header fields
	        g_uart_rx.header.version   = buf[2];
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	789a      	ldrb	r2, [r3, #2]
 8000ff0:	4b5e      	ldr	r3, [pc, #376]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8000ff2:	729a      	strb	r2, [r3, #10]
	        g_uart_rx.header.data_type = buf[3];
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	78da      	ldrb	r2, [r3, #3]
 8000ff8:	4b5c      	ldr	r3, [pc, #368]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8000ffa:	72da      	strb	r2, [r3, #11]
	        g_uart_rx.header.flags     = buf[4];
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	791a      	ldrb	r2, [r3, #4]
 8001000:	4b5a      	ldr	r3, [pc, #360]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001002:	731a      	strb	r2, [r3, #12]
	        g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	3305      	adds	r3, #5
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	b21b      	sxth	r3, r3
 800100c:	021b      	lsls	r3, r3, #8
 800100e:	b21a      	sxth	r2, r3
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	3306      	adds	r3, #6
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b21b      	sxth	r3, r3
 8001018:	4313      	orrs	r3, r2
 800101a:	b21b      	sxth	r3, r3
 800101c:	b29a      	uxth	r2, r3
 800101e:	4b53      	ldr	r3, [pc, #332]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001020:	f8a3 200d 	strh.w	r2, [r3, #13]
	        g_uart_rx.header.len       = payload_len;
 8001024:	4b51      	ldr	r3, [pc, #324]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001026:	897a      	ldrh	r2, [r7, #10]
 8001028:	f8a3 200f 	strh.w	r2, [r3, #15]
	        g_uart_rx.payload_len      = payload_len;
 800102c:	4a4f      	ldr	r2, [pc, #316]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800102e:	897b      	ldrh	r3, [r7, #10]
 8001030:	8253      	strh	r3, [r2, #18]

	        // 4) Choose destination buffer based on packet type
	        switch (g_uart_rx.header.data_type) {
 8001032:	4b4e      	ldr	r3, [pc, #312]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001034:	7adb      	ldrb	r3, [r3, #11]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d002      	beq.n	8001040 <HAL_UART_RxCpltCallback+0xa8>
 800103a:	2b02      	cmp	r3, #2
 800103c:	d00e      	beq.n	800105c <HAL_UART_RxCpltCallback+0xc4>
 800103e:	e038      	b.n	80010b2 <HAL_UART_RxCpltCallback+0x11a>
	        case PKT_DATA_IMAGE:
	            if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 8001040:	897b      	ldrh	r3, [r7, #10]
 8001042:	3302      	adds	r3, #2
 8001044:	461a      	mov	r2, r3
 8001046:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 800104a:	429a      	cmp	r2, r3
 800104c:	d902      	bls.n	8001054 <HAL_UART_RxCpltCallback+0xbc>
	                uart_start_header_rx();
 800104e:	f7ff ff91 	bl	8000f74 <uart_start_header_rx>
	                return;
 8001052:	e085      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	            }
	            g_uart_rx.payload_dst = image_pkt_buf;
 8001054:	4b45      	ldr	r3, [pc, #276]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001056:	4a47      	ldr	r2, [pc, #284]	@ (8001174 <HAL_UART_RxCpltCallback+0x1dc>)
 8001058:	615a      	str	r2, [r3, #20]
	            break;
 800105a:	e02d      	b.n	80010b8 <HAL_UART_RxCpltCallback+0x120>

	        case PKT_DATA_AUDIO:
	            // Sanity-check payload length in BYTES (just payload, *not* CRC)
	            if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 800105c:	897b      	ldrh	r3, [r7, #10]
 800105e:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8001062:	4293      	cmp	r3, r2
 8001064:	d902      	bls.n	800106c <HAL_UART_RxCpltCallback+0xd4>
	                uart_start_header_rx();
 8001066:	f7ff ff85 	bl	8000f74 <uart_start_header_rx>
	                return;
 800106a:	e079      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	            }

	            // Choose a free half of dac_buf as DMA destination for the *payload*
	            if (half0_free) {
 800106c:	4b42      	ldr	r3, [pc, #264]	@ (8001178 <HAL_UART_RxCpltCallback+0x1e0>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00a      	beq.n	800108c <HAL_UART_RxCpltCallback+0xf4>
	                g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 8001076:	4b41      	ldr	r3, [pc, #260]	@ (800117c <HAL_UART_RxCpltCallback+0x1e4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a3c      	ldr	r2, [pc, #240]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800107c:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 0;
 800107e:	4b40      	ldr	r3, [pc, #256]	@ (8001180 <HAL_UART_RxCpltCallback+0x1e8>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
	                half0_free = 0;  // now reserved
 8001084:	4b3c      	ldr	r3, [pc, #240]	@ (8001178 <HAL_UART_RxCpltCallback+0x1e0>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
	            } else {
	                // No free half; can't accept this packet safely
	                uart_start_header_rx();
	                return;
	            }
	            break;
 800108a:	e015      	b.n	80010b8 <HAL_UART_RxCpltCallback+0x120>
	            } else if (half1_free) {
 800108c:	4b3d      	ldr	r3, [pc, #244]	@ (8001184 <HAL_UART_RxCpltCallback+0x1ec>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	d00a      	beq.n	80010ac <HAL_UART_RxCpltCallback+0x114>
	                g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 8001096:	4b3c      	ldr	r3, [pc, #240]	@ (8001188 <HAL_UART_RxCpltCallback+0x1f0>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a34      	ldr	r2, [pc, #208]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800109c:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 1;
 800109e:	4b38      	ldr	r3, [pc, #224]	@ (8001180 <HAL_UART_RxCpltCallback+0x1e8>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]
	                half1_free = 0;  // now reserved
 80010a4:	4b37      	ldr	r3, [pc, #220]	@ (8001184 <HAL_UART_RxCpltCallback+0x1ec>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
	            break;
 80010aa:	e005      	b.n	80010b8 <HAL_UART_RxCpltCallback+0x120>
	                uart_start_header_rx();
 80010ac:	f7ff ff62 	bl	8000f74 <uart_start_header_rx>
	                return;
 80010b0:	e056      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>


	        default:
	            // Unknown type -> ignore this frame
	            uart_start_header_rx();
 80010b2:	f7ff ff5f 	bl	8000f74 <uart_start_header_rx>
	            return;
 80010b6:	e053      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	        }

	        // 5) Set state and start DMA for payload + CRC
	        g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 80010b8:	4b2c      	ldr	r3, [pc, #176]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	701a      	strb	r2, [r3, #0]

	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 80010be:	4b2b      	ldr	r3, [pc, #172]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 80010c0:	7adb      	ldrb	r3, [r3, #11]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d109      	bne.n	80010da <HAL_UART_RxCpltCallback+0x142>
	            // Image: payload + CRC in one shot, as before
	            HAL_UART_Receive_DMA(&hlpuart1,
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 80010c8:	6959      	ldr	r1, [r3, #20]
 80010ca:	897b      	ldrh	r3, [r7, #10]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	461a      	mov	r2, r3
 80010d2:	482e      	ldr	r0, [pc, #184]	@ (800118c <HAL_UART_RxCpltCallback+0x1f4>)
 80010d4:	f004 fb2a 	bl	800572c <HAL_UART_Receive_DMA>
 80010d8:	e006      	b.n	80010e8 <HAL_UART_RxCpltCallback+0x150>
	                                 g_uart_rx.payload_dst,
	                                 payload_len + PKT_CRC_SIZE);
	        } else {
	            // Audio: ONLY the payload goes into dac_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 80010da:	4b24      	ldr	r3, [pc, #144]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	897a      	ldrh	r2, [r7, #10]
 80010e0:	4619      	mov	r1, r3
 80010e2:	482a      	ldr	r0, [pc, #168]	@ (800118c <HAL_UART_RxCpltCallback+0x1f4>)
 80010e4:	f004 fb22 	bl	800572c <HAL_UART_Receive_DMA>
	                                 payload_len);
	        }


	        // 6) Tell PC "header OK, I'm ready for payload"
	        uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 80010e8:	2348      	movs	r3, #72	@ 0x48
 80010ea:	727b      	strb	r3, [r7, #9]
	        HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 80010ec:	f107 0109 	add.w	r1, r7, #9
 80010f0:	230a      	movs	r3, #10
 80010f2:	2201      	movs	r2, #1
 80010f4:	4825      	ldr	r0, [pc, #148]	@ (800118c <HAL_UART_RxCpltCallback+0x1f4>)
 80010f6:	f004 fa8b 	bl	8005610 <HAL_UART_Transmit>
 80010fa:	e031      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 80010fc:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d11a      	bne.n	800113a <HAL_UART_RxCpltCallback+0x1a2>
	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001106:	7adb      	ldrb	r3, [r3, #11]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d109      	bne.n	8001120 <HAL_UART_RxCpltCallback+0x188>
	            // IMAGE: we already DMA'd payload+CRC into image_pkt_buf
	            image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 800110c:	4b17      	ldr	r3, [pc, #92]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800110e:	8a5a      	ldrh	r2, [r3, #18]
 8001110:	4b1f      	ldr	r3, [pc, #124]	@ (8001190 <HAL_UART_RxCpltCallback+0x1f8>)
 8001112:	801a      	strh	r2, [r3, #0]
	            image_pkt_ready = 1;
 8001114:	4b1f      	ldr	r3, [pc, #124]	@ (8001194 <HAL_UART_RxCpltCallback+0x1fc>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]

	            // Back to waiting for next header
	            uart_start_header_rx();
 800111a:	f7ff ff2b 	bl	8000f74 <uart_start_header_rx>
 800111e:	e01f      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001122:	7adb      	ldrb	r3, [r3, #11]
 8001124:	2b02      	cmp	r3, #2
 8001126:	d11b      	bne.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	            // AUDIO: we have JUST the payload in dac_buf now.
	            // Next, we need to grab the 2 CRC bytes.

	            g_uart_rx.state = RX_STATE_WAIT_CRC;
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800112a:	2202      	movs	r2, #2
 800112c:	701a      	strb	r2, [r3, #0]

	            // Start a tiny 2-byte DMA into audio_crc_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 800112e:	2202      	movs	r2, #2
 8001130:	4919      	ldr	r1, [pc, #100]	@ (8001198 <HAL_UART_RxCpltCallback+0x200>)
 8001132:	4816      	ldr	r0, [pc, #88]	@ (800118c <HAL_UART_RxCpltCallback+0x1f4>)
 8001134:	f004 fafa 	bl	800572c <HAL_UART_Receive_DMA>
 8001138:	e012      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	                                 audio_crc_buf,
	                                 PKT_CRC_SIZE);
	            // Do NOT call uart_start_header_rx() yet; we still need CRC.
	        }
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 800113a:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b02      	cmp	r3, #2
 8001140:	d10e      	bne.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	        // We just finished receiving the 2 CRC bytes for an audio packet
	        if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8001142:	4b0a      	ldr	r3, [pc, #40]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 8001144:	7adb      	ldrb	r3, [r3, #11]
 8001146:	2b02      	cmp	r3, #2
 8001148:	d106      	bne.n	8001158 <HAL_UART_RxCpltCallback+0x1c0>
	            audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 800114a:	4b08      	ldr	r3, [pc, #32]	@ (800116c <HAL_UART_RxCpltCallback+0x1d4>)
 800114c:	8a5a      	ldrh	r2, [r3, #18]
 800114e:	4b13      	ldr	r3, [pc, #76]	@ (800119c <HAL_UART_RxCpltCallback+0x204>)
 8001150:	801a      	strh	r2, [r3, #0]
	            audio_pkt_ready = 1;
 8001152:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <HAL_UART_RxCpltCallback+0x208>)
 8001154:	2201      	movs	r2, #1
 8001156:	701a      	strb	r2, [r3, #0]
	        }

	        // Now we can go back to waiting for a new header
	        uart_start_header_rx();
 8001158:	f7ff ff0c 	bl	8000f74 <uart_start_header_rx>
 800115c:	e000      	b.n	8001160 <HAL_UART_RxCpltCallback+0x1c8>
	        return;
 800115e:	bf00      	nop
	    }


	}
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40008000 	.word	0x40008000
 800116c:	2004029c 	.word	0x2004029c
 8001170:	2004029d 	.word	0x2004029d
 8001174:	2006029c 	.word	0x2006029c
 8001178:	20040008 	.word	0x20040008
 800117c:	20040000 	.word	0x20040000
 8001180:	2007029b 	.word	0x2007029b
 8001184:	20040009 	.word	0x20040009
 8001188:	20040004 	.word	0x20040004
 800118c:	200400ac 	.word	0x200400ac
 8001190:	20070298 	.word	0x20070298
 8001194:	20070296 	.word	0x20070296
 8001198:	20070294 	.word	0x20070294
 800119c:	2007029c 	.word	0x2007029c
 80011a0:	2007029a 	.word	0x2007029a

080011a4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

	void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a09      	ldr	r2, [pc, #36]	@ (80011d8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x34>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d10c      	bne.n	80011d0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>

	    // Just finished playing first half [0 .. DAC_HALF_SAMPLES-1],
	    // now DMA is reading second half.
	    half0_free = 1;
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]

	    // Request next audio chunk from PC
	    uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 80011bc:	2341      	movs	r3, #65	@ 0x41
 80011be:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 80011c0:	f107 010f 	add.w	r1, r7, #15
 80011c4:	230a      	movs	r3, #10
 80011c6:	2201      	movs	r2, #1
 80011c8:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x3c>)
 80011ca:	f004 fa21 	bl	8005610 <HAL_UART_Transmit>
 80011ce:	e000      	b.n	80011d2 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2e>
	    if (hdac->Instance != DAC1) return;
 80011d0:	bf00      	nop


	}
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40007400 	.word	0x40007400
 80011dc:	20040008 	.word	0x20040008
 80011e0:	200400ac 	.word	0x200400ac

080011e4 <HAL_DAC_ConvCpltCallbackCh1>:

	void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a09      	ldr	r2, [pc, #36]	@ (8001218 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d10c      	bne.n	8001210 <HAL_DAC_ConvCpltCallbackCh1+0x2c>

	    // Just finished second half [DAC_HALF_SAMPLES .. end],
	    // now DMA wrapped back to first half.
	    half1_free = 1;
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <HAL_DAC_ConvCpltCallbackCh1+0x38>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]

	    uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 80011fc:	2341      	movs	r3, #65	@ 0x41
 80011fe:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001200:	f107 010f 	add.w	r1, r7, #15
 8001204:	230a      	movs	r3, #10
 8001206:	2201      	movs	r2, #1
 8001208:	4805      	ldr	r0, [pc, #20]	@ (8001220 <HAL_DAC_ConvCpltCallbackCh1+0x3c>)
 800120a:	f004 fa01 	bl	8005610 <HAL_UART_Transmit>
 800120e:	e000      	b.n	8001212 <HAL_DAC_ConvCpltCallbackCh1+0x2e>
	    if (hdac->Instance != DAC1) return;
 8001210:	bf00      	nop

	}
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40007400 	.word	0x40007400
 800121c:	20040009 	.word	0x20040009
 8001220:	200400ac 	.word	0x200400ac

08001224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001228:	b672      	cpsid	i
}
 800122a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <Error_Handler+0x8>

08001230 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 8001230:	b480      	push	{r7}
 8001232:	b08b      	sub	sp, #44	@ 0x2c
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 800123c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001240:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 8001242:	2300      	movs	r3, #0
 8001244:	623b      	str	r3, [r7, #32]
 8001246:	e026      	b.n	8001296 <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	6a3b      	ldr	r3, [r7, #32]
 800124c:	4413      	add	r3, r2
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b29a      	uxth	r2, r3
 8001254:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001256:	4053      	eors	r3, r2
 8001258:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
 800125e:	e014      	b.n	800128a <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 8001260:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001264:	2b00      	cmp	r3, #0
 8001266:	da0a      	bge.n	800127e <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8001268:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	b21b      	sxth	r3, r3
 8001270:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001274:	f083 0301 	eor.w	r3, r3, #1
 8001278:	b21b      	sxth	r3, r3
 800127a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800127c:	e002      	b.n	8001284 <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 800127e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	3301      	adds	r3, #1
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dde7      	ble.n	8001260 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 8001290:	6a3b      	ldr	r3, [r7, #32]
 8001292:	3301      	adds	r3, #1
 8001294:	623b      	str	r3, [r7, #32]
 8001296:	6a3b      	ldr	r3, [r7, #32]
 8001298:	2b06      	cmp	r3, #6
 800129a:	d9d5      	bls.n	8001248 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
 80012a0:	e026      	b.n	80012f0 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	4413      	add	r3, r2
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	021b      	lsls	r3, r3, #8
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80012b0:	4053      	eors	r3, r2
 80012b2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
 80012b8:	e014      	b.n	80012e4 <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 80012ba:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80012be:	2b00      	cmp	r3, #0
 80012c0:	da0a      	bge.n	80012d8 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 80012c2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	b21b      	sxth	r3, r3
 80012ca:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80012ce:	f083 0301 	eor.w	r3, r3, #1
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80012d6:	e002      	b.n	80012de <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 80012d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	3301      	adds	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	2b07      	cmp	r3, #7
 80012e8:	dde7      	ble.n	80012ba <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	3301      	adds	r3, #1
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d3d4      	bcc.n	80012a2 <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 80012f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	372c      	adds	r7, #44	@ 0x2c
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 8001306:	b590      	push	{r4, r7, lr}
 8001308:	b08b      	sub	sp, #44	@ 0x2c
 800130a:	af02      	add	r7, sp, #8
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	460b      	mov	r3, r1
 8001310:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 8001312:	887b      	ldrh	r3, [r7, #2]
 8001314:	2b07      	cmp	r3, #7
 8001316:	d801      	bhi.n	800131c <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 8001318:	2300      	movs	r3, #0
 800131a:	e04e      	b.n	80013ba <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b21b      	sxth	r3, r3
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	b21a      	sxth	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	3301      	adds	r3, #1
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	b21b      	sxth	r3, r3
 800132e:	4313      	orrs	r3, r2
 8001330:	b21b      	sxth	r3, r3
 8001332:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3302      	adds	r3, #2
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	b21a      	sxth	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3303      	adds	r3, #3
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	b21b      	sxth	r3, r3
 8001348:	4313      	orrs	r3, r2
 800134a:	b21b      	sxth	r3, r3
 800134c:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3304      	adds	r3, #4
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	b21b      	sxth	r3, r3
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3305      	adds	r3, #5
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b21b      	sxth	r3, r3
 8001362:	4313      	orrs	r3, r2
 8001364:	b21b      	sxth	r3, r3
 8001366:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3306      	adds	r3, #6
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b21b      	sxth	r3, r3
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21a      	sxth	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3307      	adds	r3, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b21b      	sxth	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	b21b      	sxth	r3, r3
 8001380:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 8001382:	8b7b      	ldrh	r3, [r7, #26]
 8001384:	8b3a      	ldrh	r2, [r7, #24]
 8001386:	fb02 f303 	mul.w	r3, r2, r3
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3308      	adds	r3, #8
 8001392:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 8001394:	887b      	ldrh	r3, [r7, #2]
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	429a      	cmp	r2, r3
 800139a:	d901      	bls.n	80013a0 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 800139c:	2300      	movs	r3, #0
 800139e:	e00c      	b.n	80013ba <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3308      	adds	r3, #8
 80013a4:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 80013a6:	8bf8      	ldrh	r0, [r7, #30]
 80013a8:	8bb9      	ldrh	r1, [r7, #28]
 80013aa:	8b7a      	ldrh	r2, [r7, #26]
 80013ac:	8b3c      	ldrh	r4, [r7, #24]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	4623      	mov	r3, r4
 80013b4:	f000 fb1e 	bl	80019f4 <tft_blit565>

    return total_size;
 80013b8:	693b      	ldr	r3, [r7, #16]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3724      	adds	r7, #36	@ 0x24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd90      	pop	{r4, r7, pc}
	...

080013c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <HAL_MspInit+0x44>)
 80013cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001408 <HAL_MspInit+0x44>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <HAL_MspInit+0x44>)
 80013d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <HAL_MspInit+0x44>)
 80013e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e6:	4a08      	ldr	r2, [pc, #32]	@ (8001408 <HAL_MspInit+0x44>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_MspInit+0x44>)
 80013f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40021000 	.word	0x40021000

0800140c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	@ 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a2b      	ldr	r2, [pc, #172]	@ (80014d8 <HAL_DAC_MspInit+0xcc>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d14f      	bne.n	80014ce <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800142e:	4b2b      	ldr	r3, [pc, #172]	@ (80014dc <HAL_DAC_MspInit+0xd0>)
 8001430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001432:	4a2a      	ldr	r2, [pc, #168]	@ (80014dc <HAL_DAC_MspInit+0xd0>)
 8001434:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001438:	6593      	str	r3, [r2, #88]	@ 0x58
 800143a:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <HAL_DAC_MspInit+0xd0>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	4b25      	ldr	r3, [pc, #148]	@ (80014dc <HAL_DAC_MspInit+0xd0>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	4a24      	ldr	r2, [pc, #144]	@ (80014dc <HAL_DAC_MspInit+0xd0>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001452:	4b22      	ldr	r3, [pc, #136]	@ (80014dc <HAL_DAC_MspInit+0xd0>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800145e:	2310      	movs	r3, #16
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001462:	2303      	movs	r3, #3
 8001464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001474:	f001 fb3e 	bl	8002af4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001478:	4b19      	ldr	r3, [pc, #100]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 800147a:	4a1a      	ldr	r2, [pc, #104]	@ (80014e4 <HAL_DAC_MspInit+0xd8>)
 800147c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800147e:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 8001480:	2206      	movs	r2, #6
 8001482:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001484:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 8001486:	2210      	movs	r2, #16
 8001488:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 800148c:	2200      	movs	r2, #0
 800148e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001490:	4b13      	ldr	r3, [pc, #76]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001496:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 8001498:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800149c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800149e:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 80014a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014a4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 80014a8:	2220      	movs	r2, #32
 80014aa:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80014b2:	480b      	ldr	r0, [pc, #44]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 80014b4:	f000 fff0 	bl	8002498 <HAL_DMA_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80014be:	f7ff feb1 	bl	8001224 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a06      	ldr	r2, [pc, #24]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	4a05      	ldr	r2, [pc, #20]	@ (80014e0 <HAL_DAC_MspInit+0xd4>)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80014ce:	bf00      	nop
 80014d0:	3728      	adds	r7, #40	@ 0x28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40007400 	.word	0x40007400
 80014dc:	40021000 	.word	0x40021000
 80014e0:	2004004c 	.word	0x2004004c
 80014e4:	40020008 	.word	0x40020008

080014e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b0ae      	sub	sp, #184	@ 0xb8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001500:	f107 0310 	add.w	r3, r7, #16
 8001504:	2294      	movs	r2, #148	@ 0x94
 8001506:	2100      	movs	r1, #0
 8001508:	4618      	mov	r0, r3
 800150a:	f005 fd21 	bl	8006f50 <memset>
  if(huart->Instance==LPUART1)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a3c      	ldr	r2, [pc, #240]	@ (8001604 <HAL_UART_MspInit+0x11c>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d170      	bne.n	80015fa <HAL_UART_MspInit+0x112>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001518:	2320      	movs	r3, #32
 800151a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 800151c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001520:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001522:	f107 0310 	add.w	r3, r7, #16
 8001526:	4618      	mov	r0, r3
 8001528:	f002 fc3a 	bl	8003da0 <HAL_RCCEx_PeriphCLKConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001532:	f7ff fe77 	bl	8001224 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001536:	4b34      	ldr	r3, [pc, #208]	@ (8001608 <HAL_UART_MspInit+0x120>)
 8001538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800153a:	4a33      	ldr	r2, [pc, #204]	@ (8001608 <HAL_UART_MspInit+0x120>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001542:	4b31      	ldr	r3, [pc, #196]	@ (8001608 <HAL_UART_MspInit+0x120>)
 8001544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800154e:	4b2e      	ldr	r3, [pc, #184]	@ (8001608 <HAL_UART_MspInit+0x120>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	4a2d      	ldr	r2, [pc, #180]	@ (8001608 <HAL_UART_MspInit+0x120>)
 8001554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155a:	4b2b      	ldr	r3, [pc, #172]	@ (8001608 <HAL_UART_MspInit+0x120>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001566:	f001 fd33 	bl	8002fd0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800156a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800156e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157e:	2303      	movs	r3, #3
 8001580:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001584:	2308      	movs	r3, #8
 8001586:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800158a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800158e:	4619      	mov	r1, r3
 8001590:	481e      	ldr	r0, [pc, #120]	@ (800160c <HAL_UART_MspInit+0x124>)
 8001592:	f001 faaf 	bl	8002af4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8001596:	4b1e      	ldr	r3, [pc, #120]	@ (8001610 <HAL_UART_MspInit+0x128>)
 8001598:	4a1e      	ldr	r2, [pc, #120]	@ (8001614 <HAL_UART_MspInit+0x12c>)
 800159a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800159c:	4b1c      	ldr	r3, [pc, #112]	@ (8001610 <HAL_UART_MspInit+0x128>)
 800159e:	2222      	movs	r2, #34	@ 0x22
 80015a0:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015a8:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015ae:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015b0:	2280      	movs	r2, #128	@ 0x80
 80015b2:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 80015c0:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015c6:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80015cc:	4810      	ldr	r0, [pc, #64]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015ce:	f000 ff63 	bl	8002498 <HAL_DMA_Init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 80015d8:	f7ff fe24 	bl	8001224 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a0c      	ldr	r2, [pc, #48]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80015e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <HAL_UART_MspInit+0x128>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	2046      	movs	r0, #70	@ 0x46
 80015f0:	f000 fc4d 	bl	8001e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80015f4:	2046      	movs	r0, #70	@ 0x46
 80015f6:	f000 fc66 	bl	8001ec6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80015fa:	bf00      	nop
 80015fc:	37b8      	adds	r7, #184	@ 0xb8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40008000 	.word	0x40008000
 8001608:	40021000 	.word	0x40021000
 800160c:	48001800 	.word	0x48001800
 8001610:	20040140 	.word	0x20040140
 8001614:	4002001c 	.word	0x4002001c

08001618 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	@ 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a17      	ldr	r2, [pc, #92]	@ (8001694 <HAL_SPI_MspInit+0x7c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d128      	bne.n	800168c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800163a:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <HAL_SPI_MspInit+0x80>)
 800163c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163e:	4a16      	ldr	r2, [pc, #88]	@ (8001698 <HAL_SPI_MspInit+0x80>)
 8001640:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001644:	6613      	str	r3, [r2, #96]	@ 0x60
 8001646:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <HAL_SPI_MspInit+0x80>)
 8001648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800164a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001652:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <HAL_SPI_MspInit+0x80>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001656:	4a10      	ldr	r2, [pc, #64]	@ (8001698 <HAL_SPI_MspInit+0x80>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165e:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <HAL_SPI_MspInit+0x80>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800166a:	23e0      	movs	r3, #224	@ 0xe0
 800166c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166e:	2302      	movs	r3, #2
 8001670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800167a:	2305      	movs	r3, #5
 800167c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001688:	f001 fa34 	bl	8002af4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	@ 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40013000 	.word	0x40013000
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08c      	sub	sp, #48	@ 0x30
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 031c 	add.w	r3, r7, #28
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a46      	ldr	r2, [pc, #280]	@ (80017d4 <HAL_TIM_Base_MspInit+0x138>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d13a      	bne.n	8001734 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016be:	4b46      	ldr	r3, [pc, #280]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c2:	4a45      	ldr	r2, [pc, #276]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 80016c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80016ca:	4b43      	ldr	r3, [pc, #268]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 80016cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016d2:	61bb      	str	r3, [r7, #24]
 80016d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016d6:	4b40      	ldr	r3, [pc, #256]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016da:	4a3f      	ldr	r2, [pc, #252]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 80016dc:	f043 0310 	orr.w	r3, r3, #16
 80016e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e2:	4b3d      	ldr	r3, [pc, #244]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e6:	f003 0310 	and.w	r3, r3, #16
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697b      	ldr	r3, [r7, #20]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 80016ee:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 80016f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f4:	2302      	movs	r3, #2
 80016f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001700:	2301      	movs	r3, #1
 8001702:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001704:	f107 031c 	add.w	r3, r7, #28
 8001708:	4619      	mov	r1, r3
 800170a:	4834      	ldr	r0, [pc, #208]	@ (80017dc <HAL_TIM_Base_MspInit+0x140>)
 800170c:	f001 f9f2 	bl	8002af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001710:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001714:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001716:	2302      	movs	r3, #2
 8001718:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001722:	2303      	movs	r3, #3
 8001724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001726:	f107 031c 	add.w	r3, r7, #28
 800172a:	4619      	mov	r1, r3
 800172c:	482b      	ldr	r0, [pc, #172]	@ (80017dc <HAL_TIM_Base_MspInit+0x140>)
 800172e:	f001 f9e1 	bl	8002af4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001732:	e04a      	b.n	80017ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800173c:	d145      	bne.n	80017ca <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800173e:	4b26      	ldr	r3, [pc, #152]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 8001740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001742:	4a25      	ldr	r2, [pc, #148]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6593      	str	r3, [r2, #88]	@ 0x58
 800174a:	4b23      	ldr	r3, [pc, #140]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 800174c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	4a1f      	ldr	r2, [pc, #124]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001762:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176e:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a19      	ldr	r2, [pc, #100]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <HAL_TIM_Base_MspInit+0x13c>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001786:	2301      	movs	r3, #1
 8001788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001796:	2301      	movs	r3, #1
 8001798:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 031c 	add.w	r3, r7, #28
 800179e:	4619      	mov	r1, r3
 80017a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a4:	f001 f9a6 	bl	8002af4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017ba:	2301      	movs	r3, #1
 80017bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017be:	f107 031c 	add.w	r3, r7, #28
 80017c2:	4619      	mov	r1, r3
 80017c4:	4806      	ldr	r0, [pc, #24]	@ (80017e0 <HAL_TIM_Base_MspInit+0x144>)
 80017c6:	f001 f995 	bl	8002af4 <HAL_GPIO_Init>
}
 80017ca:	bf00      	nop
 80017cc:	3730      	adds	r7, #48	@ 0x30
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40012c00 	.word	0x40012c00
 80017d8:	40021000 	.word	0x40021000
 80017dc:	48001000 	.word	0x48001000
 80017e0:	48000400 	.word	0x48000400

080017e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <NMI_Handler+0x4>

080017ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <HardFault_Handler+0x4>

080017f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <MemManage_Handler+0x4>

080017fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <BusFault_Handler+0x4>

08001804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <UsageFault_Handler+0x4>

0800180c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800183a:	f000 fa09 	bl	8001c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <DMA1_Channel1_IRQHandler+0x10>)
 800184a:	f001 f803 	bl	8002854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	2004004c 	.word	0x2004004c

08001858 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <DMA1_Channel2_IRQHandler+0x10>)
 800185e:	f000 fff9 	bl	8002854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20040140 	.word	0x20040140

0800186c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001870:	4802      	ldr	r0, [pc, #8]	@ (800187c <LPUART1_IRQHandler+0x10>)
 8001872:	f003 ffa7 	bl	80057c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	200400ac 	.word	0x200400ac

08001880 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <SystemInit+0x20>)
 8001886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <SystemInit+0x20>)
 800188c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001890:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018ae:	4802      	ldr	r0, [pc, #8]	@ (80018b8 <tft_select+0x14>)
 80018b0:	f001 fab2 	bl	8002e18 <HAL_GPIO_WritePin>
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	48000800 	.word	0x48000800

080018bc <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
 80018c0:	2201      	movs	r2, #1
 80018c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018c6:	4802      	ldr	r0, [pc, #8]	@ (80018d0 <tft_deselect+0x14>)
 80018c8:	f001 faa6 	bl	8002e18 <HAL_GPIO_WritePin>
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	48000800 	.word	0x48000800

080018d4 <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018de:	4802      	ldr	r0, [pc, #8]	@ (80018e8 <tft_dc_cmd+0x14>)
 80018e0:	f001 fa9a 	bl	8002e18 <HAL_GPIO_WritePin>
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	48000800 	.word	0x48000800

080018ec <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	2201      	movs	r2, #1
 80018f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018f6:	4802      	ldr	r0, [pc, #8]	@ (8001900 <tft_dc_data+0x14>)
 80018f8:	f001 fa8e 	bl	8002e18 <HAL_GPIO_WritePin>
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	48000800 	.word	0x48000800

08001904 <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 800190e:	f7ff ffe1 	bl	80018d4 <tft_dc_cmd>
    tft_select();
 8001912:	f7ff ffc7 	bl	80018a4 <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001916:	1df9      	adds	r1, r7, #7
 8001918:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800191c:	2201      	movs	r2, #1
 800191e:	4804      	ldr	r0, [pc, #16]	@ (8001930 <tft_write_cmd+0x2c>)
 8001920:	f002 fff9 	bl	8004916 <HAL_SPI_Transmit>
    tft_deselect();
 8001924:	f7ff ffca 	bl	80018bc <tft_deselect>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200401a0 	.word	0x200401a0

08001934 <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 800193e:	f7ff ffd5 	bl	80018ec <tft_dc_data>
    tft_select();
 8001942:	f7ff ffaf 	bl	80018a4 <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b29a      	uxth	r2, r3
 800194a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	4804      	ldr	r0, [pc, #16]	@ (8001964 <tft_write_data+0x30>)
 8001952:	f002 ffe0 	bl	8004916 <HAL_SPI_Transmit>
    tft_deselect();
 8001956:	f7ff ffb1 	bl	80018bc <tft_deselect>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	200401a0 	.word	0x200401a0

08001968 <tft_set_addr_window>:
    if (r & 1) { tft_width = 480; tft_height = 320; }
    else       { tft_width = 320; tft_height = 480; }
}

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	4604      	mov	r4, r0
 8001970:	4608      	mov	r0, r1
 8001972:	4611      	mov	r1, r2
 8001974:	461a      	mov	r2, r3
 8001976:	4623      	mov	r3, r4
 8001978:	80fb      	strh	r3, [r7, #6]
 800197a:	4603      	mov	r3, r0
 800197c:	80bb      	strh	r3, [r7, #4]
 800197e:	460b      	mov	r3, r1
 8001980:	807b      	strh	r3, [r7, #2]
 8001982:	4613      	mov	r3, r2
 8001984:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 8001986:	202a      	movs	r0, #42	@ 0x2a
 8001988:	f7ff ffbc 	bl	8001904 <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	b29b      	uxth	r3, r3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	733b      	strb	r3, [r7, #12]
 8001996:	88fb      	ldrh	r3, [r7, #6]
 8001998:	b2db      	uxtb	r3, r3
 800199a:	737b      	strb	r3, [r7, #13]
 800199c:	887b      	ldrh	r3, [r7, #2]
 800199e:	0a1b      	lsrs	r3, r3, #8
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	73bb      	strb	r3, [r7, #14]
 80019a6:	887b      	ldrh	r3, [r7, #2]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	2104      	movs	r1, #4
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff ffbe 	bl	8001934 <tft_write_data>

    tft_write_cmd(0x2B);
 80019b8:	202b      	movs	r0, #43	@ 0x2b
 80019ba:	f7ff ffa3 	bl	8001904 <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 80019be:	88bb      	ldrh	r3, [r7, #4]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	733b      	strb	r3, [r7, #12]
 80019c8:	88bb      	ldrh	r3, [r7, #4]
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	737b      	strb	r3, [r7, #13]
 80019ce:	883b      	ldrh	r3, [r7, #0]
 80019d0:	0a1b      	lsrs	r3, r3, #8
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	73bb      	strb	r3, [r7, #14]
 80019d8:	883b      	ldrh	r3, [r7, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	2104      	movs	r1, #4
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ffa5 	bl	8001934 <tft_write_data>
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd90      	pop	{r4, r7, pc}
	...

080019f4 <tft_blit565>:
    }
    tft_deselect();
}

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b090      	sub	sp, #64	@ 0x40
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f340 8099 	ble.w	8001b3c <tft_blit565+0x148>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f340 8095 	ble.w	8001b3c <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4413      	add	r3, r2
 8001a20:	3b01      	subs	r3, #1
 8001a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	4413      	add	r3, r2
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8001a2e:	4b46      	ldr	r3, [pc, #280]	@ (8001b48 <tft_blit565+0x154>)
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	461a      	mov	r2, r3
 8001a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a36:	4293      	cmp	r3, r2
 8001a38:	f280 8082 	bge.w	8001b40 <tft_blit565+0x14c>
 8001a3c:	4b43      	ldr	r3, [pc, #268]	@ (8001b4c <tft_blit565+0x158>)
 8001a3e:	881b      	ldrh	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a44:	4293      	cmp	r3, r2
 8001a46:	da7b      	bge.n	8001b40 <tft_blit565+0x14c>
 8001a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	db78      	blt.n	8001b40 <tft_blit565+0x14c>
 8001a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	db75      	blt.n	8001b40 <tft_blit565+0x14c>

    int sx=0, sy=0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8001a5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	da04      	bge.n	8001a6c <tft_blit565+0x78>
 8001a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a64:	425b      	negs	r3, r3
 8001a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a68:	2300      	movs	r3, #0
 8001a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8001a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	da04      	bge.n	8001a7c <tft_blit565+0x88>
 8001a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a74:	425b      	negs	r3, r3
 8001a76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a78:	2300      	movs	r3, #0
 8001a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8001a7c:	4b32      	ldr	r3, [pc, #200]	@ (8001b48 <tft_blit565+0x154>)
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	461a      	mov	r2, r3
 8001a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a84:	4293      	cmp	r3, r2
 8001a86:	db03      	blt.n	8001a90 <tft_blit565+0x9c>
 8001a88:	4b2f      	ldr	r3, [pc, #188]	@ (8001b48 <tft_blit565+0x154>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 8001a90:	4b2e      	ldr	r3, [pc, #184]	@ (8001b4c <tft_blit565+0x158>)
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	db03      	blt.n	8001aa4 <tft_blit565+0xb0>
 8001a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b4c <tft_blit565+0x158>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 8001aa4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	3301      	adds	r3, #1
 8001aac:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 8001aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 8001ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aba:	b298      	uxth	r0, r3
 8001abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001abe:	b299      	uxth	r1, r3
 8001ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	f7ff ff4e 	bl	8001968 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8001acc:	f7ff ff02 	bl	80018d4 <tft_dc_cmd>
 8001ad0:	f7ff fee8 	bl	80018a4 <tft_select>
    uint8_t cmd = 0x2C;
 8001ad4:	232c      	movs	r3, #44	@ 0x2c
 8001ad6:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001ad8:	f107 0113 	add.w	r1, r7, #19
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	481b      	ldr	r0, [pc, #108]	@ (8001b50 <tft_blit565+0x15c>)
 8001ae4:	f002 ff17 	bl	8004916 <HAL_SPI_Transmit>
    tft_dc_data();
 8001ae8:	f7ff ff00 	bl	80018ec <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 8001aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	fb03 f202 	mul.w	r2, r3, r2
 8001af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af6:	4413      	add	r3, r2
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001afc:	4413      	add	r3, r2
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
 8001b0a:	e010      	b.n	8001b2e <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b1a:	480d      	ldr	r0, [pc, #52]	@ (8001b50 <tft_blit565+0x15c>)
 8001b1c:	f002 fefb 	bl	8004916 <HAL_SPI_Transmit>
        src += stride_bytes;
 8001b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	4413      	add	r3, r2
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	623b      	str	r3, [r7, #32]
 8001b2e:	6a3a      	ldr	r2, [r7, #32]
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	dbea      	blt.n	8001b0c <tft_blit565+0x118>
    }
    tft_deselect();
 8001b36:	f7ff fec1 	bl	80018bc <tft_deselect>
 8001b3a:	e002      	b.n	8001b42 <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 8001b3c:	bf00      	nop
 8001b3e:	e000      	b.n	8001b42 <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8001b40:	bf00      	nop
}
 8001b42:	3740      	adds	r7, #64	@ 0x40
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20040010 	.word	0x20040010
 8001b4c:	20040012 	.word	0x20040012
 8001b50:	200401a0 	.word	0x200401a0

08001b54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b58:	f7ff fe92 	bl	8001880 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b5c:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b5e:	490d      	ldr	r1, [pc, #52]	@ (8001b94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b60:	4a0d      	ldr	r2, [pc, #52]	@ (8001b98 <LoopForever+0xe>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b64:	e002      	b.n	8001b6c <LoopCopyDataInit>

08001b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6a:	3304      	adds	r3, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b70:	d3f9      	bcc.n	8001b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b72:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b74:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba0 <LoopForever+0x16>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b78:	e001      	b.n	8001b7e <LoopFillZerobss>

08001b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b7c:	3204      	adds	r2, #4

08001b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b80:	d3fb      	bcc.n	8001b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b82:	f005 f9ed 	bl	8006f60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b86:	f7fe fccf 	bl	8000528 <main>

08001b8a <LoopForever>:

LoopForever:
    b LoopForever
 8001b8a:	e7fe      	b.n	8001b8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b8c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001b90:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001b94:	2004001c 	.word	0x2004001c
  ldr r2, =_sidata
 8001b98:	08007040 	.word	0x08007040
  ldr r2, =_sbss
 8001b9c:	2004001c 	.word	0x2004001c
  ldr r4, =_ebss
 8001ba0:	200702a4 	.word	0x200702a4

08001ba4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC1_IRQHandler>

08001ba6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb0:	2003      	movs	r0, #3
 8001bb2:	f000 f961 	bl	8001e78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	f000 f80e 	bl	8001bd8 <HAL_InitTick>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d002      	beq.n	8001bc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	71fb      	strb	r3, [r7, #7]
 8001bc6:	e001      	b.n	8001bcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bc8:	f7ff fbfc 	bl	80013c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001be0:	2300      	movs	r3, #0
 8001be2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001be4:	4b17      	ldr	r3, [pc, #92]	@ (8001c44 <HAL_InitTick+0x6c>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d023      	beq.n	8001c34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bec:	4b16      	ldr	r3, [pc, #88]	@ (8001c48 <HAL_InitTick+0x70>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b14      	ldr	r3, [pc, #80]	@ (8001c44 <HAL_InitTick+0x6c>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 f96d 	bl	8001ee2 <HAL_SYSTICK_Config>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10f      	bne.n	8001c2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b0f      	cmp	r3, #15
 8001c12:	d809      	bhi.n	8001c28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c14:	2200      	movs	r2, #0
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c1c:	f000 f937 	bl	8001e8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c20:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <HAL_InitTick+0x74>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6013      	str	r3, [r2, #0]
 8001c26:	e007      	b.n	8001c38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
 8001c2c:	e004      	b.n	8001c38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	73fb      	strb	r3, [r7, #15]
 8001c32:	e001      	b.n	8001c38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20040018 	.word	0x20040018
 8001c48:	2004000c 	.word	0x2004000c
 8001c4c:	20040014 	.word	0x20040014

08001c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_IncTick+0x20>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <HAL_IncTick+0x24>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4413      	add	r3, r2
 8001c60:	4a04      	ldr	r2, [pc, #16]	@ (8001c74 <HAL_IncTick+0x24>)
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20040018 	.word	0x20040018
 8001c74:	200702a0 	.word	0x200702a0

08001c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c7c:	4b03      	ldr	r3, [pc, #12]	@ (8001c8c <HAL_GetTick+0x14>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200702a0 	.word	0x200702a0

08001c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff ffee 	bl	8001c78 <HAL_GetTick>
 8001c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ca8:	d005      	beq.n	8001cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001caa:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <HAL_Delay+0x44>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cb6:	bf00      	nop
 8001cb8:	f7ff ffde 	bl	8001c78 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d8f7      	bhi.n	8001cb8 <HAL_Delay+0x28>
  {
  }
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20040018 	.word	0x20040018

08001cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <__NVIC_SetPriorityGrouping+0x44>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d0a:	4a04      	ldr	r2, [pc, #16]	@ (8001d1c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	60d3      	str	r3, [r2, #12]
}
 8001d10:	bf00      	nop
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d24:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <__NVIC_GetPriorityGrouping+0x18>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	f003 0307 	and.w	r3, r3, #7
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	db0b      	blt.n	8001d66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	f003 021f 	and.w	r2, r3, #31
 8001d54:	4907      	ldr	r1, [pc, #28]	@ (8001d74 <__NVIC_EnableIRQ+0x38>)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	095b      	lsrs	r3, r3, #5
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000e100 	.word	0xe000e100

08001d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	6039      	str	r1, [r7, #0]
 8001d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	db0a      	blt.n	8001da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	490c      	ldr	r1, [pc, #48]	@ (8001dc4 <__NVIC_SetPriority+0x4c>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001da0:	e00a      	b.n	8001db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	4908      	ldr	r1, [pc, #32]	@ (8001dc8 <__NVIC_SetPriority+0x50>)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	3b04      	subs	r3, #4
 8001db0:	0112      	lsls	r2, r2, #4
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	440b      	add	r3, r1
 8001db6:	761a      	strb	r2, [r3, #24]
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b089      	sub	sp, #36	@ 0x24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f1c3 0307 	rsb	r3, r3, #7
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	bf28      	it	cs
 8001dea:	2304      	movcs	r3, #4
 8001dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3304      	adds	r3, #4
 8001df2:	2b06      	cmp	r3, #6
 8001df4:	d902      	bls.n	8001dfc <NVIC_EncodePriority+0x30>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3b03      	subs	r3, #3
 8001dfa:	e000      	b.n	8001dfe <NVIC_EncodePriority+0x32>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	401a      	ands	r2, r3
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43d9      	mvns	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	4313      	orrs	r3, r2
         );
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	@ 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e44:	d301      	bcc.n	8001e4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e46:	2301      	movs	r3, #1
 8001e48:	e00f      	b.n	8001e6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e74 <SysTick_Config+0x40>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e52:	210f      	movs	r1, #15
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e58:	f7ff ff8e 	bl	8001d78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e5c:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <SysTick_Config+0x40>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e62:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <SysTick_Config+0x40>)
 8001e64:	2207      	movs	r2, #7
 8001e66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	e000e010 	.word	0xe000e010

08001e78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ff29 	bl	8001cd8 <__NVIC_SetPriorityGrouping>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b086      	sub	sp, #24
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea0:	f7ff ff3e 	bl	8001d20 <__NVIC_GetPriorityGrouping>
 8001ea4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	6978      	ldr	r0, [r7, #20]
 8001eac:	f7ff ff8e 	bl	8001dcc <NVIC_EncodePriority>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff5d 	bl	8001d78 <__NVIC_SetPriority>
}
 8001ebe:	bf00      	nop
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	4603      	mov	r3, r0
 8001ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff31 	bl	8001d3c <__NVIC_EnableIRQ>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff ffa2 	bl	8001e34 <SysTick_Config>
 8001ef0:	4603      	mov	r3, r0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e014      	b.n	8001f36 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	791b      	ldrb	r3, [r3, #4]
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d105      	bne.n	8001f22 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff fa75 	bl	800140c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2202      	movs	r2, #2
 8001f26:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2201      	movs	r2, #1
 8001f32:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
 8001f4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	795b      	ldrb	r3, [r3, #5]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_DAC_Start_DMA+0x1e>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e0ab      	b.n	80020b6 <HAL_DAC_Start_DMA+0x176>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2202      	movs	r2, #2
 8001f68:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d12f      	bne.n	8001fd0 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	4a52      	ldr	r2, [pc, #328]	@ (80020c0 <HAL_DAC_Start_DMA+0x180>)
 8001f76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	4a51      	ldr	r2, [pc, #324]	@ (80020c4 <HAL_DAC_Start_DMA+0x184>)
 8001f7e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	4a50      	ldr	r2, [pc, #320]	@ (80020c8 <HAL_DAC_Start_DMA+0x188>)
 8001f86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001f96:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001f98:	6a3b      	ldr	r3, [r7, #32]
 8001f9a:	2b08      	cmp	r3, #8
 8001f9c:	d013      	beq.n	8001fc6 <HAL_DAC_Start_DMA+0x86>
 8001f9e:	6a3b      	ldr	r3, [r7, #32]
 8001fa0:	2b08      	cmp	r3, #8
 8001fa2:	d845      	bhi.n	8002030 <HAL_DAC_Start_DMA+0xf0>
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_DAC_Start_DMA+0x72>
 8001faa:	6a3b      	ldr	r3, [r7, #32]
 8001fac:	2b04      	cmp	r3, #4
 8001fae:	d005      	beq.n	8001fbc <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001fb0:	e03e      	b.n	8002030 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	3308      	adds	r3, #8
 8001fb8:	613b      	str	r3, [r7, #16]
        break;
 8001fba:	e03c      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	330c      	adds	r3, #12
 8001fc2:	613b      	str	r3, [r7, #16]
        break;
 8001fc4:	e037      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3310      	adds	r3, #16
 8001fcc:	613b      	str	r3, [r7, #16]
        break;
 8001fce:	e032      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	4a3d      	ldr	r2, [pc, #244]	@ (80020cc <HAL_DAC_Start_DMA+0x18c>)
 8001fd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4a3c      	ldr	r2, [pc, #240]	@ (80020d0 <HAL_DAC_Start_DMA+0x190>)
 8001fde:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	4a3b      	ldr	r2, [pc, #236]	@ (80020d4 <HAL_DAC_Start_DMA+0x194>)
 8001fe6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001ff6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001ff8:	6a3b      	ldr	r3, [r7, #32]
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d013      	beq.n	8002026 <HAL_DAC_Start_DMA+0xe6>
 8001ffe:	6a3b      	ldr	r3, [r7, #32]
 8002000:	2b08      	cmp	r3, #8
 8002002:	d817      	bhi.n	8002034 <HAL_DAC_Start_DMA+0xf4>
 8002004:	6a3b      	ldr	r3, [r7, #32]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_DAC_Start_DMA+0xd2>
 800200a:	6a3b      	ldr	r3, [r7, #32]
 800200c:	2b04      	cmp	r3, #4
 800200e:	d005      	beq.n	800201c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002010:	e010      	b.n	8002034 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	3314      	adds	r3, #20
 8002018:	613b      	str	r3, [r7, #16]
        break;
 800201a:	e00c      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3318      	adds	r3, #24
 8002022:	613b      	str	r3, [r7, #16]
        break;
 8002024:	e007      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	331c      	adds	r3, #28
 800202c:	613b      	str	r3, [r7, #16]
        break;
 800202e:	e002      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002030:	bf00      	nop
 8002032:	e000      	b.n	8002036 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002034:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d111      	bne.n	8002060 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800204a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6898      	ldr	r0, [r3, #8]
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	f000 fac7 	bl	80025e8 <HAL_DMA_Start_IT>
 800205a:	4603      	mov	r3, r0
 800205c:	75fb      	strb	r3, [r7, #23]
 800205e:	e010      	b.n	8002082 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800206e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	68d8      	ldr	r0, [r3, #12]
 8002074:	6879      	ldr	r1, [r7, #4]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	f000 fab5 	bl	80025e8 <HAL_DMA_Start_IT>
 800207e:	4603      	mov	r3, r0
 8002080:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2200      	movs	r2, #0
 8002086:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002088:	7dfb      	ldrb	r3, [r7, #23]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10c      	bne.n	80020a8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6819      	ldr	r1, [r3, #0]
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	2201      	movs	r2, #1
 800209c:	409a      	lsls	r2, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	430a      	orrs	r2, r1
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	e005      	b.n	80020b4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	f043 0204 	orr.w	r2, r3, #4
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80020b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	08002385 	.word	0x08002385
 80020c4:	080023a7 	.word	0x080023a7
 80020c8:	080023c3 	.word	0x080023c3
 80020cc:	0800242d 	.word	0x0800242d
 80020d0:	0800244f 	.word	0x0800244f
 80020d4:	0800246b 	.word	0x0800246b

080020d8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b088      	sub	sp, #32
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	795b      	ldrb	r3, [r3, #5]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <HAL_DAC_ConfigChannel+0x1c>
 8002104:	2302      	movs	r3, #2
 8002106:	e137      	b.n	8002378 <HAL_DAC_ConfigChannel+0x28c>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2201      	movs	r2, #1
 800210c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2202      	movs	r2, #2
 8002112:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b04      	cmp	r3, #4
 800211a:	f040 8081 	bne.w	8002220 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800211e:	f7ff fdab 	bl	8001c78 <HAL_GetTick>
 8002122:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d140      	bne.n	80021ac <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800212a:	e018      	b.n	800215e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800212c:	f7ff fda4 	bl	8001c78 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b01      	cmp	r3, #1
 8002138:	d911      	bls.n	800215e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002140:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d00a      	beq.n	800215e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	f043 0208 	orr.w	r2, r3, #8
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2203      	movs	r2, #3
 8002158:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e10c      	b.n	8002378 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002164:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1df      	bne.n	800212c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800216c:	2001      	movs	r0, #1
 800216e:	f7ff fd8f 	bl	8001c90 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	69d2      	ldr	r2, [r2, #28]
 800217a:	641a      	str	r2, [r3, #64]	@ 0x40
 800217c:	e023      	b.n	80021c6 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800217e:	f7ff fd7b 	bl	8001c78 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b01      	cmp	r3, #1
 800218a:	d90f      	bls.n	80021ac <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002192:	2b00      	cmp	r3, #0
 8002194:	da0a      	bge.n	80021ac <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f043 0208 	orr.w	r2, r3, #8
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2203      	movs	r2, #3
 80021a6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e0e5      	b.n	8002378 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	dbe3      	blt.n	800217e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80021b6:	2001      	movs	r0, #1
 80021b8:	f7ff fd6a 	bl	8001c90 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	69d2      	ldr	r2, [r2, #28]
 80021c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	ea02 0103 	and.w	r1, r2, r3
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	6a1a      	ldr	r2, [r3, #32]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f003 0310 	and.w	r3, r3, #16
 80021ea:	409a      	lsls	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	21ff      	movs	r1, #255	@ 0xff
 8002202:	fa01 f303 	lsl.w	r3, r1, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	ea02 0103 	and.w	r1, r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	409a      	lsls	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d11d      	bne.n	8002264 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800222e:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	221f      	movs	r2, #31
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	69fa      	ldr	r2, [r7, #28]
 8002240:	4013      	ands	r3, r2
 8002242:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f003 0310 	and.w	r3, r3, #16
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	69fa      	ldr	r2, [r7, #28]
 8002258:	4313      	orrs	r3, r2
 800225a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	69fa      	ldr	r2, [r7, #28]
 8002262:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800226a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	2207      	movs	r2, #7
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	69fa      	ldr	r2, [r7, #28]
 800227c:	4013      	ands	r3, r2
 800227e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	431a      	orrs	r2, r3
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	4313      	orrs	r3, r2
 8002290:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f003 0310 	and.w	r3, r3, #16
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	69fa      	ldr	r2, [r7, #28]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	69fa      	ldr	r2, [r7, #28]
 80022aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6819      	ldr	r1, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43da      	mvns	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	400a      	ands	r2, r1
 80022c8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f003 0310 	and.w	r3, r3, #16
 80022d8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69fa      	ldr	r2, [r7, #28]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f003 0310 	and.w	r3, r3, #16
 80022f4:	697a      	ldr	r2, [r7, #20]
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	69fa      	ldr	r2, [r7, #28]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002308:	d104      	bne.n	8002314 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002310:	61fb      	str	r3, [r7, #28]
 8002312:	e018      	b.n	8002346 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d104      	bne.n	8002326 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002322:	61fb      	str	r3, [r7, #28]
 8002324:	e00f      	b.n	8002346 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002326:	f001 fc43 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 800232a:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	4a14      	ldr	r2, [pc, #80]	@ (8002380 <HAL_DAC_ConfigChannel+0x294>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d904      	bls.n	800233e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800233a:	61fb      	str	r3, [r7, #28]
 800233c:	e003      	b.n	8002346 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002344:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	69fa      	ldr	r2, [r7, #28]
 800234c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6819      	ldr	r1, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f003 0310 	and.w	r3, r3, #16
 800235a:	22c0      	movs	r2, #192	@ 0xc0
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43da      	mvns	r2, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	400a      	ands	r2, r1
 8002368:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2201      	movs	r2, #1
 800236e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3720      	adds	r7, #32
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	04c4b400 	.word	0x04c4b400

08002384 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002390:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f7fe ff26 	bl	80011e4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2201      	movs	r2, #1
 800239c:	711a      	strb	r2, [r3, #4]
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7fe fef5 	bl	80011a4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b084      	sub	sp, #16
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	f043 0204 	orr.w	r2, r3, #4
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f7ff fe7b 	bl	80020d8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2201      	movs	r2, #1
 80023e6:	711a      	strb	r2, [r3, #4]
}
 80023e8:	bf00      	nop
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002438:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f7ff ffd8 	bl	80023f0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2201      	movs	r2, #1
 8002444:	711a      	strb	r2, [r3, #4]
}
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b084      	sub	sp, #16
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f7ff ffd1 	bl	8002404 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002462:	bf00      	nop
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b084      	sub	sp, #16
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002476:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	f043 0204 	orr.w	r2, r3, #4
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f7ff ffc7 	bl	8002418 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2201      	movs	r2, #1
 800248e:	711a      	strb	r2, [r3, #4]
}
 8002490:	bf00      	nop
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e08d      	b.n	80025c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	4b47      	ldr	r3, [pc, #284]	@ (80025d0 <HAL_DMA_Init+0x138>)
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d80f      	bhi.n	80024d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	461a      	mov	r2, r3
 80024bc:	4b45      	ldr	r3, [pc, #276]	@ (80025d4 <HAL_DMA_Init+0x13c>)
 80024be:	4413      	add	r3, r2
 80024c0:	4a45      	ldr	r2, [pc, #276]	@ (80025d8 <HAL_DMA_Init+0x140>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	091b      	lsrs	r3, r3, #4
 80024c8:	009a      	lsls	r2, r3, #2
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a42      	ldr	r2, [pc, #264]	@ (80025dc <HAL_DMA_Init+0x144>)
 80024d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80024d4:	e00e      	b.n	80024f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	4b40      	ldr	r3, [pc, #256]	@ (80025e0 <HAL_DMA_Init+0x148>)
 80024de:	4413      	add	r3, r2
 80024e0:	4a3d      	ldr	r2, [pc, #244]	@ (80025d8 <HAL_DMA_Init+0x140>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	091b      	lsrs	r3, r3, #4
 80024e8:	009a      	lsls	r2, r3, #2
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a3c      	ldr	r2, [pc, #240]	@ (80025e4 <HAL_DMA_Init+0x14c>)
 80024f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2202      	movs	r2, #2
 80024f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800250a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800250e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002518:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002524:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002530:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	4313      	orrs	r3, r2
 800253c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 fa72 	bl	8002a30 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002554:	d102      	bne.n	800255c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002570:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d010      	beq.n	800259c <HAL_DMA_Init+0x104>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b04      	cmp	r3, #4
 8002580:	d80c      	bhi.n	800259c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 fa92 	bl	8002aac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002598:	605a      	str	r2, [r3, #4]
 800259a:	e008      	b.n	80025ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40020407 	.word	0x40020407
 80025d4:	bffdfff8 	.word	0xbffdfff8
 80025d8:	cccccccd 	.word	0xcccccccd
 80025dc:	40020000 	.word	0x40020000
 80025e0:	bffdfbf8 	.word	0xbffdfbf8
 80025e4:	40020400 	.word	0x40020400

080025e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
 80025f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002600:	2b01      	cmp	r3, #1
 8002602:	d101      	bne.n	8002608 <HAL_DMA_Start_IT+0x20>
 8002604:	2302      	movs	r3, #2
 8002606:	e066      	b.n	80026d6 <HAL_DMA_Start_IT+0xee>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b01      	cmp	r3, #1
 800261a:	d155      	bne.n	80026c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0201 	bic.w	r2, r2, #1
 8002638:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f000 f9b6 	bl	80029b2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	2b00      	cmp	r3, #0
 800264c:	d008      	beq.n	8002660 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f042 020e 	orr.w	r2, r2, #14
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	e00f      	b.n	8002680 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0204 	bic.w	r2, r2, #4
 800266e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 020a 	orr.w	r2, r2, #10
 800267e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d007      	beq.n	800269e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002698:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800269c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d007      	beq.n	80026b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026b4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f042 0201 	orr.w	r2, r2, #1
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	e005      	b.n	80026d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80026d0:	2302      	movs	r3, #2
 80026d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80026d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026de:	b480      	push	{r7}
 80026e0:	b085      	sub	sp, #20
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d008      	beq.n	8002708 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2204      	movs	r2, #4
 80026fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e040      	b.n	800278a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 020e 	bic.w	r2, r2, #14
 8002716:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002722:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002726:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0201 	bic.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273c:	f003 021c 	and.w	r2, r3, #28
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002744:	2101      	movs	r1, #1
 8002746:	fa01 f202 	lsl.w	r2, r1, r2
 800274a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002754:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00c      	beq.n	8002778 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002768:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800276c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002776:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002788:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800278a:	4618      	mov	r0, r3
 800278c:	3714      	adds	r7, #20
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b084      	sub	sp, #16
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800279e:	2300      	movs	r3, #0
 80027a0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d005      	beq.n	80027ba <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2204      	movs	r2, #4
 80027b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	e047      	b.n	800284a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 020e 	bic.w	r2, r2, #14
 80027c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0201 	bic.w	r2, r2, #1
 80027d8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	f003 021c 	and.w	r2, r3, #28
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f6:	2101      	movs	r1, #1
 80027f8:	fa01 f202 	lsl.w	r2, r1, r2
 80027fc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002806:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00c      	beq.n	800282a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800281e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002828:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	4798      	blx	r3
    }
  }
  return status;
 800284a:	7bfb      	ldrb	r3, [r7, #15]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002870:	f003 031c 	and.w	r3, r3, #28
 8002874:	2204      	movs	r2, #4
 8002876:	409a      	lsls	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	4013      	ands	r3, r2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d026      	beq.n	80028ce <HAL_DMA_IRQHandler+0x7a>
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f003 0304 	and.w	r3, r3, #4
 8002886:	2b00      	cmp	r3, #0
 8002888:	d021      	beq.n	80028ce <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0320 	and.w	r3, r3, #32
 8002894:	2b00      	cmp	r3, #0
 8002896:	d107      	bne.n	80028a8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0204 	bic.w	r2, r2, #4
 80028a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ac:	f003 021c 	and.w	r2, r3, #28
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	2104      	movs	r1, #4
 80028b6:	fa01 f202 	lsl.w	r2, r1, r2
 80028ba:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d071      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80028cc:	e06c      	b.n	80029a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d2:	f003 031c 	and.w	r3, r3, #28
 80028d6:	2202      	movs	r2, #2
 80028d8:	409a      	lsls	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4013      	ands	r3, r2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d02e      	beq.n	8002940 <HAL_DMA_IRQHandler+0xec>
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d029      	beq.n	8002940 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0320 	and.w	r3, r3, #32
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10b      	bne.n	8002912 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 020a 	bic.w	r2, r2, #10
 8002908:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	f003 021c 	and.w	r2, r3, #28
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	2102      	movs	r1, #2
 8002920:	fa01 f202 	lsl.w	r2, r1, r2
 8002924:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002932:	2b00      	cmp	r3, #0
 8002934:	d038      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800293e:	e033      	b.n	80029a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002944:	f003 031c 	and.w	r3, r3, #28
 8002948:	2208      	movs	r2, #8
 800294a:	409a      	lsls	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d02a      	beq.n	80029aa <HAL_DMA_IRQHandler+0x156>
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b00      	cmp	r3, #0
 800295c:	d025      	beq.n	80029aa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 020e 	bic.w	r2, r2, #14
 800296c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	f003 021c 	and.w	r2, r3, #28
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	2101      	movs	r1, #1
 800297c:	fa01 f202 	lsl.w	r2, r1, r2
 8002980:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800299c:	2b00      	cmp	r3, #0
 800299e:	d004      	beq.n	80029aa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
}
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b085      	sub	sp, #20
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	60f8      	str	r0, [r7, #12]
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029c8:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d004      	beq.n	80029dc <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029da:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e0:	f003 021c 	and.w	r2, r3, #28
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	2101      	movs	r1, #1
 80029ea:	fa01 f202 	lsl.w	r2, r1, r2
 80029ee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	d108      	bne.n	8002a12 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a10:	e007      	b.n	8002a22 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	60da      	str	r2, [r3, #12]
}
 8002a22:	bf00      	nop
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b17      	ldr	r3, [pc, #92]	@ (8002a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d80a      	bhi.n	8002a5a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	089b      	lsrs	r3, r3, #2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a50:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	6493      	str	r3, [r2, #72]	@ 0x48
 8002a58:	e007      	b.n	8002a6a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	089b      	lsrs	r3, r3, #2
 8002a60:	009a      	lsls	r2, r3, #2
 8002a62:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002a64:	4413      	add	r3, r2
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	3b08      	subs	r3, #8
 8002a72:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002a74:	fba2 2303 	umull	r2, r3, r2, r3
 8002a78:	091b      	lsrs	r3, r3, #4
 8002a7a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002a80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f003 031f 	and.w	r3, r3, #31
 8002a88:	2201      	movs	r2, #1
 8002a8a:	409a      	lsls	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002a90:	bf00      	nop
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	40020407 	.word	0x40020407
 8002aa0:	4002081c 	.word	0x4002081c
 8002aa4:	cccccccd 	.word	0xcccccccd
 8002aa8:	40020880 	.word	0x40020880

08002aac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	4b0b      	ldr	r3, [pc, #44]	@ (8002aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002ac0:	4413      	add	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a08      	ldr	r2, [pc, #32]	@ (8002af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002ace:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	f003 0303 	and.w	r3, r3, #3
 8002ad8:	2201      	movs	r2, #1
 8002ada:	409a      	lsls	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002ae0:	bf00      	nop
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	1000823f 	.word	0x1000823f
 8002af0:	40020940 	.word	0x40020940

08002af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b087      	sub	sp, #28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002afe:	2300      	movs	r3, #0
 8002b00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b02:	e166      	b.n	8002dd2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	2101      	movs	r1, #1
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b10:	4013      	ands	r3, r2
 8002b12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 8158 	beq.w	8002dcc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d005      	beq.n	8002b34 <HAL_GPIO_Init+0x40>
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d130      	bne.n	8002b96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	2203      	movs	r2, #3
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	091b      	lsrs	r3, r3, #4
 8002b80:	f003 0201 	and.w	r2, r3, #1
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d017      	beq.n	8002bd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	2203      	movs	r2, #3
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d123      	bne.n	8002c26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	08da      	lsrs	r2, r3, #3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	3208      	adds	r2, #8
 8002be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	220f      	movs	r2, #15
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	691a      	ldr	r2, [r3, #16]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	08da      	lsrs	r2, r3, #3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3208      	adds	r2, #8
 8002c20:	6939      	ldr	r1, [r7, #16]
 8002c22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	2203      	movs	r2, #3
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 0203 	and.w	r2, r3, #3
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f000 80b2 	beq.w	8002dcc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c68:	4b61      	ldr	r3, [pc, #388]	@ (8002df0 <HAL_GPIO_Init+0x2fc>)
 8002c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c6c:	4a60      	ldr	r2, [pc, #384]	@ (8002df0 <HAL_GPIO_Init+0x2fc>)
 8002c6e:	f043 0301 	orr.w	r3, r3, #1
 8002c72:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c74:	4b5e      	ldr	r3, [pc, #376]	@ (8002df0 <HAL_GPIO_Init+0x2fc>)
 8002c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c80:	4a5c      	ldr	r2, [pc, #368]	@ (8002df4 <HAL_GPIO_Init+0x300>)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	089b      	lsrs	r3, r3, #2
 8002c86:	3302      	adds	r3, #2
 8002c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	220f      	movs	r2, #15
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	693a      	ldr	r2, [r7, #16]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002caa:	d02b      	beq.n	8002d04 <HAL_GPIO_Init+0x210>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4a52      	ldr	r2, [pc, #328]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d025      	beq.n	8002d00 <HAL_GPIO_Init+0x20c>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a51      	ldr	r2, [pc, #324]	@ (8002dfc <HAL_GPIO_Init+0x308>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d01f      	beq.n	8002cfc <HAL_GPIO_Init+0x208>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a50      	ldr	r2, [pc, #320]	@ (8002e00 <HAL_GPIO_Init+0x30c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d019      	beq.n	8002cf8 <HAL_GPIO_Init+0x204>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a4f      	ldr	r2, [pc, #316]	@ (8002e04 <HAL_GPIO_Init+0x310>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d013      	beq.n	8002cf4 <HAL_GPIO_Init+0x200>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a4e      	ldr	r2, [pc, #312]	@ (8002e08 <HAL_GPIO_Init+0x314>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00d      	beq.n	8002cf0 <HAL_GPIO_Init+0x1fc>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a4d      	ldr	r2, [pc, #308]	@ (8002e0c <HAL_GPIO_Init+0x318>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d007      	beq.n	8002cec <HAL_GPIO_Init+0x1f8>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a4c      	ldr	r2, [pc, #304]	@ (8002e10 <HAL_GPIO_Init+0x31c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d101      	bne.n	8002ce8 <HAL_GPIO_Init+0x1f4>
 8002ce4:	2307      	movs	r3, #7
 8002ce6:	e00e      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002ce8:	2308      	movs	r3, #8
 8002cea:	e00c      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002cec:	2306      	movs	r3, #6
 8002cee:	e00a      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002cf0:	2305      	movs	r3, #5
 8002cf2:	e008      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002cf4:	2304      	movs	r3, #4
 8002cf6:	e006      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e004      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e002      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002d00:	2301      	movs	r3, #1
 8002d02:	e000      	b.n	8002d06 <HAL_GPIO_Init+0x212>
 8002d04:	2300      	movs	r3, #0
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	f002 0203 	and.w	r2, r2, #3
 8002d0c:	0092      	lsls	r2, r2, #2
 8002d0e:	4093      	lsls	r3, r2
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d16:	4937      	ldr	r1, [pc, #220]	@ (8002df4 <HAL_GPIO_Init+0x300>)
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	089b      	lsrs	r3, r3, #2
 8002d1c:	3302      	adds	r3, #2
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d24:	4b3b      	ldr	r3, [pc, #236]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	4013      	ands	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d48:	4a32      	ldr	r2, [pc, #200]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d4e:	4b31      	ldr	r3, [pc, #196]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	43db      	mvns	r3, r3
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d72:	4a28      	ldr	r2, [pc, #160]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d78:	4b26      	ldr	r3, [pc, #152]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	43db      	mvns	r3, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002da2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	43db      	mvns	r3, r3
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	4013      	ands	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dc6:	4a13      	ldr	r2, [pc, #76]	@ (8002e14 <HAL_GPIO_Init+0x320>)
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f47f ae91 	bne.w	8002b04 <HAL_GPIO_Init+0x10>
  }
}
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	371c      	adds	r7, #28
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40010000 	.word	0x40010000
 8002df8:	48000400 	.word	0x48000400
 8002dfc:	48000800 	.word	0x48000800
 8002e00:	48000c00 	.word	0x48000c00
 8002e04:	48001000 	.word	0x48001000
 8002e08:	48001400 	.word	0x48001400
 8002e0c:	48001800 	.word	0x48001800
 8002e10:	48001c00 	.word	0x48001c00
 8002e14:	40010400 	.word	0x40010400

08002e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	460b      	mov	r3, r1
 8002e22:	807b      	strh	r3, [r7, #2]
 8002e24:	4613      	mov	r3, r2
 8002e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e28:	787b      	ldrb	r3, [r7, #1]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d003      	beq.n	8002e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e2e:	887a      	ldrh	r2, [r7, #2]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e34:	e002      	b.n	8002e3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e36:	887a      	ldrh	r2, [r7, #2]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e84 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e58:	d102      	bne.n	8002e60 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002e5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e5e:	e00b      	b.n	8002e78 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002e60:	4b08      	ldr	r3, [pc, #32]	@ (8002e84 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e6e:	d102      	bne.n	8002e76 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002e70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e74:	e000      	b.n	8002e78 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002e76:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40007000 	.word	0x40007000

08002e88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d141      	bne.n	8002f1a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e96:	4b4b      	ldr	r3, [pc, #300]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea2:	d131      	bne.n	8002f08 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ea4:	4b47      	ldr	r3, [pc, #284]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eaa:	4a46      	ldr	r2, [pc, #280]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002eb0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002eb4:	4b43      	ldr	r3, [pc, #268]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ebc:	4a41      	ldr	r2, [pc, #260]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ebe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ec2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002ec4:	4b40      	ldr	r3, [pc, #256]	@ (8002fc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2232      	movs	r2, #50	@ 0x32
 8002eca:	fb02 f303 	mul.w	r3, r2, r3
 8002ece:	4a3f      	ldr	r2, [pc, #252]	@ (8002fcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed4:	0c9b      	lsrs	r3, r3, #18
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eda:	e002      	b.n	8002ee2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ee2:	4b38      	ldr	r3, [pc, #224]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eee:	d102      	bne.n	8002ef6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f2      	bne.n	8002edc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ef6:	4b33      	ldr	r3, [pc, #204]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f02:	d158      	bne.n	8002fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e057      	b.n	8002fb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f08:	4b2e      	ldr	r3, [pc, #184]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f0e:	4a2d      	ldr	r2, [pc, #180]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f18:	e04d      	b.n	8002fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f20:	d141      	bne.n	8002fa6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f22:	4b28      	ldr	r3, [pc, #160]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f2e:	d131      	bne.n	8002f94 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f30:	4b24      	ldr	r3, [pc, #144]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f36:	4a23      	ldr	r2, [pc, #140]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f40:	4b20      	ldr	r3, [pc, #128]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f48:	4a1e      	ldr	r2, [pc, #120]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002f50:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2232      	movs	r2, #50	@ 0x32
 8002f56:	fb02 f303 	mul.w	r3, r2, r3
 8002f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002fcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f60:	0c9b      	lsrs	r3, r3, #18
 8002f62:	3301      	adds	r3, #1
 8002f64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f66:	e002      	b.n	8002f6e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f6e:	4b15      	ldr	r3, [pc, #84]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f7a:	d102      	bne.n	8002f82 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f2      	bne.n	8002f68 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f82:	4b10      	ldr	r3, [pc, #64]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f8e:	d112      	bne.n	8002fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e011      	b.n	8002fb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f94:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002fa4:	e007      	b.n	8002fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002fa6:	4b07      	ldr	r3, [pc, #28]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fae:	4a05      	ldr	r2, [pc, #20]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fb0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fb4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	40007000 	.word	0x40007000
 8002fc8:	2004000c 	.word	0x2004000c
 8002fcc:	431bde83 	.word	0x431bde83

08002fd0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002fd4:	4b05      	ldr	r3, [pc, #20]	@ (8002fec <HAL_PWREx_EnableVddIO2+0x1c>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	4a04      	ldr	r2, [pc, #16]	@ (8002fec <HAL_PWREx_EnableVddIO2+0x1c>)
 8002fda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fde:	6053      	str	r3, [r2, #4]
}
 8002fe0:	bf00      	nop
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40007000 	.word	0x40007000

08002ff0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b088      	sub	sp, #32
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d102      	bne.n	8003004 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	f000 bc08 	b.w	8003814 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003004:	4b96      	ldr	r3, [pc, #600]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f003 030c 	and.w	r3, r3, #12
 800300c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800300e:	4b94      	ldr	r3, [pc, #592]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0310 	and.w	r3, r3, #16
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 80e4 	beq.w	80031ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d007      	beq.n	800303c <HAL_RCC_OscConfig+0x4c>
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	2b0c      	cmp	r3, #12
 8003030:	f040 808b 	bne.w	800314a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	2b01      	cmp	r3, #1
 8003038:	f040 8087 	bne.w	800314a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800303c:	4b88      	ldr	r3, [pc, #544]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <HAL_RCC_OscConfig+0x64>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e3df      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1a      	ldr	r2, [r3, #32]
 8003058:	4b81      	ldr	r3, [pc, #516]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b00      	cmp	r3, #0
 8003062:	d004      	beq.n	800306e <HAL_RCC_OscConfig+0x7e>
 8003064:	4b7e      	ldr	r3, [pc, #504]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800306c:	e005      	b.n	800307a <HAL_RCC_OscConfig+0x8a>
 800306e:	4b7c      	ldr	r3, [pc, #496]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800307a:	4293      	cmp	r3, r2
 800307c:	d223      	bcs.n	80030c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fdcc 	bl	8003c20 <RCC_SetFlashLatencyFromMSIRange>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e3c0      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003092:	4b73      	ldr	r3, [pc, #460]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a72      	ldr	r2, [pc, #456]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003098:	f043 0308 	orr.w	r3, r3, #8
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	4b70      	ldr	r3, [pc, #448]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	496d      	ldr	r1, [pc, #436]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b0:	4b6b      	ldr	r3, [pc, #428]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	4968      	ldr	r1, [pc, #416]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
 80030c4:	e025      	b.n	8003112 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030c6:	4b66      	ldr	r3, [pc, #408]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a65      	ldr	r2, [pc, #404]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030cc:	f043 0308 	orr.w	r3, r3, #8
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	4b63      	ldr	r3, [pc, #396]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	4960      	ldr	r1, [pc, #384]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	69db      	ldr	r3, [r3, #28]
 80030f0:	021b      	lsls	r3, r3, #8
 80030f2:	495b      	ldr	r1, [pc, #364]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d109      	bne.n	8003112 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	4618      	mov	r0, r3
 8003104:	f000 fd8c 	bl	8003c20 <RCC_SetFlashLatencyFromMSIRange>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e380      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003112:	f000 fcc1 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003116:	4602      	mov	r2, r0
 8003118:	4b51      	ldr	r3, [pc, #324]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	091b      	lsrs	r3, r3, #4
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	4950      	ldr	r1, [pc, #320]	@ (8003264 <HAL_RCC_OscConfig+0x274>)
 8003124:	5ccb      	ldrb	r3, [r1, r3]
 8003126:	f003 031f 	and.w	r3, r3, #31
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	4a4e      	ldr	r2, [pc, #312]	@ (8003268 <HAL_RCC_OscConfig+0x278>)
 8003130:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003132:	4b4e      	ldr	r3, [pc, #312]	@ (800326c <HAL_RCC_OscConfig+0x27c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7fe fd4e 	bl	8001bd8 <HAL_InitTick>
 800313c:	4603      	mov	r3, r0
 800313e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d052      	beq.n	80031ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003146:	7bfb      	ldrb	r3, [r7, #15]
 8003148:	e364      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d032      	beq.n	80031b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003152:	4b43      	ldr	r3, [pc, #268]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a42      	ldr	r2, [pc, #264]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800315e:	f7fe fd8b 	bl	8001c78 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003166:	f7fe fd87 	bl	8001c78 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e34d      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003178:	4b39      	ldr	r3, [pc, #228]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0f0      	beq.n	8003166 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003184:	4b36      	ldr	r3, [pc, #216]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a35      	ldr	r2, [pc, #212]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800318a:	f043 0308 	orr.w	r3, r3, #8
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	4b33      	ldr	r3, [pc, #204]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	4930      	ldr	r1, [pc, #192]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	492b      	ldr	r1, [pc, #172]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	604b      	str	r3, [r1, #4]
 80031b6:	e01a      	b.n	80031ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031b8:	4b29      	ldr	r3, [pc, #164]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a28      	ldr	r2, [pc, #160]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031c4:	f7fe fd58 	bl	8001c78 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031cc:	f7fe fd54 	bl	8001c78 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e31a      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031de:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x1dc>
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d073      	beq.n	80032e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d005      	beq.n	800320c <HAL_RCC_OscConfig+0x21c>
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	2b0c      	cmp	r3, #12
 8003204:	d10e      	bne.n	8003224 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b03      	cmp	r3, #3
 800320a:	d10b      	bne.n	8003224 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800320c:	4b14      	ldr	r3, [pc, #80]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d063      	beq.n	80032e0 <HAL_RCC_OscConfig+0x2f0>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d15f      	bne.n	80032e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e2f7      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800322c:	d106      	bne.n	800323c <HAL_RCC_OscConfig+0x24c>
 800322e:	4b0c      	ldr	r3, [pc, #48]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a0b      	ldr	r2, [pc, #44]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	e025      	b.n	8003288 <HAL_RCC_OscConfig+0x298>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003244:	d114      	bne.n	8003270 <HAL_RCC_OscConfig+0x280>
 8003246:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a05      	ldr	r2, [pc, #20]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 800324c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	4b03      	ldr	r3, [pc, #12]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a02      	ldr	r2, [pc, #8]	@ (8003260 <HAL_RCC_OscConfig+0x270>)
 8003258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800325c:	6013      	str	r3, [r2, #0]
 800325e:	e013      	b.n	8003288 <HAL_RCC_OscConfig+0x298>
 8003260:	40021000 	.word	0x40021000
 8003264:	08006fc0 	.word	0x08006fc0
 8003268:	2004000c 	.word	0x2004000c
 800326c:	20040014 	.word	0x20040014
 8003270:	4ba0      	ldr	r3, [pc, #640]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a9f      	ldr	r2, [pc, #636]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800327a:	6013      	str	r3, [r2, #0]
 800327c:	4b9d      	ldr	r3, [pc, #628]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a9c      	ldr	r2, [pc, #624]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003282:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d013      	beq.n	80032b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003290:	f7fe fcf2 	bl	8001c78 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003298:	f7fe fcee 	bl	8001c78 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b64      	cmp	r3, #100	@ 0x64
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e2b4      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032aa:	4b92      	ldr	r3, [pc, #584]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d0f0      	beq.n	8003298 <HAL_RCC_OscConfig+0x2a8>
 80032b6:	e014      	b.n	80032e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7fe fcde 	bl	8001c78 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032c0:	f7fe fcda 	bl	8001c78 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b64      	cmp	r3, #100	@ 0x64
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e2a0      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032d2:	4b88      	ldr	r3, [pc, #544]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f0      	bne.n	80032c0 <HAL_RCC_OscConfig+0x2d0>
 80032de:	e000      	b.n	80032e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d060      	beq.n	80033b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d005      	beq.n	8003300 <HAL_RCC_OscConfig+0x310>
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	2b0c      	cmp	r3, #12
 80032f8:	d119      	bne.n	800332e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d116      	bne.n	800332e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003300:	4b7c      	ldr	r3, [pc, #496]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <HAL_RCC_OscConfig+0x328>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e27d      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003318:	4b76      	ldr	r3, [pc, #472]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	061b      	lsls	r3, r3, #24
 8003326:	4973      	ldr	r1, [pc, #460]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800332c:	e040      	b.n	80033b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d023      	beq.n	800337e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003336:	4b6f      	ldr	r3, [pc, #444]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a6e      	ldr	r2, [pc, #440]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800333c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003342:	f7fe fc99 	bl	8001c78 <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334a:	f7fe fc95 	bl	8001c78 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e25b      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800335c:	4b65      	ldr	r3, [pc, #404]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0f0      	beq.n	800334a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003368:	4b62      	ldr	r3, [pc, #392]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	061b      	lsls	r3, r3, #24
 8003376:	495f      	ldr	r1, [pc, #380]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003378:	4313      	orrs	r3, r2
 800337a:	604b      	str	r3, [r1, #4]
 800337c:	e018      	b.n	80033b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800337e:	4b5d      	ldr	r3, [pc, #372]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a5c      	ldr	r2, [pc, #368]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338a:	f7fe fc75 	bl	8001c78 <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003390:	e008      	b.n	80033a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003392:	f7fe fc71 	bl	8001c78 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d901      	bls.n	80033a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e237      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033a4:	4b53      	ldr	r3, [pc, #332]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1f0      	bne.n	8003392 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0308 	and.w	r3, r3, #8
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d03c      	beq.n	8003436 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d01c      	beq.n	80033fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033c4:	4b4b      	ldr	r3, [pc, #300]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ca:	4a4a      	ldr	r2, [pc, #296]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d4:	f7fe fc50 	bl	8001c78 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033dc:	f7fe fc4c 	bl	8001c78 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e212      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ee:	4b41      	ldr	r3, [pc, #260]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80033f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0ef      	beq.n	80033dc <HAL_RCC_OscConfig+0x3ec>
 80033fc:	e01b      	b.n	8003436 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033fe:	4b3d      	ldr	r3, [pc, #244]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003400:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003404:	4a3b      	ldr	r2, [pc, #236]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003406:	f023 0301 	bic.w	r3, r3, #1
 800340a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340e:	f7fe fc33 	bl	8001c78 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003414:	e008      	b.n	8003428 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003416:	f7fe fc2f 	bl	8001c78 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e1f5      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003428:	4b32      	ldr	r3, [pc, #200]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800342a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1ef      	bne.n	8003416 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0304 	and.w	r3, r3, #4
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80a6 	beq.w	8003590 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003444:	2300      	movs	r3, #0
 8003446:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003448:	4b2a      	ldr	r3, [pc, #168]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800344a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10d      	bne.n	8003470 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003454:	4b27      	ldr	r3, [pc, #156]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003458:	4a26      	ldr	r2, [pc, #152]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 800345a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800345e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003460:	4b24      	ldr	r3, [pc, #144]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 8003462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800346c:	2301      	movs	r3, #1
 800346e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003470:	4b21      	ldr	r3, [pc, #132]	@ (80034f8 <HAL_RCC_OscConfig+0x508>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003478:	2b00      	cmp	r3, #0
 800347a:	d118      	bne.n	80034ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800347c:	4b1e      	ldr	r3, [pc, #120]	@ (80034f8 <HAL_RCC_OscConfig+0x508>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1d      	ldr	r2, [pc, #116]	@ (80034f8 <HAL_RCC_OscConfig+0x508>)
 8003482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003486:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003488:	f7fe fbf6 	bl	8001c78 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003490:	f7fe fbf2 	bl	8001c78 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e1b8      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034a2:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <HAL_RCC_OscConfig+0x508>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0f0      	beq.n	8003490 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d108      	bne.n	80034c8 <HAL_RCC_OscConfig+0x4d8>
 80034b6:	4b0f      	ldr	r3, [pc, #60]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80034b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034bc:	4a0d      	ldr	r2, [pc, #52]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034c6:	e029      	b.n	800351c <HAL_RCC_OscConfig+0x52c>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b05      	cmp	r3, #5
 80034ce:	d115      	bne.n	80034fc <HAL_RCC_OscConfig+0x50c>
 80034d0:	4b08      	ldr	r3, [pc, #32]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80034d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d6:	4a07      	ldr	r2, [pc, #28]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80034d8:	f043 0304 	orr.w	r3, r3, #4
 80034dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034e0:	4b04      	ldr	r3, [pc, #16]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e6:	4a03      	ldr	r2, [pc, #12]	@ (80034f4 <HAL_RCC_OscConfig+0x504>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034f0:	e014      	b.n	800351c <HAL_RCC_OscConfig+0x52c>
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40007000 	.word	0x40007000
 80034fc:	4b9d      	ldr	r3, [pc, #628]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80034fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003502:	4a9c      	ldr	r2, [pc, #624]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800350c:	4b99      	ldr	r3, [pc, #612]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003512:	4a98      	ldr	r2, [pc, #608]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003514:	f023 0304 	bic.w	r3, r3, #4
 8003518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d016      	beq.n	8003552 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003524:	f7fe fba8 	bl	8001c78 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800352a:	e00a      	b.n	8003542 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800352c:	f7fe fba4 	bl	8001c78 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353a:	4293      	cmp	r3, r2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e168      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003542:	4b8c      	ldr	r3, [pc, #560]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0ed      	beq.n	800352c <HAL_RCC_OscConfig+0x53c>
 8003550:	e015      	b.n	800357e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003552:	f7fe fb91 	bl	8001c78 <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003558:	e00a      	b.n	8003570 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800355a:	f7fe fb8d 	bl	8001c78 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003568:	4293      	cmp	r3, r2
 800356a:	d901      	bls.n	8003570 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e151      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003570:	4b80      	ldr	r3, [pc, #512]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1ed      	bne.n	800355a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800357e:	7ffb      	ldrb	r3, [r7, #31]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d105      	bne.n	8003590 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003584:	4b7b      	ldr	r3, [pc, #492]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003588:	4a7a      	ldr	r2, [pc, #488]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 800358a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800358e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0320 	and.w	r3, r3, #32
 8003598:	2b00      	cmp	r3, #0
 800359a:	d03c      	beq.n	8003616 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d01c      	beq.n	80035de <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035a4:	4b73      	ldr	r3, [pc, #460]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80035a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035aa:	4a72      	ldr	r2, [pc, #456]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80035ac:	f043 0301 	orr.w	r3, r3, #1
 80035b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b4:	f7fe fb60 	bl	8001c78 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035bc:	f7fe fb5c 	bl	8001c78 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e122      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035ce:	4b69      	ldr	r3, [pc, #420]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80035d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0ef      	beq.n	80035bc <HAL_RCC_OscConfig+0x5cc>
 80035dc:	e01b      	b.n	8003616 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035de:	4b65      	ldr	r3, [pc, #404]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80035e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035e4:	4a63      	ldr	r2, [pc, #396]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80035e6:	f023 0301 	bic.w	r3, r3, #1
 80035ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ee:	f7fe fb43 	bl	8001c78 <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035f6:	f7fe fb3f 	bl	8001c78 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e105      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003608:	4b5a      	ldr	r3, [pc, #360]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 800360a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1ef      	bne.n	80035f6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361a:	2b00      	cmp	r3, #0
 800361c:	f000 80f9 	beq.w	8003812 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003624:	2b02      	cmp	r3, #2
 8003626:	f040 80cf 	bne.w	80037c8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800362a:	4b52      	ldr	r3, [pc, #328]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f003 0203 	and.w	r2, r3, #3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363a:	429a      	cmp	r2, r3
 800363c:	d12c      	bne.n	8003698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003648:	3b01      	subs	r3, #1
 800364a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800364c:	429a      	cmp	r2, r3
 800364e:	d123      	bne.n	8003698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800365a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800365c:	429a      	cmp	r2, r3
 800365e:	d11b      	bne.n	8003698 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800366a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800366c:	429a      	cmp	r2, r3
 800366e:	d113      	bne.n	8003698 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800367a:	085b      	lsrs	r3, r3, #1
 800367c:	3b01      	subs	r3, #1
 800367e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003680:	429a      	cmp	r2, r3
 8003682:	d109      	bne.n	8003698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	085b      	lsrs	r3, r3, #1
 8003690:	3b01      	subs	r3, #1
 8003692:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003694:	429a      	cmp	r2, r3
 8003696:	d071      	beq.n	800377c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	2b0c      	cmp	r3, #12
 800369c:	d068      	beq.n	8003770 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800369e:	4b35      	ldr	r3, [pc, #212]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d105      	bne.n	80036b6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80036aa:	4b32      	ldr	r3, [pc, #200]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e0ac      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80036ba:	4b2e      	ldr	r3, [pc, #184]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a2d      	ldr	r2, [pc, #180]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80036c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036c4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036c6:	f7fe fad7 	bl	8001c78 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ce:	f7fe fad3 	bl	8001c78 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e099      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036e0:	4b24      	ldr	r3, [pc, #144]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1f0      	bne.n	80036ce <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036ec:	4b21      	ldr	r3, [pc, #132]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	4b21      	ldr	r3, [pc, #132]	@ (8003778 <HAL_RCC_OscConfig+0x788>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80036fc:	3a01      	subs	r2, #1
 80036fe:	0112      	lsls	r2, r2, #4
 8003700:	4311      	orrs	r1, r2
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003706:	0212      	lsls	r2, r2, #8
 8003708:	4311      	orrs	r1, r2
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800370e:	0852      	lsrs	r2, r2, #1
 8003710:	3a01      	subs	r2, #1
 8003712:	0552      	lsls	r2, r2, #21
 8003714:	4311      	orrs	r1, r2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800371a:	0852      	lsrs	r2, r2, #1
 800371c:	3a01      	subs	r2, #1
 800371e:	0652      	lsls	r2, r2, #25
 8003720:	4311      	orrs	r1, r2
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003726:	06d2      	lsls	r2, r2, #27
 8003728:	430a      	orrs	r2, r1
 800372a:	4912      	ldr	r1, [pc, #72]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 800372c:	4313      	orrs	r3, r2
 800372e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003730:	4b10      	ldr	r3, [pc, #64]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a0f      	ldr	r2, [pc, #60]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003736:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800373a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800373c:	4b0d      	ldr	r3, [pc, #52]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	4a0c      	ldr	r2, [pc, #48]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003746:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003748:	f7fe fa96 	bl	8001c78 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003750:	f7fe fa92 	bl	8001c78 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e058      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003762:	4b04      	ldr	r3, [pc, #16]	@ (8003774 <HAL_RCC_OscConfig+0x784>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800376e:	e050      	b.n	8003812 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e04f      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
 8003774:	40021000 	.word	0x40021000
 8003778:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800377c:	4b27      	ldr	r3, [pc, #156]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d144      	bne.n	8003812 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003788:	4b24      	ldr	r3, [pc, #144]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a23      	ldr	r2, [pc, #140]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 800378e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003792:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003794:	4b21      	ldr	r3, [pc, #132]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a20      	ldr	r2, [pc, #128]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 800379a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800379e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037a0:	f7fe fa6a 	bl	8001c78 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fe fa66 	bl	8001c78 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e02c      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ba:	4b18      	ldr	r3, [pc, #96]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCC_OscConfig+0x7b8>
 80037c6:	e024      	b.n	8003812 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	2b0c      	cmp	r3, #12
 80037cc:	d01f      	beq.n	800380e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ce:	4b13      	ldr	r3, [pc, #76]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a12      	ldr	r2, [pc, #72]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 80037d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037da:	f7fe fa4d 	bl	8001c78 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e2:	f7fe fa49 	bl	8001c78 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e00f      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037f4:	4b09      	ldr	r3, [pc, #36]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1f0      	bne.n	80037e2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003800:	4b06      	ldr	r3, [pc, #24]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 8003802:	68da      	ldr	r2, [r3, #12]
 8003804:	4905      	ldr	r1, [pc, #20]	@ (800381c <HAL_RCC_OscConfig+0x82c>)
 8003806:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <HAL_RCC_OscConfig+0x830>)
 8003808:	4013      	ands	r3, r2
 800380a:	60cb      	str	r3, [r1, #12]
 800380c:	e001      	b.n	8003812 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3720      	adds	r7, #32
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40021000 	.word	0x40021000
 8003820:	feeefffc 	.word	0xfeeefffc

08003824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e11d      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800383c:	4b90      	ldr	r3, [pc, #576]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	429a      	cmp	r2, r3
 8003848:	d910      	bls.n	800386c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800384a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f023 020f 	bic.w	r2, r3, #15
 8003852:	498b      	ldr	r1, [pc, #556]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	4313      	orrs	r3, r2
 8003858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800385a:	4b89      	ldr	r3, [pc, #548]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	429a      	cmp	r2, r3
 8003866:	d001      	beq.n	800386c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e105      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d010      	beq.n	800389a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	4b81      	ldr	r3, [pc, #516]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003884:	429a      	cmp	r2, r3
 8003886:	d908      	bls.n	800389a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003888:	4b7e      	ldr	r3, [pc, #504]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	497b      	ldr	r1, [pc, #492]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003896:	4313      	orrs	r3, r2
 8003898:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d079      	beq.n	800399a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d11e      	bne.n	80038ec <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ae:	4b75      	ldr	r3, [pc, #468]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e0dc      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80038be:	f000 fa09 	bl	8003cd4 <RCC_GetSysClockFreqFromPLLSource>
 80038c2:	4603      	mov	r3, r0
 80038c4:	4a70      	ldr	r2, [pc, #448]	@ (8003a88 <HAL_RCC_ClockConfig+0x264>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d946      	bls.n	8003958 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80038ca:	4b6e      	ldr	r3, [pc, #440]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d140      	bne.n	8003958 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038d6:	4b6b      	ldr	r3, [pc, #428]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038de:	4a69      	ldr	r2, [pc, #420]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80038e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038e6:	2380      	movs	r3, #128	@ 0x80
 80038e8:	617b      	str	r3, [r7, #20]
 80038ea:	e035      	b.n	8003958 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d107      	bne.n	8003904 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038f4:	4b63      	ldr	r3, [pc, #396]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d115      	bne.n	800392c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e0b9      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d107      	bne.n	800391c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800390c:	4b5d      	ldr	r3, [pc, #372]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e0ad      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800391c:	4b59      	ldr	r3, [pc, #356]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e0a5      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800392c:	f000 f8b4 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003930:	4603      	mov	r3, r0
 8003932:	4a55      	ldr	r2, [pc, #340]	@ (8003a88 <HAL_RCC_ClockConfig+0x264>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d90f      	bls.n	8003958 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003938:	4b52      	ldr	r3, [pc, #328]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d109      	bne.n	8003958 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003944:	4b4f      	ldr	r3, [pc, #316]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800394c:	4a4d      	ldr	r2, [pc, #308]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800394e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003952:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003954:	2380      	movs	r3, #128	@ 0x80
 8003956:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003958:	4b4a      	ldr	r3, [pc, #296]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f023 0203 	bic.w	r2, r3, #3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4947      	ldr	r1, [pc, #284]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003966:	4313      	orrs	r3, r2
 8003968:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800396a:	f7fe f985 	bl	8001c78 <HAL_GetTick>
 800396e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003970:	e00a      	b.n	8003988 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003972:	f7fe f981 	bl	8001c78 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003980:	4293      	cmp	r3, r2
 8003982:	d901      	bls.n	8003988 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e077      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003988:	4b3e      	ldr	r3, [pc, #248]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 020c 	and.w	r2, r3, #12
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	429a      	cmp	r2, r3
 8003998:	d1eb      	bne.n	8003972 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	2b80      	cmp	r3, #128	@ 0x80
 800399e:	d105      	bne.n	80039ac <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80039a0:	4b38      	ldr	r3, [pc, #224]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4a37      	ldr	r2, [pc, #220]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80039a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039aa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d010      	beq.n	80039da <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	4b31      	ldr	r3, [pc, #196]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d208      	bcs.n	80039da <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	492b      	ldr	r1, [pc, #172]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039da:	4b29      	ldr	r3, [pc, #164]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d210      	bcs.n	8003a0a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e8:	4b25      	ldr	r3, [pc, #148]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f023 020f 	bic.w	r2, r3, #15
 80039f0:	4923      	ldr	r1, [pc, #140]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f8:	4b21      	ldr	r3, [pc, #132]	@ (8003a80 <HAL_RCC_ClockConfig+0x25c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 030f 	and.w	r3, r3, #15
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d001      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e036      	b.n	8003a78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d008      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a16:	4b1b      	ldr	r3, [pc, #108]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	4918      	ldr	r1, [pc, #96]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0308 	and.w	r3, r3, #8
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d009      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a34:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4910      	ldr	r1, [pc, #64]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a48:	f000 f826 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a84 <HAL_RCC_ClockConfig+0x260>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	091b      	lsrs	r3, r3, #4
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	490c      	ldr	r1, [pc, #48]	@ (8003a8c <HAL_RCC_ClockConfig+0x268>)
 8003a5a:	5ccb      	ldrb	r3, [r1, r3]
 8003a5c:	f003 031f 	and.w	r3, r3, #31
 8003a60:	fa22 f303 	lsr.w	r3, r2, r3
 8003a64:	4a0a      	ldr	r2, [pc, #40]	@ (8003a90 <HAL_RCC_ClockConfig+0x26c>)
 8003a66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a68:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <HAL_RCC_ClockConfig+0x270>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fe f8b3 	bl	8001bd8 <HAL_InitTick>
 8003a72:	4603      	mov	r3, r0
 8003a74:	73fb      	strb	r3, [r7, #15]

  return status;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40022000 	.word	0x40022000
 8003a84:	40021000 	.word	0x40021000
 8003a88:	04c4b400 	.word	0x04c4b400
 8003a8c:	08006fc0 	.word	0x08006fc0
 8003a90:	2004000c 	.word	0x2004000c
 8003a94:	20040014 	.word	0x20040014

08003a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	@ 0x24
 8003a9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f003 0303 	and.w	r3, r3, #3
 8003ab8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x34>
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	2b0c      	cmp	r3, #12
 8003ac4:	d121      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d11e      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003acc:	4b34      	ldr	r3, [pc, #208]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d107      	bne.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ad8:	4b31      	ldr	r3, [pc, #196]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ade:	0a1b      	lsrs	r3, r3, #8
 8003ae0:	f003 030f 	and.w	r3, r3, #15
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	e005      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	091b      	lsrs	r3, r3, #4
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003af4:	4a2b      	ldr	r2, [pc, #172]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b08:	e00a      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d102      	bne.n	8003b16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b10:	4b25      	ldr	r3, [pc, #148]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b12:	61bb      	str	r3, [r7, #24]
 8003b14:	e004      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d101      	bne.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b1c:	4b23      	ldr	r3, [pc, #140]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x114>)
 8003b1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	2b0c      	cmp	r3, #12
 8003b24:	d134      	bne.n	8003b90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b26:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d003      	beq.n	8003b3e <HAL_RCC_GetSysClockFreq+0xa6>
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d003      	beq.n	8003b44 <HAL_RCC_GetSysClockFreq+0xac>
 8003b3c:	e005      	b.n	8003b4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b40:	617b      	str	r3, [r7, #20]
      break;
 8003b42:	e005      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b44:	4b19      	ldr	r3, [pc, #100]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x114>)
 8003b46:	617b      	str	r3, [r7, #20]
      break;
 8003b48:	e002      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	617b      	str	r3, [r7, #20]
      break;
 8003b4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b50:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	0a1b      	lsrs	r3, r3, #8
 8003b64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	fb03 f202 	mul.w	r2, r3, r2
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	0e5b      	lsrs	r3, r3, #25
 8003b7c:	f003 0303 	and.w	r3, r3, #3
 8003b80:	3301      	adds	r3, #1
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b90:	69bb      	ldr	r3, [r7, #24]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3724      	adds	r7, #36	@ 0x24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	08006fd8 	.word	0x08006fd8
 8003ba8:	00f42400 	.word	0x00f42400
 8003bac:	007a1200 	.word	0x007a1200

08003bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb4:	4b03      	ldr	r3, [pc, #12]	@ (8003bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	2004000c 	.word	0x2004000c

08003bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bcc:	f7ff fff0 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	4b06      	ldr	r3, [pc, #24]	@ (8003bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	4904      	ldr	r1, [pc, #16]	@ (8003bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bde:	5ccb      	ldrb	r3, [r1, r3]
 8003be0:	f003 031f 	and.w	r3, r3, #31
 8003be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	08006fd0 	.word	0x08006fd0

08003bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bf8:	f7ff ffda 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	4b06      	ldr	r3, [pc, #24]	@ (8003c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	0adb      	lsrs	r3, r3, #11
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	4904      	ldr	r1, [pc, #16]	@ (8003c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c0a:	5ccb      	ldrb	r3, [r1, r3]
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	08006fd0 	.word	0x08006fd0

08003c20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c28:	2300      	movs	r3, #0
 8003c2a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c2c:	4b27      	ldr	r3, [pc, #156]	@ (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c38:	f7ff f906 	bl	8002e48 <HAL_PWREx_GetVoltageRange>
 8003c3c:	6178      	str	r0, [r7, #20]
 8003c3e:	e014      	b.n	8003c6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c40:	4b22      	ldr	r3, [pc, #136]	@ (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c44:	4a21      	ldr	r2, [pc, #132]	@ (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c58:	f7ff f8f6 	bl	8002e48 <HAL_PWREx_GetVoltageRange>
 8003c5c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c62:	4a1a      	ldr	r2, [pc, #104]	@ (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c68:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c70:	d10b      	bne.n	8003c8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b80      	cmp	r3, #128	@ 0x80
 8003c76:	d913      	bls.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c7c:	d902      	bls.n	8003c84 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c7e:	2302      	movs	r3, #2
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	e00d      	b.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c84:	2301      	movs	r3, #1
 8003c86:	613b      	str	r3, [r7, #16]
 8003c88:	e00a      	b.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8003c8e:	d902      	bls.n	8003c96 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003c90:	2302      	movs	r3, #2
 8003c92:	613b      	str	r3, [r7, #16]
 8003c94:	e004      	b.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b70      	cmp	r3, #112	@ 0x70
 8003c9a:	d101      	bne.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 020f 	bic.w	r2, r3, #15
 8003ca8:	4909      	ldr	r1, [pc, #36]	@ (8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cb0:	4b07      	ldr	r3, [pc, #28]	@ (8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d001      	beq.n	8003cc2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e000      	b.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	40022000 	.word	0x40022000

08003cd4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cda:	4b2d      	ldr	r3, [pc, #180]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	d00b      	beq.n	8003d02 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d825      	bhi.n	8003d3c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d008      	beq.n	8003d08 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d11f      	bne.n	8003d3c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003cfc:	4b25      	ldr	r3, [pc, #148]	@ (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003cfe:	613b      	str	r3, [r7, #16]
    break;
 8003d00:	e01f      	b.n	8003d42 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003d02:	4b25      	ldr	r3, [pc, #148]	@ (8003d98 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003d04:	613b      	str	r3, [r7, #16]
    break;
 8003d06:	e01c      	b.n	8003d42 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d08:	4b21      	ldr	r3, [pc, #132]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d107      	bne.n	8003d24 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d14:	4b1e      	ldr	r3, [pc, #120]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d1a:	0a1b      	lsrs	r3, r3, #8
 8003d1c:	f003 030f 	and.w	r3, r3, #15
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	e005      	b.n	8003d30 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d24:	4b1a      	ldr	r3, [pc, #104]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	091b      	lsrs	r3, r3, #4
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003d30:	4a1a      	ldr	r2, [pc, #104]	@ (8003d9c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d38:	613b      	str	r3, [r7, #16]
    break;
 8003d3a:	e002      	b.n	8003d42 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	613b      	str	r3, [r7, #16]
    break;
 8003d40:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d42:	4b13      	ldr	r3, [pc, #76]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	091b      	lsrs	r3, r3, #4
 8003d48:	f003 030f 	and.w	r3, r3, #15
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d50:	4b0f      	ldr	r3, [pc, #60]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	0a1b      	lsrs	r3, r3, #8
 8003d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	fb03 f202 	mul.w	r2, r3, r2
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d66:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d68:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	0e5b      	lsrs	r3, r3, #25
 8003d6e:	f003 0303 	and.w	r3, r3, #3
 8003d72:	3301      	adds	r3, #1
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d80:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003d82:	683b      	ldr	r3, [r7, #0]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	371c      	adds	r7, #28
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	40021000 	.word	0x40021000
 8003d94:	00f42400 	.word	0x00f42400
 8003d98:	007a1200 	.word	0x007a1200
 8003d9c:	08006fd8 	.word	0x08006fd8

08003da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003da8:	2300      	movs	r3, #0
 8003daa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dac:	2300      	movs	r3, #0
 8003dae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d040      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dc0:	2b80      	cmp	r3, #128	@ 0x80
 8003dc2:	d02a      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003dc4:	2b80      	cmp	r3, #128	@ 0x80
 8003dc6:	d825      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003dc8:	2b60      	cmp	r3, #96	@ 0x60
 8003dca:	d026      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003dcc:	2b60      	cmp	r3, #96	@ 0x60
 8003dce:	d821      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003dd0:	2b40      	cmp	r3, #64	@ 0x40
 8003dd2:	d006      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003dd4:	2b40      	cmp	r3, #64	@ 0x40
 8003dd6:	d81d      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d009      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003ddc:	2b20      	cmp	r3, #32
 8003dde:	d010      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003de0:	e018      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003de2:	4b89      	ldr	r3, [pc, #548]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	4a88      	ldr	r2, [pc, #544]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dec:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dee:	e015      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3304      	adds	r3, #4
 8003df4:	2100      	movs	r1, #0
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 fb02 	bl	8004400 <RCCEx_PLLSAI1_Config>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e00:	e00c      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	3320      	adds	r3, #32
 8003e06:	2100      	movs	r1, #0
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 fbed 	bl	80045e8 <RCCEx_PLLSAI2_Config>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e12:	e003      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	74fb      	strb	r3, [r7, #19]
      break;
 8003e18:	e000      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003e1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e1c:	7cfb      	ldrb	r3, [r7, #19]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e22:	4b79      	ldr	r3, [pc, #484]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e28:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e30:	4975      	ldr	r1, [pc, #468]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003e38:	e001      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3a:	7cfb      	ldrb	r3, [r7, #19]
 8003e3c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d047      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e52:	d030      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e58:	d82a      	bhi.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e5e:	d02a      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e64:	d824      	bhi.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e70:	d81e      	bhi.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e7a:	d010      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003e7c:	e018      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e7e:	4b62      	ldr	r3, [pc, #392]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	4a61      	ldr	r2, [pc, #388]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e88:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e8a:	e015      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3304      	adds	r3, #4
 8003e90:	2100      	movs	r1, #0
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 fab4 	bl	8004400 <RCCEx_PLLSAI1_Config>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e9c:	e00c      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3320      	adds	r3, #32
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 fb9f 	bl	80045e8 <RCCEx_PLLSAI2_Config>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003eae:	e003      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	74fb      	strb	r3, [r7, #19]
      break;
 8003eb4:	e000      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003eb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eb8:	7cfb      	ldrb	r3, [r7, #19]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10b      	bne.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ebe:	4b52      	ldr	r3, [pc, #328]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ec0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ec4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ecc:	494e      	ldr	r1, [pc, #312]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003ed4:	e001      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed6:	7cfb      	ldrb	r3, [r7, #19]
 8003ed8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 809f 	beq.w	8004026 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003eec:	4b46      	ldr	r3, [pc, #280]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e000      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003efc:	2300      	movs	r3, #0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00d      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f02:	4b41      	ldr	r3, [pc, #260]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f06:	4a40      	ldr	r2, [pc, #256]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f16:	60bb      	str	r3, [r7, #8]
 8003f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f1e:	4b3b      	ldr	r3, [pc, #236]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a3a      	ldr	r2, [pc, #232]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f2a:	f7fd fea5 	bl	8001c78 <HAL_GetTick>
 8003f2e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f30:	e009      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f32:	f7fd fea1 	bl	8001c78 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d902      	bls.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	74fb      	strb	r3, [r7, #19]
        break;
 8003f44:	e005      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f46:	4b31      	ldr	r3, [pc, #196]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0ef      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003f52:	7cfb      	ldrb	r3, [r7, #19]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d15b      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f58:	4b2b      	ldr	r3, [pc, #172]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f62:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d01f      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d019      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f76:	4b24      	ldr	r3, [pc, #144]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f80:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f82:	4b21      	ldr	r3, [pc, #132]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f88:	4a1f      	ldr	r2, [pc, #124]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f92:	4b1d      	ldr	r3, [pc, #116]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f98:	4a1b      	ldr	r2, [pc, #108]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fa2:	4a19      	ldr	r2, [pc, #100]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d016      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb4:	f7fd fe60 	bl	8001c78 <HAL_GetTick>
 8003fb8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fba:	e00b      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbc:	f7fd fe5c 	bl	8001c78 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d902      	bls.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	74fb      	strb	r3, [r7, #19]
            break;
 8003fd2:	e006      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d0ec      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003fe2:	7cfb      	ldrb	r3, [r7, #19]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10c      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fe8:	4b07      	ldr	r3, [pc, #28]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff8:	4903      	ldr	r1, [pc, #12]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004000:	e008      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004002:	7cfb      	ldrb	r3, [r7, #19]
 8004004:	74bb      	strb	r3, [r7, #18]
 8004006:	e005      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004008:	40021000 	.word	0x40021000
 800400c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004010:	7cfb      	ldrb	r3, [r7, #19]
 8004012:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004014:	7c7b      	ldrb	r3, [r7, #17]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d105      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800401a:	4ba0      	ldr	r3, [pc, #640]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800401c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401e:	4a9f      	ldr	r2, [pc, #636]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004020:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004024:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004032:	4b9a      	ldr	r3, [pc, #616]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004038:	f023 0203 	bic.w	r2, r3, #3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004040:	4996      	ldr	r1, [pc, #600]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004042:	4313      	orrs	r3, r2
 8004044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00a      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004054:	4b91      	ldr	r3, [pc, #580]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405a:	f023 020c 	bic.w	r2, r3, #12
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004062:	498e      	ldr	r1, [pc, #568]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004076:	4b89      	ldr	r3, [pc, #548]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004084:	4985      	ldr	r1, [pc, #532]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004098:	4b80      	ldr	r3, [pc, #512]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a6:	497d      	ldr	r1, [pc, #500]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0310 	and.w	r3, r3, #16
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00a      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040ba:	4b78      	ldr	r3, [pc, #480]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c8:	4974      	ldr	r1, [pc, #464]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040dc:	4b6f      	ldr	r3, [pc, #444]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ea:	496c      	ldr	r1, [pc, #432]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00a      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040fe:	4b67      	ldr	r3, [pc, #412]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004104:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800410c:	4963      	ldr	r1, [pc, #396]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004120:	4b5e      	ldr	r3, [pc, #376]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800412e:	495b      	ldr	r1, [pc, #364]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004142:	4b56      	ldr	r3, [pc, #344]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004148:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004150:	4952      	ldr	r1, [pc, #328]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00a      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004164:	4b4d      	ldr	r3, [pc, #308]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004172:	494a      	ldr	r1, [pc, #296]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004174:	4313      	orrs	r3, r2
 8004176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004186:	4b45      	ldr	r3, [pc, #276]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004194:	4941      	ldr	r1, [pc, #260]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004196:	4313      	orrs	r3, r2
 8004198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041a8:	4b3c      	ldr	r3, [pc, #240]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041ae:	f023 0203 	bic.w	r2, r3, #3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b6:	4939      	ldr	r1, [pc, #228]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d028      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041ca:	4b34      	ldr	r3, [pc, #208]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041d8:	4930      	ldr	r1, [pc, #192]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041e8:	d106      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041ea:	4b2c      	ldr	r3, [pc, #176]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	4a2b      	ldr	r2, [pc, #172]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041f4:	60d3      	str	r3, [r2, #12]
 80041f6:	e011      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004200:	d10c      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	3304      	adds	r3, #4
 8004206:	2101      	movs	r1, #1
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f8f9 	bl	8004400 <RCCEx_PLLSAI1_Config>
 800420e:	4603      	mov	r3, r0
 8004210:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004212:	7cfb      	ldrb	r3, [r7, #19]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004218:	7cfb      	ldrb	r3, [r7, #19]
 800421a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d04d      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800422c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004230:	d108      	bne.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004232:	4b1a      	ldr	r3, [pc, #104]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004234:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004238:	4a18      	ldr	r2, [pc, #96]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800423a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800423e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004242:	e012      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004244:	4b15      	ldr	r3, [pc, #84]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004246:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800424a:	4a14      	ldr	r2, [pc, #80]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800424c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004250:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004254:	4b11      	ldr	r3, [pc, #68]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004262:	490e      	ldr	r1, [pc, #56]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800426e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004272:	d106      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004274:	4b09      	ldr	r3, [pc, #36]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	4a08      	ldr	r2, [pc, #32]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800427a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800427e:	60d3      	str	r3, [r2, #12]
 8004280:	e020      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004286:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800428a:	d109      	bne.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800428c:	4b03      	ldr	r3, [pc, #12]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4a02      	ldr	r2, [pc, #8]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004296:	60d3      	str	r3, [r2, #12]
 8004298:	e014      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800429a:	bf00      	nop
 800429c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042a8:	d10c      	bne.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3304      	adds	r3, #4
 80042ae:	2101      	movs	r1, #1
 80042b0:	4618      	mov	r0, r3
 80042b2:	f000 f8a5 	bl	8004400 <RCCEx_PLLSAI1_Config>
 80042b6:	4603      	mov	r3, r0
 80042b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ba:	7cfb      	ldrb	r3, [r7, #19]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80042c0:	7cfb      	ldrb	r3, [r7, #19]
 80042c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d028      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042d0:	4b4a      	ldr	r3, [pc, #296]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042de:	4947      	ldr	r1, [pc, #284]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042ee:	d106      	bne.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f0:	4b42      	ldr	r3, [pc, #264]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	4a41      	ldr	r2, [pc, #260]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042fa:	60d3      	str	r3, [r2, #12]
 80042fc:	e011      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004302:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004306:	d10c      	bne.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3304      	adds	r3, #4
 800430c:	2101      	movs	r1, #1
 800430e:	4618      	mov	r0, r3
 8004310:	f000 f876 	bl	8004400 <RCCEx_PLLSAI1_Config>
 8004314:	4603      	mov	r3, r0
 8004316:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004318:	7cfb      	ldrb	r3, [r7, #19]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800431e:	7cfb      	ldrb	r3, [r7, #19]
 8004320:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d01e      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800432e:	4b33      	ldr	r3, [pc, #204]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004334:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800433e:	492f      	ldr	r1, [pc, #188]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800434c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004350:	d10c      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	3304      	adds	r3, #4
 8004356:	2102      	movs	r1, #2
 8004358:	4618      	mov	r0, r3
 800435a:	f000 f851 	bl	8004400 <RCCEx_PLLSAI1_Config>
 800435e:	4603      	mov	r3, r0
 8004360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004362:	7cfb      	ldrb	r3, [r7, #19]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00b      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004378:	4b20      	ldr	r3, [pc, #128]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800437a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800437e:	f023 0204 	bic.w	r2, r3, #4
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004388:	491c      	ldr	r1, [pc, #112]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00b      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800439c:	4b17      	ldr	r3, [pc, #92]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800439e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043a2:	f023 0218 	bic.w	r2, r3, #24
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ac:	4913      	ldr	r1, [pc, #76]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d017      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80043c0:	4b0e      	ldr	r3, [pc, #56]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043d0:	490a      	ldr	r1, [pc, #40]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043e2:	d105      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043e4:	4b05      	ldr	r3, [pc, #20]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	4a04      	ldr	r2, [pc, #16]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	40021000 	.word	0x40021000

08004400 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800440e:	4b72      	ldr	r3, [pc, #456]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00e      	beq.n	8004438 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800441a:	4b6f      	ldr	r3, [pc, #444]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0203 	and.w	r2, r3, #3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d103      	bne.n	8004432 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
       ||
 800442e:	2b00      	cmp	r3, #0
 8004430:	d142      	bne.n	80044b8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	73fb      	strb	r3, [r7, #15]
 8004436:	e03f      	b.n	80044b8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2b03      	cmp	r3, #3
 800443e:	d018      	beq.n	8004472 <RCCEx_PLLSAI1_Config+0x72>
 8004440:	2b03      	cmp	r3, #3
 8004442:	d825      	bhi.n	8004490 <RCCEx_PLLSAI1_Config+0x90>
 8004444:	2b01      	cmp	r3, #1
 8004446:	d002      	beq.n	800444e <RCCEx_PLLSAI1_Config+0x4e>
 8004448:	2b02      	cmp	r3, #2
 800444a:	d009      	beq.n	8004460 <RCCEx_PLLSAI1_Config+0x60>
 800444c:	e020      	b.n	8004490 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800444e:	4b62      	ldr	r3, [pc, #392]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d11d      	bne.n	8004496 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800445e:	e01a      	b.n	8004496 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004460:	4b5d      	ldr	r3, [pc, #372]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004468:	2b00      	cmp	r3, #0
 800446a:	d116      	bne.n	800449a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004470:	e013      	b.n	800449a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004472:	4b59      	ldr	r3, [pc, #356]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10f      	bne.n	800449e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800447e:	4b56      	ldr	r3, [pc, #344]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d109      	bne.n	800449e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800448e:	e006      	b.n	800449e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	73fb      	strb	r3, [r7, #15]
      break;
 8004494:	e004      	b.n	80044a0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004496:	bf00      	nop
 8004498:	e002      	b.n	80044a0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800449a:	bf00      	nop
 800449c:	e000      	b.n	80044a0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800449e:	bf00      	nop
    }

    if(status == HAL_OK)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d108      	bne.n	80044b8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80044a6:	4b4c      	ldr	r3, [pc, #304]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f023 0203 	bic.w	r2, r3, #3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4949      	ldr	r1, [pc, #292]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80044b8:	7bfb      	ldrb	r3, [r7, #15]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f040 8086 	bne.w	80045cc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80044c0:	4b45      	ldr	r3, [pc, #276]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a44      	ldr	r2, [pc, #272]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80044ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044cc:	f7fd fbd4 	bl	8001c78 <HAL_GetTick>
 80044d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044d2:	e009      	b.n	80044e8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044d4:	f7fd fbd0 	bl	8001c78 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d902      	bls.n	80044e8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	73fb      	strb	r3, [r7, #15]
        break;
 80044e6:	e005      	b.n	80044f4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044e8:	4b3b      	ldr	r3, [pc, #236]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1ef      	bne.n	80044d4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80044f4:	7bfb      	ldrb	r3, [r7, #15]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d168      	bne.n	80045cc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d113      	bne.n	8004528 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004500:	4b35      	ldr	r3, [pc, #212]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	4b35      	ldr	r3, [pc, #212]	@ (80045dc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004506:	4013      	ands	r3, r2
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6892      	ldr	r2, [r2, #8]
 800450c:	0211      	lsls	r1, r2, #8
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	68d2      	ldr	r2, [r2, #12]
 8004512:	06d2      	lsls	r2, r2, #27
 8004514:	4311      	orrs	r1, r2
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	6852      	ldr	r2, [r2, #4]
 800451a:	3a01      	subs	r2, #1
 800451c:	0112      	lsls	r2, r2, #4
 800451e:	430a      	orrs	r2, r1
 8004520:	492d      	ldr	r1, [pc, #180]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004522:	4313      	orrs	r3, r2
 8004524:	610b      	str	r3, [r1, #16]
 8004526:	e02d      	b.n	8004584 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d115      	bne.n	800455a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800452e:	4b2a      	ldr	r3, [pc, #168]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004530:	691a      	ldr	r2, [r3, #16]
 8004532:	4b2b      	ldr	r3, [pc, #172]	@ (80045e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004534:	4013      	ands	r3, r2
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6892      	ldr	r2, [r2, #8]
 800453a:	0211      	lsls	r1, r2, #8
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6912      	ldr	r2, [r2, #16]
 8004540:	0852      	lsrs	r2, r2, #1
 8004542:	3a01      	subs	r2, #1
 8004544:	0552      	lsls	r2, r2, #21
 8004546:	4311      	orrs	r1, r2
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6852      	ldr	r2, [r2, #4]
 800454c:	3a01      	subs	r2, #1
 800454e:	0112      	lsls	r2, r2, #4
 8004550:	430a      	orrs	r2, r1
 8004552:	4921      	ldr	r1, [pc, #132]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004554:	4313      	orrs	r3, r2
 8004556:	610b      	str	r3, [r1, #16]
 8004558:	e014      	b.n	8004584 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800455a:	4b1f      	ldr	r3, [pc, #124]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800455c:	691a      	ldr	r2, [r3, #16]
 800455e:	4b21      	ldr	r3, [pc, #132]	@ (80045e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004560:	4013      	ands	r3, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6892      	ldr	r2, [r2, #8]
 8004566:	0211      	lsls	r1, r2, #8
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6952      	ldr	r2, [r2, #20]
 800456c:	0852      	lsrs	r2, r2, #1
 800456e:	3a01      	subs	r2, #1
 8004570:	0652      	lsls	r2, r2, #25
 8004572:	4311      	orrs	r1, r2
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6852      	ldr	r2, [r2, #4]
 8004578:	3a01      	subs	r2, #1
 800457a:	0112      	lsls	r2, r2, #4
 800457c:	430a      	orrs	r2, r1
 800457e:	4916      	ldr	r1, [pc, #88]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004580:	4313      	orrs	r3, r2
 8004582:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004584:	4b14      	ldr	r3, [pc, #80]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a13      	ldr	r2, [pc, #76]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800458a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800458e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004590:	f7fd fb72 	bl	8001c78 <HAL_GetTick>
 8004594:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004596:	e009      	b.n	80045ac <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004598:	f7fd fb6e 	bl	8001c78 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d902      	bls.n	80045ac <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	73fb      	strb	r3, [r7, #15]
          break;
 80045aa:	e005      	b.n	80045b8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045ac:	4b0a      	ldr	r3, [pc, #40]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0ef      	beq.n	8004598 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80045be:	4b06      	ldr	r3, [pc, #24]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	4904      	ldr	r1, [pc, #16]	@ (80045d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	40021000 	.word	0x40021000
 80045dc:	07ff800f 	.word	0x07ff800f
 80045e0:	ff9f800f 	.word	0xff9f800f
 80045e4:	f9ff800f 	.word	0xf9ff800f

080045e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045f6:	4b72      	ldr	r3, [pc, #456]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00e      	beq.n	8004620 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004602:	4b6f      	ldr	r3, [pc, #444]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0203 	and.w	r2, r3, #3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	429a      	cmp	r2, r3
 8004610:	d103      	bne.n	800461a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
       ||
 8004616:	2b00      	cmp	r3, #0
 8004618:	d142      	bne.n	80046a0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	73fb      	strb	r3, [r7, #15]
 800461e:	e03f      	b.n	80046a0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b03      	cmp	r3, #3
 8004626:	d018      	beq.n	800465a <RCCEx_PLLSAI2_Config+0x72>
 8004628:	2b03      	cmp	r3, #3
 800462a:	d825      	bhi.n	8004678 <RCCEx_PLLSAI2_Config+0x90>
 800462c:	2b01      	cmp	r3, #1
 800462e:	d002      	beq.n	8004636 <RCCEx_PLLSAI2_Config+0x4e>
 8004630:	2b02      	cmp	r3, #2
 8004632:	d009      	beq.n	8004648 <RCCEx_PLLSAI2_Config+0x60>
 8004634:	e020      	b.n	8004678 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004636:	4b62      	ldr	r3, [pc, #392]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d11d      	bne.n	800467e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004646:	e01a      	b.n	800467e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004648:	4b5d      	ldr	r3, [pc, #372]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004650:	2b00      	cmp	r3, #0
 8004652:	d116      	bne.n	8004682 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004658:	e013      	b.n	8004682 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800465a:	4b59      	ldr	r3, [pc, #356]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10f      	bne.n	8004686 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004666:	4b56      	ldr	r3, [pc, #344]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d109      	bne.n	8004686 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004676:	e006      	b.n	8004686 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
      break;
 800467c:	e004      	b.n	8004688 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800467e:	bf00      	nop
 8004680:	e002      	b.n	8004688 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004682:	bf00      	nop
 8004684:	e000      	b.n	8004688 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004686:	bf00      	nop
    }

    if(status == HAL_OK)
 8004688:	7bfb      	ldrb	r3, [r7, #15]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d108      	bne.n	80046a0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800468e:	4b4c      	ldr	r3, [pc, #304]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f023 0203 	bic.w	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4949      	ldr	r1, [pc, #292]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800469c:	4313      	orrs	r3, r2
 800469e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f040 8086 	bne.w	80047b4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80046a8:	4b45      	ldr	r3, [pc, #276]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a44      	ldr	r2, [pc, #272]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046b4:	f7fd fae0 	bl	8001c78 <HAL_GetTick>
 80046b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046ba:	e009      	b.n	80046d0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046bc:	f7fd fadc 	bl	8001c78 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d902      	bls.n	80046d0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	73fb      	strb	r3, [r7, #15]
        break;
 80046ce:	e005      	b.n	80046dc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046d0:	4b3b      	ldr	r3, [pc, #236]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1ef      	bne.n	80046bc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80046dc:	7bfb      	ldrb	r3, [r7, #15]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d168      	bne.n	80047b4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d113      	bne.n	8004710 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046e8:	4b35      	ldr	r3, [pc, #212]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ea:	695a      	ldr	r2, [r3, #20]
 80046ec:	4b35      	ldr	r3, [pc, #212]	@ (80047c4 <RCCEx_PLLSAI2_Config+0x1dc>)
 80046ee:	4013      	ands	r3, r2
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6892      	ldr	r2, [r2, #8]
 80046f4:	0211      	lsls	r1, r2, #8
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	68d2      	ldr	r2, [r2, #12]
 80046fa:	06d2      	lsls	r2, r2, #27
 80046fc:	4311      	orrs	r1, r2
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6852      	ldr	r2, [r2, #4]
 8004702:	3a01      	subs	r2, #1
 8004704:	0112      	lsls	r2, r2, #4
 8004706:	430a      	orrs	r2, r1
 8004708:	492d      	ldr	r1, [pc, #180]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800470a:	4313      	orrs	r3, r2
 800470c:	614b      	str	r3, [r1, #20]
 800470e:	e02d      	b.n	800476c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d115      	bne.n	8004742 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004716:	4b2a      	ldr	r3, [pc, #168]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004718:	695a      	ldr	r2, [r3, #20]
 800471a:	4b2b      	ldr	r3, [pc, #172]	@ (80047c8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800471c:	4013      	ands	r3, r2
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6892      	ldr	r2, [r2, #8]
 8004722:	0211      	lsls	r1, r2, #8
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6912      	ldr	r2, [r2, #16]
 8004728:	0852      	lsrs	r2, r2, #1
 800472a:	3a01      	subs	r2, #1
 800472c:	0552      	lsls	r2, r2, #21
 800472e:	4311      	orrs	r1, r2
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6852      	ldr	r2, [r2, #4]
 8004734:	3a01      	subs	r2, #1
 8004736:	0112      	lsls	r2, r2, #4
 8004738:	430a      	orrs	r2, r1
 800473a:	4921      	ldr	r1, [pc, #132]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800473c:	4313      	orrs	r3, r2
 800473e:	614b      	str	r3, [r1, #20]
 8004740:	e014      	b.n	800476c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004742:	4b1f      	ldr	r3, [pc, #124]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	4b21      	ldr	r3, [pc, #132]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1e4>)
 8004748:	4013      	ands	r3, r2
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6892      	ldr	r2, [r2, #8]
 800474e:	0211      	lsls	r1, r2, #8
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6952      	ldr	r2, [r2, #20]
 8004754:	0852      	lsrs	r2, r2, #1
 8004756:	3a01      	subs	r2, #1
 8004758:	0652      	lsls	r2, r2, #25
 800475a:	4311      	orrs	r1, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6852      	ldr	r2, [r2, #4]
 8004760:	3a01      	subs	r2, #1
 8004762:	0112      	lsls	r2, r2, #4
 8004764:	430a      	orrs	r2, r1
 8004766:	4916      	ldr	r1, [pc, #88]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004768:	4313      	orrs	r3, r2
 800476a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800476c:	4b14      	ldr	r3, [pc, #80]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a13      	ldr	r2, [pc, #76]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004776:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004778:	f7fd fa7e 	bl	8001c78 <HAL_GetTick>
 800477c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800477e:	e009      	b.n	8004794 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004780:	f7fd fa7a 	bl	8001c78 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b02      	cmp	r3, #2
 800478c:	d902      	bls.n	8004794 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	73fb      	strb	r3, [r7, #15]
          break;
 8004792:	e005      	b.n	80047a0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004794:	4b0a      	ldr	r3, [pc, #40]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d0ef      	beq.n	8004780 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80047a6:	4b06      	ldr	r3, [pc, #24]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047a8:	695a      	ldr	r2, [r3, #20]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	4904      	ldr	r1, [pc, #16]	@ (80047c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40021000 	.word	0x40021000
 80047c4:	07ff800f 	.word	0x07ff800f
 80047c8:	ff9f800f 	.word	0xff9f800f
 80047cc:	f9ff800f 	.word	0xf9ff800f

080047d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e095      	b.n	800490e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d108      	bne.n	80047fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047f2:	d009      	beq.n	8004808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	61da      	str	r2, [r3, #28]
 80047fa:	e005      	b.n	8004808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fc fef8 	bl	8001618 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800483e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004848:	d902      	bls.n	8004850 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	e002      	b.n	8004856 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004854:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800485e:	d007      	beq.n	8004870 <HAL_SPI_Init+0xa0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004868:	d002      	beq.n	8004870 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004880:	431a      	orrs	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	431a      	orrs	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048a8:	431a      	orrs	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b2:	ea42 0103 	orr.w	r1, r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	430a      	orrs	r2, r1
 80048c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	0c1b      	lsrs	r3, r3, #16
 80048cc:	f003 0204 	and.w	r2, r3, #4
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	f003 0310 	and.w	r3, r3, #16
 80048d8:	431a      	orrs	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80048ec:	ea42 0103 	orr.w	r1, r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b088      	sub	sp, #32
 800491a:	af00      	add	r7, sp, #0
 800491c:	60f8      	str	r0, [r7, #12]
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	4613      	mov	r3, r2
 8004924:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004926:	f7fd f9a7 	bl	8001c78 <HAL_GetTick>
 800492a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800492c:	88fb      	ldrh	r3, [r7, #6]
 800492e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b01      	cmp	r3, #1
 800493a:	d001      	beq.n	8004940 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800493c:	2302      	movs	r3, #2
 800493e:	e15c      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <HAL_SPI_Transmit+0x36>
 8004946:	88fb      	ldrh	r3, [r7, #6]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e154      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_SPI_Transmit+0x48>
 800495a:	2302      	movs	r3, #2
 800495c:	e14d      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2203      	movs	r2, #3
 800496a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	88fa      	ldrh	r2, [r7, #6]
 800497e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	88fa      	ldrh	r2, [r7, #6]
 8004984:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049b0:	d10f      	bne.n	80049d2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049dc:	2b40      	cmp	r3, #64	@ 0x40
 80049de:	d007      	beq.n	80049f0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049f8:	d952      	bls.n	8004aa0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d002      	beq.n	8004a08 <HAL_SPI_Transmit+0xf2>
 8004a02:	8b7b      	ldrh	r3, [r7, #26]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d145      	bne.n	8004a94 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0c:	881a      	ldrh	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a18:	1c9a      	adds	r2, r3, #2
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	3b01      	subs	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a2c:	e032      	b.n	8004a94 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d112      	bne.n	8004a62 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a40:	881a      	ldrh	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4c:	1c9a      	adds	r2, r3, #2
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a60:	e018      	b.n	8004a94 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a62:	f7fd f909 	bl	8001c78 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d803      	bhi.n	8004a7a <HAL_SPI_Transmit+0x164>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a78:	d102      	bne.n	8004a80 <HAL_SPI_Transmit+0x16a>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d109      	bne.n	8004a94 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e0b2      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1c7      	bne.n	8004a2e <HAL_SPI_Transmit+0x118>
 8004a9e:	e083      	b.n	8004ba8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_SPI_Transmit+0x198>
 8004aa8:	8b7b      	ldrh	r3, [r7, #26]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d177      	bne.n	8004b9e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d912      	bls.n	8004ade <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abc:	881a      	ldrh	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac8:	1c9a      	adds	r2, r3, #2
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	3b02      	subs	r3, #2
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004adc:	e05f      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	7812      	ldrb	r2, [r2, #0]
 8004aea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	1c5a      	adds	r2, r3, #1
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004b04:	e04b      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d12b      	bne.n	8004b6c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d912      	bls.n	8004b44 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b22:	881a      	ldrh	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2e:	1c9a      	adds	r2, r3, #2
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	3b02      	subs	r3, #2
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b42:	e02c      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	330c      	adds	r3, #12
 8004b4e:	7812      	ldrb	r2, [r2, #0]
 8004b50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b6a:	e018      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b6c:	f7fd f884 	bl	8001c78 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d803      	bhi.n	8004b84 <HAL_SPI_Transmit+0x26e>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b82:	d102      	bne.n	8004b8a <HAL_SPI_Transmit+0x274>
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e02d      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1ae      	bne.n	8004b06 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	6839      	ldr	r1, [r7, #0]
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f947 	bl	8004e40 <SPI_EndRxTxTransaction>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10a      	bne.n	8004bdc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	617b      	str	r3, [r7, #20]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	617b      	str	r3, [r7, #20]
 8004bda:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e000      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3720      	adds	r7, #32
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b088      	sub	sp, #32
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	4613      	mov	r3, r2
 8004c12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c14:	f7fd f830 	bl	8001c78 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1c:	1a9b      	subs	r3, r3, r2
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	4413      	add	r3, r2
 8004c22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c24:	f7fd f828 	bl	8001c78 <HAL_GetTick>
 8004c28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c2a:	4b39      	ldr	r3, [pc, #228]	@ (8004d10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	015b      	lsls	r3, r3, #5
 8004c30:	0d1b      	lsrs	r3, r3, #20
 8004c32:	69fa      	ldr	r2, [r7, #28]
 8004c34:	fb02 f303 	mul.w	r3, r2, r3
 8004c38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c3a:	e054      	b.n	8004ce6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c42:	d050      	beq.n	8004ce6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c44:	f7fd f818 	bl	8001c78 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d902      	bls.n	8004c5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d13d      	bne.n	8004cd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c72:	d111      	bne.n	8004c98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c7c:	d004      	beq.n	8004c88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c86:	d107      	bne.n	8004c98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca0:	d10f      	bne.n	8004cc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e017      	b.n	8004d06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	bf0c      	ite	eq
 8004cf6:	2301      	moveq	r3, #1
 8004cf8:	2300      	movne	r3, #0
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	79fb      	ldrb	r3, [r7, #7]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d19b      	bne.n	8004c3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	2004000c 	.word	0x2004000c

08004d14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08a      	sub	sp, #40	@ 0x28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
 8004d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d22:	2300      	movs	r3, #0
 8004d24:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d26:	f7fc ffa7 	bl	8001c78 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	4413      	add	r3, r2
 8004d34:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004d36:	f7fc ff9f 	bl	8001c78 <HAL_GetTick>
 8004d3a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	330c      	adds	r3, #12
 8004d42:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d44:	4b3d      	ldr	r3, [pc, #244]	@ (8004e3c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	00da      	lsls	r2, r3, #3
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	0d1b      	lsrs	r3, r3, #20
 8004d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d56:	fb02 f303 	mul.w	r3, r2, r3
 8004d5a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d5c:	e060      	b.n	8004e20 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d64:	d107      	bne.n	8004d76 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d104      	bne.n	8004d76 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d74:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d7c:	d050      	beq.n	8004e20 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d7e:	f7fc ff7b 	bl	8001c78 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d902      	bls.n	8004d94 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d13d      	bne.n	8004e10 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004da2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dac:	d111      	bne.n	8004dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004db6:	d004      	beq.n	8004dc2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc0:	d107      	bne.n	8004dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dda:	d10f      	bne.n	8004dfc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e010      	b.n	8004e32 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d196      	bne.n	8004d5e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3728      	adds	r7, #40	@ 0x28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	2004000c 	.word	0x2004000c

08004e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f7ff ff5b 	bl	8004d14 <SPI_WaitFifoStateUntilTimeout>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d007      	beq.n	8004e74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e68:	f043 0220 	orr.w	r2, r3, #32
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e027      	b.n	8004ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2180      	movs	r1, #128	@ 0x80
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f7ff fec0 	bl	8004c04 <SPI_WaitFlagStateUntilTimeout>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d007      	beq.n	8004e9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e8e:	f043 0220 	orr.w	r2, r3, #32
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e014      	b.n	8004ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f7ff ff34 	bl	8004d14 <SPI_WaitFifoStateUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d007      	beq.n	8004ec2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eb6:	f043 0220 	orr.w	r2, r3, #32
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e000      	b.n	8004ec4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e049      	b.n	8004f72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f7fc fbd2 	bl	800169c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3304      	adds	r3, #4
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	f000 f968 	bl	80051e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d001      	beq.n	8004f94 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e047      	b.n	8005024 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a23      	ldr	r2, [pc, #140]	@ (8005030 <HAL_TIM_Base_Start+0xb4>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d01d      	beq.n	8004fe2 <HAL_TIM_Base_Start+0x66>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fae:	d018      	beq.n	8004fe2 <HAL_TIM_Base_Start+0x66>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a1f      	ldr	r2, [pc, #124]	@ (8005034 <HAL_TIM_Base_Start+0xb8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d013      	beq.n	8004fe2 <HAL_TIM_Base_Start+0x66>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a1e      	ldr	r2, [pc, #120]	@ (8005038 <HAL_TIM_Base_Start+0xbc>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00e      	beq.n	8004fe2 <HAL_TIM_Base_Start+0x66>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a1c      	ldr	r2, [pc, #112]	@ (800503c <HAL_TIM_Base_Start+0xc0>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d009      	beq.n	8004fe2 <HAL_TIM_Base_Start+0x66>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a1b      	ldr	r2, [pc, #108]	@ (8005040 <HAL_TIM_Base_Start+0xc4>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d004      	beq.n	8004fe2 <HAL_TIM_Base_Start+0x66>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a19      	ldr	r2, [pc, #100]	@ (8005044 <HAL_TIM_Base_Start+0xc8>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d115      	bne.n	800500e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689a      	ldr	r2, [r3, #8]
 8004fe8:	4b17      	ldr	r3, [pc, #92]	@ (8005048 <HAL_TIM_Base_Start+0xcc>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2b06      	cmp	r3, #6
 8004ff2:	d015      	beq.n	8005020 <HAL_TIM_Base_Start+0xa4>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ffa:	d011      	beq.n	8005020 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800500c:	e008      	b.n	8005020 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	e000      	b.n	8005022 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005020:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3714      	adds	r7, #20
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr
 8005030:	40012c00 	.word	0x40012c00
 8005034:	40000400 	.word	0x40000400
 8005038:	40000800 	.word	0x40000800
 800503c:	40000c00 	.word	0x40000c00
 8005040:	40013400 	.word	0x40013400
 8005044:	40014000 	.word	0x40014000
 8005048:	00010007 	.word	0x00010007

0800504c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_TIM_ConfigClockSource+0x1c>
 8005064:	2302      	movs	r3, #2
 8005066:	e0b6      	b.n	80051d6 <HAL_TIM_ConfigClockSource+0x18a>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005086:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800508a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005092:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050a4:	d03e      	beq.n	8005124 <HAL_TIM_ConfigClockSource+0xd8>
 80050a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050aa:	f200 8087 	bhi.w	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b2:	f000 8086 	beq.w	80051c2 <HAL_TIM_ConfigClockSource+0x176>
 80050b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ba:	d87f      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050bc:	2b70      	cmp	r3, #112	@ 0x70
 80050be:	d01a      	beq.n	80050f6 <HAL_TIM_ConfigClockSource+0xaa>
 80050c0:	2b70      	cmp	r3, #112	@ 0x70
 80050c2:	d87b      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050c4:	2b60      	cmp	r3, #96	@ 0x60
 80050c6:	d050      	beq.n	800516a <HAL_TIM_ConfigClockSource+0x11e>
 80050c8:	2b60      	cmp	r3, #96	@ 0x60
 80050ca:	d877      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050cc:	2b50      	cmp	r3, #80	@ 0x50
 80050ce:	d03c      	beq.n	800514a <HAL_TIM_ConfigClockSource+0xfe>
 80050d0:	2b50      	cmp	r3, #80	@ 0x50
 80050d2:	d873      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050d4:	2b40      	cmp	r3, #64	@ 0x40
 80050d6:	d058      	beq.n	800518a <HAL_TIM_ConfigClockSource+0x13e>
 80050d8:	2b40      	cmp	r3, #64	@ 0x40
 80050da:	d86f      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050dc:	2b30      	cmp	r3, #48	@ 0x30
 80050de:	d064      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15e>
 80050e0:	2b30      	cmp	r3, #48	@ 0x30
 80050e2:	d86b      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d060      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15e>
 80050e8:	2b20      	cmp	r3, #32
 80050ea:	d867      	bhi.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d05c      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15e>
 80050f0:	2b10      	cmp	r3, #16
 80050f2:	d05a      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x15e>
 80050f4:	e062      	b.n	80051bc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005106:	f000 f98b 	bl	8005420 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005118:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	609a      	str	r2, [r3, #8]
      break;
 8005122:	e04f      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005134:	f000 f974 	bl	8005420 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689a      	ldr	r2, [r3, #8]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005146:	609a      	str	r2, [r3, #8]
      break;
 8005148:	e03c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005156:	461a      	mov	r2, r3
 8005158:	f000 f8e8 	bl	800532c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2150      	movs	r1, #80	@ 0x50
 8005162:	4618      	mov	r0, r3
 8005164:	f000 f941 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8005168:	e02c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005176:	461a      	mov	r2, r3
 8005178:	f000 f907 	bl	800538a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2160      	movs	r1, #96	@ 0x60
 8005182:	4618      	mov	r0, r3
 8005184:	f000 f931 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8005188:	e01c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005196:	461a      	mov	r2, r3
 8005198:	f000 f8c8 	bl	800532c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2140      	movs	r1, #64	@ 0x40
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 f921 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 80051a8:	e00c      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4619      	mov	r1, r3
 80051b4:	4610      	mov	r0, r2
 80051b6:	f000 f918 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 80051ba:	e003      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
      break;
 80051c0:	e000      	b.n	80051c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80051c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
	...

080051e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a46      	ldr	r2, [pc, #280]	@ (800530c <TIM_Base_SetConfig+0x12c>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d013      	beq.n	8005220 <TIM_Base_SetConfig+0x40>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051fe:	d00f      	beq.n	8005220 <TIM_Base_SetConfig+0x40>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a43      	ldr	r2, [pc, #268]	@ (8005310 <TIM_Base_SetConfig+0x130>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d00b      	beq.n	8005220 <TIM_Base_SetConfig+0x40>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a42      	ldr	r2, [pc, #264]	@ (8005314 <TIM_Base_SetConfig+0x134>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d007      	beq.n	8005220 <TIM_Base_SetConfig+0x40>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a41      	ldr	r2, [pc, #260]	@ (8005318 <TIM_Base_SetConfig+0x138>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d003      	beq.n	8005220 <TIM_Base_SetConfig+0x40>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a40      	ldr	r2, [pc, #256]	@ (800531c <TIM_Base_SetConfig+0x13c>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d108      	bne.n	8005232 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a35      	ldr	r2, [pc, #212]	@ (800530c <TIM_Base_SetConfig+0x12c>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d01f      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005240:	d01b      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a32      	ldr	r2, [pc, #200]	@ (8005310 <TIM_Base_SetConfig+0x130>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d017      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a31      	ldr	r2, [pc, #196]	@ (8005314 <TIM_Base_SetConfig+0x134>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d013      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a30      	ldr	r2, [pc, #192]	@ (8005318 <TIM_Base_SetConfig+0x138>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00f      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a2f      	ldr	r2, [pc, #188]	@ (800531c <TIM_Base_SetConfig+0x13c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d00b      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a2e      	ldr	r2, [pc, #184]	@ (8005320 <TIM_Base_SetConfig+0x140>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d007      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a2d      	ldr	r2, [pc, #180]	@ (8005324 <TIM_Base_SetConfig+0x144>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d003      	beq.n	800527a <TIM_Base_SetConfig+0x9a>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a2c      	ldr	r2, [pc, #176]	@ (8005328 <TIM_Base_SetConfig+0x148>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d108      	bne.n	800528c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4313      	orrs	r3, r2
 800528a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	4313      	orrs	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	689a      	ldr	r2, [r3, #8]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a16      	ldr	r2, [pc, #88]	@ (800530c <TIM_Base_SetConfig+0x12c>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00f      	beq.n	80052d8 <TIM_Base_SetConfig+0xf8>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a18      	ldr	r2, [pc, #96]	@ (800531c <TIM_Base_SetConfig+0x13c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00b      	beq.n	80052d8 <TIM_Base_SetConfig+0xf8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a17      	ldr	r2, [pc, #92]	@ (8005320 <TIM_Base_SetConfig+0x140>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d007      	beq.n	80052d8 <TIM_Base_SetConfig+0xf8>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a16      	ldr	r2, [pc, #88]	@ (8005324 <TIM_Base_SetConfig+0x144>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d003      	beq.n	80052d8 <TIM_Base_SetConfig+0xf8>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a15      	ldr	r2, [pc, #84]	@ (8005328 <TIM_Base_SetConfig+0x148>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d103      	bne.n	80052e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	691a      	ldr	r2, [r3, #16]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d105      	bne.n	80052fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	f023 0201 	bic.w	r2, r3, #1
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	611a      	str	r2, [r3, #16]
  }
}
 80052fe:	bf00      	nop
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	40012c00 	.word	0x40012c00
 8005310:	40000400 	.word	0x40000400
 8005314:	40000800 	.word	0x40000800
 8005318:	40000c00 	.word	0x40000c00
 800531c:	40013400 	.word	0x40013400
 8005320:	40014000 	.word	0x40014000
 8005324:	40014400 	.word	0x40014400
 8005328:	40014800 	.word	0x40014800

0800532c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800532c:	b480      	push	{r7}
 800532e:	b087      	sub	sp, #28
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	f023 0201 	bic.w	r2, r3, #1
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f023 030a 	bic.w	r3, r3, #10
 8005368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	621a      	str	r2, [r3, #32]
}
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800538a:	b480      	push	{r7}
 800538c:	b087      	sub	sp, #28
 800538e:	af00      	add	r7, sp, #0
 8005390:	60f8      	str	r0, [r7, #12]
 8005392:	60b9      	str	r1, [r7, #8]
 8005394:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	f023 0210 	bic.w	r2, r3, #16
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	031b      	lsls	r3, r3, #12
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	011b      	lsls	r3, r3, #4
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	621a      	str	r2, [r3, #32]
}
 80053de:	bf00      	nop
 80053e0:	371c      	adds	r7, #28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b085      	sub	sp, #20
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4313      	orrs	r3, r2
 8005408:	f043 0307 	orr.w	r3, r3, #7
 800540c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	609a      	str	r2, [r3, #8]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800543a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	021a      	lsls	r2, r3, #8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	431a      	orrs	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	4313      	orrs	r3, r2
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	4313      	orrs	r3, r2
 800544c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	609a      	str	r2, [r3, #8]
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005474:	2302      	movs	r3, #2
 8005476:	e068      	b.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a2e      	ldr	r2, [pc, #184]	@ (8005558 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d004      	beq.n	80054ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a2d      	ldr	r2, [pc, #180]	@ (800555c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d108      	bne.n	80054be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80054b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005558 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d01d      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ea:	d018      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005560 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005564 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00e      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a18      	ldr	r2, [pc, #96]	@ (8005568 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d009      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a13      	ldr	r2, [pc, #76]	@ (800555c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d004      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a14      	ldr	r2, [pc, #80]	@ (800556c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d10c      	bne.n	8005538 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005524:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	4313      	orrs	r3, r2
 800552e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40012c00 	.word	0x40012c00
 800555c:	40013400 	.word	0x40013400
 8005560:	40000400 	.word	0x40000400
 8005564:	40000800 	.word	0x40000800
 8005568:	40000c00 	.word	0x40000c00
 800556c:	40014000 	.word	0x40014000

08005570 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e042      	b.n	8005608 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005588:	2b00      	cmp	r3, #0
 800558a:	d106      	bne.n	800559a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f7fb ffa7 	bl	80014e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2224      	movs	r2, #36	@ 0x24
 800559e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 0201 	bic.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 ff6a 	bl	8006494 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 fc6b 	bl	8005e9c <UART_SetConfig>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e01b      	b.n	8005608 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689a      	ldr	r2, [r3, #8]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0201 	orr.w	r2, r2, #1
 80055fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 ffe9 	bl	80065d8 <UART_CheckIdleState>
 8005606:	4603      	mov	r3, r0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08a      	sub	sp, #40	@ 0x28
 8005614:	af02      	add	r7, sp, #8
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	603b      	str	r3, [r7, #0]
 800561c:	4613      	mov	r3, r2
 800561e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005626:	2b20      	cmp	r3, #32
 8005628:	d17b      	bne.n	8005722 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d002      	beq.n	8005636 <HAL_UART_Transmit+0x26>
 8005630:	88fb      	ldrh	r3, [r7, #6]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e074      	b.n	8005724 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2221      	movs	r2, #33	@ 0x21
 8005646:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800564a:	f7fc fb15 	bl	8001c78 <HAL_GetTick>
 800564e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	88fa      	ldrh	r2, [r7, #6]
 8005654:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	88fa      	ldrh	r2, [r7, #6]
 800565c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005668:	d108      	bne.n	800567c <HAL_UART_Transmit+0x6c>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d104      	bne.n	800567c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005672:	2300      	movs	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	61bb      	str	r3, [r7, #24]
 800567a:	e003      	b.n	8005684 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005680:	2300      	movs	r3, #0
 8005682:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005684:	e030      	b.n	80056e8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2200      	movs	r2, #0
 800568e:	2180      	movs	r1, #128	@ 0x80
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f001 f84b 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d005      	beq.n	80056a8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2220      	movs	r2, #32
 80056a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e03d      	b.n	8005724 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d10b      	bne.n	80056c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	881a      	ldrh	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056ba:	b292      	uxth	r2, r2
 80056bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	3302      	adds	r3, #2
 80056c2:	61bb      	str	r3, [r7, #24]
 80056c4:	e007      	b.n	80056d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	781a      	ldrb	r2, [r3, #0]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	3301      	adds	r3, #1
 80056d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80056dc:	b29b      	uxth	r3, r3
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1c8      	bne.n	8005686 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	9300      	str	r3, [sp, #0]
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	2200      	movs	r2, #0
 80056fc:	2140      	movs	r1, #64	@ 0x40
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f001 f814 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d005      	beq.n	8005716 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2220      	movs	r2, #32
 800570e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e006      	b.n	8005724 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	e000      	b.n	8005724 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005722:	2302      	movs	r3, #2
  }
}
 8005724:	4618      	mov	r0, r3
 8005726:	3720      	adds	r7, #32
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08a      	sub	sp, #40	@ 0x28
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	4613      	mov	r3, r2
 8005738:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005740:	2b20      	cmp	r3, #32
 8005742:	d137      	bne.n	80057b4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d002      	beq.n	8005750 <HAL_UART_Receive_DMA+0x24>
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e030      	b.n	80057b6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a18      	ldr	r2, [pc, #96]	@ (80057c0 <HAL_UART_Receive_DMA+0x94>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d01f      	beq.n	80057a4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d018      	beq.n	80057a4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	613b      	str	r3, [r7, #16]
   return(result);
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005786:	627b      	str	r3, [r7, #36]	@ 0x24
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	461a      	mov	r2, r3
 800578e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005790:	623b      	str	r3, [r7, #32]
 8005792:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	69f9      	ldr	r1, [r7, #28]
 8005796:	6a3a      	ldr	r2, [r7, #32]
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	61bb      	str	r3, [r7, #24]
   return(result);
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e6      	bne.n	8005772 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80057a4:	88fb      	ldrh	r3, [r7, #6]
 80057a6:	461a      	mov	r2, r3
 80057a8:	68b9      	ldr	r1, [r7, #8]
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f001 f82c 	bl	8006808 <UART_Start_Receive_DMA>
 80057b0:	4603      	mov	r3, r0
 80057b2:	e000      	b.n	80057b6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057b4:	2302      	movs	r3, #2
  }
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3728      	adds	r7, #40	@ 0x28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	40008000 	.word	0x40008000

080057c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b0ba      	sub	sp, #232	@ 0xe8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80057ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80057ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 80057f2:	4013      	ands	r3, r2
 80057f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80057f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d11b      	bne.n	8005838 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005804:	f003 0320 	and.w	r3, r3, #32
 8005808:	2b00      	cmp	r3, #0
 800580a:	d015      	beq.n	8005838 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800580c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005810:	f003 0320 	and.w	r3, r3, #32
 8005814:	2b00      	cmp	r3, #0
 8005816:	d105      	bne.n	8005824 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005818:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800581c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d009      	beq.n	8005838 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 8300 	beq.w	8005e2e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	4798      	blx	r3
      }
      return;
 8005836:	e2fa      	b.n	8005e2e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8005838:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 8123 	beq.w	8005a88 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005842:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005846:	4b8d      	ldr	r3, [pc, #564]	@ (8005a7c <HAL_UART_IRQHandler+0x2b8>)
 8005848:	4013      	ands	r3, r2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800584e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005852:	4b8b      	ldr	r3, [pc, #556]	@ (8005a80 <HAL_UART_IRQHandler+0x2bc>)
 8005854:	4013      	ands	r3, r2
 8005856:	2b00      	cmp	r3, #0
 8005858:	f000 8116 	beq.w	8005a88 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800585c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d011      	beq.n	800588c <HAL_UART_IRQHandler+0xc8>
 8005868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800586c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00b      	beq.n	800588c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2201      	movs	r2, #1
 800587a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005882:	f043 0201 	orr.w	r2, r3, #1
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800588c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d011      	beq.n	80058bc <HAL_UART_IRQHandler+0xf8>
 8005898:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00b      	beq.n	80058bc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2202      	movs	r2, #2
 80058aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b2:	f043 0204 	orr.w	r2, r3, #4
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d011      	beq.n	80058ec <HAL_UART_IRQHandler+0x128>
 80058c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2204      	movs	r2, #4
 80058da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058e2:	f043 0202 	orr.w	r2, r3, #2
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80058ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058f0:	f003 0308 	and.w	r3, r3, #8
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d017      	beq.n	8005928 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80058f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058fc:	f003 0320 	and.w	r3, r3, #32
 8005900:	2b00      	cmp	r3, #0
 8005902:	d105      	bne.n	8005910 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005904:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005908:	4b5c      	ldr	r3, [pc, #368]	@ (8005a7c <HAL_UART_IRQHandler+0x2b8>)
 800590a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00b      	beq.n	8005928 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2208      	movs	r2, #8
 8005916:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800591e:	f043 0208 	orr.w	r2, r3, #8
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800592c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005930:	2b00      	cmp	r3, #0
 8005932:	d012      	beq.n	800595a <HAL_UART_IRQHandler+0x196>
 8005934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005938:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00c      	beq.n	800595a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005948:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005950:	f043 0220 	orr.w	r2, r3, #32
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8266 	beq.w	8005e32 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800596a:	f003 0320 	and.w	r3, r3, #32
 800596e:	2b00      	cmp	r3, #0
 8005970:	d013      	beq.n	800599a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005976:	f003 0320 	and.w	r3, r3, #32
 800597a:	2b00      	cmp	r3, #0
 800597c:	d105      	bne.n	800598a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800597e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d007      	beq.n	800599a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059a0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ae:	2b40      	cmp	r3, #64	@ 0x40
 80059b0:	d005      	beq.n	80059be <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80059b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d054      	beq.n	8005a68 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f001 f809 	bl	80069d6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ce:	2b40      	cmp	r3, #64	@ 0x40
 80059d0:	d146      	bne.n	8005a60 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	3308      	adds	r3, #8
 80059d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3308      	adds	r3, #8
 80059fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1d9      	bne.n	80059d2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d017      	beq.n	8005a58 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a2e:	4a15      	ldr	r2, [pc, #84]	@ (8005a84 <HAL_UART_IRQHandler+0x2c0>)
 8005a30:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7fc feac 	bl	8002796 <HAL_DMA_Abort_IT>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d019      	beq.n	8005a78 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005a52:	4610      	mov	r0, r2
 8005a54:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a56:	e00f      	b.n	8005a78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fa09 	bl	8005e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a5e:	e00b      	b.n	8005a78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 fa05 	bl	8005e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a66:	e007      	b.n	8005a78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 fa01 	bl	8005e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005a76:	e1dc      	b.n	8005e32 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a78:	bf00      	nop
    return;
 8005a7a:	e1da      	b.n	8005e32 <HAL_UART_IRQHandler+0x66e>
 8005a7c:	10000001 	.word	0x10000001
 8005a80:	04000120 	.word	0x04000120
 8005a84:	08006c8d 	.word	0x08006c8d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	f040 8170 	bne.w	8005d72 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f000 8169 	beq.w	8005d72 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa4:	f003 0310 	and.w	r3, r3, #16
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 8162 	beq.w	8005d72 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2210      	movs	r2, #16
 8005ab4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac0:	2b40      	cmp	r3, #64	@ 0x40
 8005ac2:	f040 80d8 	bne.w	8005c76 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ad4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 80af 	beq.w	8005c3c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ae4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	f080 80a7 	bcs.w	8005c3c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005af4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0320 	and.w	r3, r3, #32
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f040 8087 	bne.w	8005c1a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	461a      	mov	r2, r3
 8005b32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b3a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b46:	e841 2300 	strex	r3, r2, [r1]
 8005b4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1da      	bne.n	8005b0c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b60:	e853 3f00 	ldrex	r3, [r3]
 8005b64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b68:	f023 0301 	bic.w	r3, r3, #1
 8005b6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3308      	adds	r3, #8
 8005b76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b86:	e841 2300 	strex	r3, r2, [r1]
 8005b8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1e1      	bne.n	8005b56 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	3308      	adds	r3, #8
 8005b98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b9c:	e853 3f00 	ldrex	r3, [r3]
 8005ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ba4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3308      	adds	r3, #8
 8005bb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005bb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005bb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005bbc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005bbe:	e841 2300 	strex	r3, r2, [r1]
 8005bc2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005bc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1e3      	bne.n	8005b92 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2220      	movs	r2, #32
 8005bce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005be0:	e853 3f00 	ldrex	r3, [r3]
 8005be4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be8:	f023 0310 	bic.w	r3, r3, #16
 8005bec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bfa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005bfc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c02:	e841 2300 	strex	r3, r2, [r1]
 8005c06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1e4      	bne.n	8005bd8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7fc fd62 	bl	80026de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	4619      	mov	r1, r3
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f925 	bl	8005e84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c3a:	e0fc      	b.n	8005e36 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c46:	429a      	cmp	r2, r3
 8005c48:	f040 80f5 	bne.w	8005e36 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b20      	cmp	r3, #32
 8005c5c:	f040 80eb 	bne.w	8005e36 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f908 	bl	8005e84 <HAL_UARTEx_RxEventCallback>
      return;
 8005c74:	e0df      	b.n	8005e36 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 80d1 	beq.w	8005e3a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005c98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 80cc 	beq.w	8005e3a <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005caa:	e853 3f00 	ldrex	r3, [r3]
 8005cae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005cc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cc6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ccc:	e841 2300 	strex	r3, r2, [r1]
 8005cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1e4      	bne.n	8005ca2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	3308      	adds	r3, #8
 8005cde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce2:	e853 3f00 	ldrex	r3, [r3]
 8005ce6:	623b      	str	r3, [r7, #32]
   return(result);
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cee:	f023 0301 	bic.w	r3, r3, #1
 8005cf2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005d00:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d08:	e841 2300 	strex	r3, r2, [r1]
 8005d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1e1      	bne.n	8005cd8 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f023 0310 	bic.w	r3, r3, #16
 8005d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	461a      	mov	r2, r3
 8005d46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d4a:	61fb      	str	r3, [r7, #28]
 8005d4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4e:	69b9      	ldr	r1, [r7, #24]
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	e841 2300 	strex	r3, r2, [r1]
 8005d56:	617b      	str	r3, [r7, #20]
   return(result);
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1e4      	bne.n	8005d28 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2202      	movs	r2, #2
 8005d62:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d68:	4619      	mov	r1, r3
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f88a 	bl	8005e84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d70:	e063      	b.n	8005e3a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00e      	beq.n	8005d9c <HAL_UART_IRQHandler+0x5d8>
 8005d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d008      	beq.n	8005d9c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005d92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 ffba 	bl	8006d0e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d9a:	e051      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d014      	beq.n	8005dd2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d105      	bne.n	8005dc0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005db4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005db8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d008      	beq.n	8005dd2 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d03a      	beq.n	8005e3e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	4798      	blx	r3
    }
    return;
 8005dd0:	e035      	b.n	8005e3e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <HAL_UART_IRQHandler+0x62e>
 8005dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 ff64 	bl	8006cb8 <UART_EndTransmit_IT>
    return;
 8005df0:	e026      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005df6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d009      	beq.n	8005e12 <HAL_UART_IRQHandler+0x64e>
 8005dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e02:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 ff93 	bl	8006d36 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e10:	e016      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d010      	beq.n	8005e40 <HAL_UART_IRQHandler+0x67c>
 8005e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	da0c      	bge.n	8005e40 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 ff7b 	bl	8006d22 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e2c:	e008      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
      return;
 8005e2e:	bf00      	nop
 8005e30:	e006      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
    return;
 8005e32:	bf00      	nop
 8005e34:	e004      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
      return;
 8005e36:	bf00      	nop
 8005e38:	e002      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
      return;
 8005e3a:	bf00      	nop
 8005e3c:	e000      	b.n	8005e40 <HAL_UART_IRQHandler+0x67c>
    return;
 8005e3e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005e40:	37e8      	adds	r7, #232	@ 0xe8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop

08005e48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ea0:	b08c      	sub	sp, #48	@ 0x30
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	431a      	orrs	r2, r3
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	69db      	ldr	r3, [r3, #28]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	4baa      	ldr	r3, [pc, #680]	@ (8006174 <UART_SetConfig+0x2d8>)
 8005ecc:	4013      	ands	r3, r2
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ed4:	430b      	orrs	r3, r1
 8005ed6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	68da      	ldr	r2, [r3, #12]
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a9f      	ldr	r2, [pc, #636]	@ (8006178 <UART_SetConfig+0x2dc>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d004      	beq.n	8005f08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f04:	4313      	orrs	r3, r2
 8005f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005f12:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	6812      	ldr	r2, [r2, #0]
 8005f1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f1c:	430b      	orrs	r3, r1
 8005f1e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f26:	f023 010f 	bic.w	r1, r3, #15
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a90      	ldr	r2, [pc, #576]	@ (800617c <UART_SetConfig+0x2e0>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d125      	bne.n	8005f8c <UART_SetConfig+0xf0>
 8005f40:	4b8f      	ldr	r3, [pc, #572]	@ (8006180 <UART_SetConfig+0x2e4>)
 8005f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f46:	f003 0303 	and.w	r3, r3, #3
 8005f4a:	2b03      	cmp	r3, #3
 8005f4c:	d81a      	bhi.n	8005f84 <UART_SetConfig+0xe8>
 8005f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f54 <UART_SetConfig+0xb8>)
 8005f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f54:	08005f65 	.word	0x08005f65
 8005f58:	08005f75 	.word	0x08005f75
 8005f5c:	08005f6d 	.word	0x08005f6d
 8005f60:	08005f7d 	.word	0x08005f7d
 8005f64:	2301      	movs	r3, #1
 8005f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f6a:	e116      	b.n	800619a <UART_SetConfig+0x2fe>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f72:	e112      	b.n	800619a <UART_SetConfig+0x2fe>
 8005f74:	2304      	movs	r3, #4
 8005f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f7a:	e10e      	b.n	800619a <UART_SetConfig+0x2fe>
 8005f7c:	2308      	movs	r3, #8
 8005f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f82:	e10a      	b.n	800619a <UART_SetConfig+0x2fe>
 8005f84:	2310      	movs	r3, #16
 8005f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f8a:	e106      	b.n	800619a <UART_SetConfig+0x2fe>
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a7c      	ldr	r2, [pc, #496]	@ (8006184 <UART_SetConfig+0x2e8>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d138      	bne.n	8006008 <UART_SetConfig+0x16c>
 8005f96:	4b7a      	ldr	r3, [pc, #488]	@ (8006180 <UART_SetConfig+0x2e4>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9c:	f003 030c 	and.w	r3, r3, #12
 8005fa0:	2b0c      	cmp	r3, #12
 8005fa2:	d82d      	bhi.n	8006000 <UART_SetConfig+0x164>
 8005fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8005fac <UART_SetConfig+0x110>)
 8005fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005faa:	bf00      	nop
 8005fac:	08005fe1 	.word	0x08005fe1
 8005fb0:	08006001 	.word	0x08006001
 8005fb4:	08006001 	.word	0x08006001
 8005fb8:	08006001 	.word	0x08006001
 8005fbc:	08005ff1 	.word	0x08005ff1
 8005fc0:	08006001 	.word	0x08006001
 8005fc4:	08006001 	.word	0x08006001
 8005fc8:	08006001 	.word	0x08006001
 8005fcc:	08005fe9 	.word	0x08005fe9
 8005fd0:	08006001 	.word	0x08006001
 8005fd4:	08006001 	.word	0x08006001
 8005fd8:	08006001 	.word	0x08006001
 8005fdc:	08005ff9 	.word	0x08005ff9
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe6:	e0d8      	b.n	800619a <UART_SetConfig+0x2fe>
 8005fe8:	2302      	movs	r3, #2
 8005fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fee:	e0d4      	b.n	800619a <UART_SetConfig+0x2fe>
 8005ff0:	2304      	movs	r3, #4
 8005ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ff6:	e0d0      	b.n	800619a <UART_SetConfig+0x2fe>
 8005ff8:	2308      	movs	r3, #8
 8005ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ffe:	e0cc      	b.n	800619a <UART_SetConfig+0x2fe>
 8006000:	2310      	movs	r3, #16
 8006002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006006:	e0c8      	b.n	800619a <UART_SetConfig+0x2fe>
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a5e      	ldr	r2, [pc, #376]	@ (8006188 <UART_SetConfig+0x2ec>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d125      	bne.n	800605e <UART_SetConfig+0x1c2>
 8006012:	4b5b      	ldr	r3, [pc, #364]	@ (8006180 <UART_SetConfig+0x2e4>)
 8006014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006018:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800601c:	2b30      	cmp	r3, #48	@ 0x30
 800601e:	d016      	beq.n	800604e <UART_SetConfig+0x1b2>
 8006020:	2b30      	cmp	r3, #48	@ 0x30
 8006022:	d818      	bhi.n	8006056 <UART_SetConfig+0x1ba>
 8006024:	2b20      	cmp	r3, #32
 8006026:	d00a      	beq.n	800603e <UART_SetConfig+0x1a2>
 8006028:	2b20      	cmp	r3, #32
 800602a:	d814      	bhi.n	8006056 <UART_SetConfig+0x1ba>
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <UART_SetConfig+0x19a>
 8006030:	2b10      	cmp	r3, #16
 8006032:	d008      	beq.n	8006046 <UART_SetConfig+0x1aa>
 8006034:	e00f      	b.n	8006056 <UART_SetConfig+0x1ba>
 8006036:	2300      	movs	r3, #0
 8006038:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603c:	e0ad      	b.n	800619a <UART_SetConfig+0x2fe>
 800603e:	2302      	movs	r3, #2
 8006040:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006044:	e0a9      	b.n	800619a <UART_SetConfig+0x2fe>
 8006046:	2304      	movs	r3, #4
 8006048:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604c:	e0a5      	b.n	800619a <UART_SetConfig+0x2fe>
 800604e:	2308      	movs	r3, #8
 8006050:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006054:	e0a1      	b.n	800619a <UART_SetConfig+0x2fe>
 8006056:	2310      	movs	r3, #16
 8006058:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800605c:	e09d      	b.n	800619a <UART_SetConfig+0x2fe>
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a4a      	ldr	r2, [pc, #296]	@ (800618c <UART_SetConfig+0x2f0>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d125      	bne.n	80060b4 <UART_SetConfig+0x218>
 8006068:	4b45      	ldr	r3, [pc, #276]	@ (8006180 <UART_SetConfig+0x2e4>)
 800606a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800606e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006072:	2bc0      	cmp	r3, #192	@ 0xc0
 8006074:	d016      	beq.n	80060a4 <UART_SetConfig+0x208>
 8006076:	2bc0      	cmp	r3, #192	@ 0xc0
 8006078:	d818      	bhi.n	80060ac <UART_SetConfig+0x210>
 800607a:	2b80      	cmp	r3, #128	@ 0x80
 800607c:	d00a      	beq.n	8006094 <UART_SetConfig+0x1f8>
 800607e:	2b80      	cmp	r3, #128	@ 0x80
 8006080:	d814      	bhi.n	80060ac <UART_SetConfig+0x210>
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <UART_SetConfig+0x1f0>
 8006086:	2b40      	cmp	r3, #64	@ 0x40
 8006088:	d008      	beq.n	800609c <UART_SetConfig+0x200>
 800608a:	e00f      	b.n	80060ac <UART_SetConfig+0x210>
 800608c:	2300      	movs	r3, #0
 800608e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006092:	e082      	b.n	800619a <UART_SetConfig+0x2fe>
 8006094:	2302      	movs	r3, #2
 8006096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609a:	e07e      	b.n	800619a <UART_SetConfig+0x2fe>
 800609c:	2304      	movs	r3, #4
 800609e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060a2:	e07a      	b.n	800619a <UART_SetConfig+0x2fe>
 80060a4:	2308      	movs	r3, #8
 80060a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060aa:	e076      	b.n	800619a <UART_SetConfig+0x2fe>
 80060ac:	2310      	movs	r3, #16
 80060ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060b2:	e072      	b.n	800619a <UART_SetConfig+0x2fe>
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a35      	ldr	r2, [pc, #212]	@ (8006190 <UART_SetConfig+0x2f4>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d12a      	bne.n	8006114 <UART_SetConfig+0x278>
 80060be:	4b30      	ldr	r3, [pc, #192]	@ (8006180 <UART_SetConfig+0x2e4>)
 80060c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060cc:	d01a      	beq.n	8006104 <UART_SetConfig+0x268>
 80060ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060d2:	d81b      	bhi.n	800610c <UART_SetConfig+0x270>
 80060d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060d8:	d00c      	beq.n	80060f4 <UART_SetConfig+0x258>
 80060da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060de:	d815      	bhi.n	800610c <UART_SetConfig+0x270>
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d003      	beq.n	80060ec <UART_SetConfig+0x250>
 80060e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060e8:	d008      	beq.n	80060fc <UART_SetConfig+0x260>
 80060ea:	e00f      	b.n	800610c <UART_SetConfig+0x270>
 80060ec:	2300      	movs	r3, #0
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060f2:	e052      	b.n	800619a <UART_SetConfig+0x2fe>
 80060f4:	2302      	movs	r3, #2
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060fa:	e04e      	b.n	800619a <UART_SetConfig+0x2fe>
 80060fc:	2304      	movs	r3, #4
 80060fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006102:	e04a      	b.n	800619a <UART_SetConfig+0x2fe>
 8006104:	2308      	movs	r3, #8
 8006106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800610a:	e046      	b.n	800619a <UART_SetConfig+0x2fe>
 800610c:	2310      	movs	r3, #16
 800610e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006112:	e042      	b.n	800619a <UART_SetConfig+0x2fe>
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a17      	ldr	r2, [pc, #92]	@ (8006178 <UART_SetConfig+0x2dc>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d13a      	bne.n	8006194 <UART_SetConfig+0x2f8>
 800611e:	4b18      	ldr	r3, [pc, #96]	@ (8006180 <UART_SetConfig+0x2e4>)
 8006120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006124:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006128:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800612c:	d01a      	beq.n	8006164 <UART_SetConfig+0x2c8>
 800612e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006132:	d81b      	bhi.n	800616c <UART_SetConfig+0x2d0>
 8006134:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006138:	d00c      	beq.n	8006154 <UART_SetConfig+0x2b8>
 800613a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800613e:	d815      	bhi.n	800616c <UART_SetConfig+0x2d0>
 8006140:	2b00      	cmp	r3, #0
 8006142:	d003      	beq.n	800614c <UART_SetConfig+0x2b0>
 8006144:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006148:	d008      	beq.n	800615c <UART_SetConfig+0x2c0>
 800614a:	e00f      	b.n	800616c <UART_SetConfig+0x2d0>
 800614c:	2300      	movs	r3, #0
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006152:	e022      	b.n	800619a <UART_SetConfig+0x2fe>
 8006154:	2302      	movs	r3, #2
 8006156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800615a:	e01e      	b.n	800619a <UART_SetConfig+0x2fe>
 800615c:	2304      	movs	r3, #4
 800615e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006162:	e01a      	b.n	800619a <UART_SetConfig+0x2fe>
 8006164:	2308      	movs	r3, #8
 8006166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616a:	e016      	b.n	800619a <UART_SetConfig+0x2fe>
 800616c:	2310      	movs	r3, #16
 800616e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006172:	e012      	b.n	800619a <UART_SetConfig+0x2fe>
 8006174:	cfff69f3 	.word	0xcfff69f3
 8006178:	40008000 	.word	0x40008000
 800617c:	40013800 	.word	0x40013800
 8006180:	40021000 	.word	0x40021000
 8006184:	40004400 	.word	0x40004400
 8006188:	40004800 	.word	0x40004800
 800618c:	40004c00 	.word	0x40004c00
 8006190:	40005000 	.word	0x40005000
 8006194:	2310      	movs	r3, #16
 8006196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4aae      	ldr	r2, [pc, #696]	@ (8006458 <UART_SetConfig+0x5bc>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	f040 8097 	bne.w	80062d4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80061a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80061aa:	2b08      	cmp	r3, #8
 80061ac:	d823      	bhi.n	80061f6 <UART_SetConfig+0x35a>
 80061ae:	a201      	add	r2, pc, #4	@ (adr r2, 80061b4 <UART_SetConfig+0x318>)
 80061b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b4:	080061d9 	.word	0x080061d9
 80061b8:	080061f7 	.word	0x080061f7
 80061bc:	080061e1 	.word	0x080061e1
 80061c0:	080061f7 	.word	0x080061f7
 80061c4:	080061e7 	.word	0x080061e7
 80061c8:	080061f7 	.word	0x080061f7
 80061cc:	080061f7 	.word	0x080061f7
 80061d0:	080061f7 	.word	0x080061f7
 80061d4:	080061ef 	.word	0x080061ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061d8:	f7fd fcf6 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 80061dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061de:	e010      	b.n	8006202 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061e0:	4b9e      	ldr	r3, [pc, #632]	@ (800645c <UART_SetConfig+0x5c0>)
 80061e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061e4:	e00d      	b.n	8006202 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061e6:	f7fd fc57 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 80061ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061ec:	e009      	b.n	8006202 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061f4:	e005      	b.n	8006202 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80061f6:	2300      	movs	r3, #0
 80061f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006200:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006204:	2b00      	cmp	r3, #0
 8006206:	f000 8130 	beq.w	800646a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800620e:	4a94      	ldr	r2, [pc, #592]	@ (8006460 <UART_SetConfig+0x5c4>)
 8006210:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006214:	461a      	mov	r2, r3
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	fbb3 f3f2 	udiv	r3, r3, r2
 800621c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	685a      	ldr	r2, [r3, #4]
 8006222:	4613      	mov	r3, r2
 8006224:	005b      	lsls	r3, r3, #1
 8006226:	4413      	add	r3, r2
 8006228:	69ba      	ldr	r2, [r7, #24]
 800622a:	429a      	cmp	r2, r3
 800622c:	d305      	bcc.n	800623a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	429a      	cmp	r2, r3
 8006238:	d903      	bls.n	8006242 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006240:	e113      	b.n	800646a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006244:	2200      	movs	r2, #0
 8006246:	60bb      	str	r3, [r7, #8]
 8006248:	60fa      	str	r2, [r7, #12]
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624e:	4a84      	ldr	r2, [pc, #528]	@ (8006460 <UART_SetConfig+0x5c4>)
 8006250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006254:	b29b      	uxth	r3, r3
 8006256:	2200      	movs	r2, #0
 8006258:	603b      	str	r3, [r7, #0]
 800625a:	607a      	str	r2, [r7, #4]
 800625c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006260:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006264:	f7f9 ffca 	bl	80001fc <__aeabi_uldivmod>
 8006268:	4602      	mov	r2, r0
 800626a:	460b      	mov	r3, r1
 800626c:	4610      	mov	r0, r2
 800626e:	4619      	mov	r1, r3
 8006270:	f04f 0200 	mov.w	r2, #0
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	020b      	lsls	r3, r1, #8
 800627a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800627e:	0202      	lsls	r2, r0, #8
 8006280:	6979      	ldr	r1, [r7, #20]
 8006282:	6849      	ldr	r1, [r1, #4]
 8006284:	0849      	lsrs	r1, r1, #1
 8006286:	2000      	movs	r0, #0
 8006288:	460c      	mov	r4, r1
 800628a:	4605      	mov	r5, r0
 800628c:	eb12 0804 	adds.w	r8, r2, r4
 8006290:	eb43 0905 	adc.w	r9, r3, r5
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	469a      	mov	sl, r3
 800629c:	4693      	mov	fp, r2
 800629e:	4652      	mov	r2, sl
 80062a0:	465b      	mov	r3, fp
 80062a2:	4640      	mov	r0, r8
 80062a4:	4649      	mov	r1, r9
 80062a6:	f7f9 ffa9 	bl	80001fc <__aeabi_uldivmod>
 80062aa:	4602      	mov	r2, r0
 80062ac:	460b      	mov	r3, r1
 80062ae:	4613      	mov	r3, r2
 80062b0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062b2:	6a3b      	ldr	r3, [r7, #32]
 80062b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062b8:	d308      	bcc.n	80062cc <UART_SetConfig+0x430>
 80062ba:	6a3b      	ldr	r3, [r7, #32]
 80062bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062c0:	d204      	bcs.n	80062cc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6a3a      	ldr	r2, [r7, #32]
 80062c8:	60da      	str	r2, [r3, #12]
 80062ca:	e0ce      	b.n	800646a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80062d2:	e0ca      	b.n	800646a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062dc:	d166      	bne.n	80063ac <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80062de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062e2:	2b08      	cmp	r3, #8
 80062e4:	d827      	bhi.n	8006336 <UART_SetConfig+0x49a>
 80062e6:	a201      	add	r2, pc, #4	@ (adr r2, 80062ec <UART_SetConfig+0x450>)
 80062e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ec:	08006311 	.word	0x08006311
 80062f0:	08006319 	.word	0x08006319
 80062f4:	08006321 	.word	0x08006321
 80062f8:	08006337 	.word	0x08006337
 80062fc:	08006327 	.word	0x08006327
 8006300:	08006337 	.word	0x08006337
 8006304:	08006337 	.word	0x08006337
 8006308:	08006337 	.word	0x08006337
 800630c:	0800632f 	.word	0x0800632f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006310:	f7fd fc5a 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 8006314:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006316:	e014      	b.n	8006342 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006318:	f7fd fc6c 	bl	8003bf4 <HAL_RCC_GetPCLK2Freq>
 800631c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800631e:	e010      	b.n	8006342 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006320:	4b4e      	ldr	r3, [pc, #312]	@ (800645c <UART_SetConfig+0x5c0>)
 8006322:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006324:	e00d      	b.n	8006342 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006326:	f7fd fbb7 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 800632a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800632c:	e009      	b.n	8006342 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800632e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006332:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006334:	e005      	b.n	8006342 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006336:	2300      	movs	r3, #0
 8006338:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006340:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 8090 	beq.w	800646a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634e:	4a44      	ldr	r2, [pc, #272]	@ (8006460 <UART_SetConfig+0x5c4>)
 8006350:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006354:	461a      	mov	r2, r3
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	fbb3 f3f2 	udiv	r3, r3, r2
 800635c:	005a      	lsls	r2, r3, #1
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	085b      	lsrs	r3, r3, #1
 8006364:	441a      	add	r2, r3
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	fbb2 f3f3 	udiv	r3, r2, r3
 800636e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	2b0f      	cmp	r3, #15
 8006374:	d916      	bls.n	80063a4 <UART_SetConfig+0x508>
 8006376:	6a3b      	ldr	r3, [r7, #32]
 8006378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800637c:	d212      	bcs.n	80063a4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800637e:	6a3b      	ldr	r3, [r7, #32]
 8006380:	b29b      	uxth	r3, r3
 8006382:	f023 030f 	bic.w	r3, r3, #15
 8006386:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006388:	6a3b      	ldr	r3, [r7, #32]
 800638a:	085b      	lsrs	r3, r3, #1
 800638c:	b29b      	uxth	r3, r3
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	b29a      	uxth	r2, r3
 8006394:	8bfb      	ldrh	r3, [r7, #30]
 8006396:	4313      	orrs	r3, r2
 8006398:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	8bfa      	ldrh	r2, [r7, #30]
 80063a0:	60da      	str	r2, [r3, #12]
 80063a2:	e062      	b.n	800646a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063aa:	e05e      	b.n	800646a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063b0:	2b08      	cmp	r3, #8
 80063b2:	d828      	bhi.n	8006406 <UART_SetConfig+0x56a>
 80063b4:	a201      	add	r2, pc, #4	@ (adr r2, 80063bc <UART_SetConfig+0x520>)
 80063b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ba:	bf00      	nop
 80063bc:	080063e1 	.word	0x080063e1
 80063c0:	080063e9 	.word	0x080063e9
 80063c4:	080063f1 	.word	0x080063f1
 80063c8:	08006407 	.word	0x08006407
 80063cc:	080063f7 	.word	0x080063f7
 80063d0:	08006407 	.word	0x08006407
 80063d4:	08006407 	.word	0x08006407
 80063d8:	08006407 	.word	0x08006407
 80063dc:	080063ff 	.word	0x080063ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e0:	f7fd fbf2 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 80063e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063e6:	e014      	b.n	8006412 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063e8:	f7fd fc04 	bl	8003bf4 <HAL_RCC_GetPCLK2Freq>
 80063ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063ee:	e010      	b.n	8006412 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f0:	4b1a      	ldr	r3, [pc, #104]	@ (800645c <UART_SetConfig+0x5c0>)
 80063f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063f4:	e00d      	b.n	8006412 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063f6:	f7fd fb4f 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 80063fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063fc:	e009      	b.n	8006412 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006402:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006404:	e005      	b.n	8006412 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006410:	bf00      	nop
    }

    if (pclk != 0U)
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d028      	beq.n	800646a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641c:	4a10      	ldr	r2, [pc, #64]	@ (8006460 <UART_SetConfig+0x5c4>)
 800641e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006422:	461a      	mov	r2, r3
 8006424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006426:	fbb3 f2f2 	udiv	r2, r3, r2
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	085b      	lsrs	r3, r3, #1
 8006430:	441a      	add	r2, r3
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	fbb2 f3f3 	udiv	r3, r2, r3
 800643a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	2b0f      	cmp	r3, #15
 8006440:	d910      	bls.n	8006464 <UART_SetConfig+0x5c8>
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006448:	d20c      	bcs.n	8006464 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	b29a      	uxth	r2, r3
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60da      	str	r2, [r3, #12]
 8006454:	e009      	b.n	800646a <UART_SetConfig+0x5ce>
 8006456:	bf00      	nop
 8006458:	40008000 	.word	0x40008000
 800645c:	00f42400 	.word	0x00f42400
 8006460:	08007008 	.word	0x08007008
      }
      else
      {
        ret = HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	2201      	movs	r2, #1
 800646e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2201      	movs	r2, #1
 8006476:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2200      	movs	r2, #0
 800647e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	2200      	movs	r2, #0
 8006484:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006486:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800648a:	4618      	mov	r0, r3
 800648c:	3730      	adds	r7, #48	@ 0x30
 800648e:	46bd      	mov	sp, r7
 8006490:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006494 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00a      	beq.n	80064be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00a      	beq.n	80064e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e4:	f003 0302 	and.w	r3, r3, #2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00a      	beq.n	8006502 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	430a      	orrs	r2, r1
 8006500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006506:	f003 0304 	and.w	r3, r3, #4
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	430a      	orrs	r2, r1
 8006522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00a      	beq.n	8006546 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00a      	beq.n	8006568 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006570:	2b00      	cmp	r3, #0
 8006572:	d01a      	beq.n	80065aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006592:	d10a      	bne.n	80065aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00a      	beq.n	80065cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	430a      	orrs	r2, r1
 80065ca:	605a      	str	r2, [r3, #4]
  }
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b098      	sub	sp, #96	@ 0x60
 80065dc:	af02      	add	r7, sp, #8
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065e8:	f7fb fb46 	bl	8001c78 <HAL_GetTick>
 80065ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0308 	and.w	r3, r3, #8
 80065f8:	2b08      	cmp	r3, #8
 80065fa:	d12f      	bne.n	800665c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006604:	2200      	movs	r2, #0
 8006606:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f88e 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d022      	beq.n	800665c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661e:	e853 3f00 	ldrex	r3, [r3]
 8006622:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800662a:	653b      	str	r3, [r7, #80]	@ 0x50
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006634:	647b      	str	r3, [r7, #68]	@ 0x44
 8006636:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006638:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800663a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800663c:	e841 2300 	strex	r3, r2, [r1]
 8006640:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1e6      	bne.n	8006616 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e063      	b.n	8006724 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0304 	and.w	r3, r3, #4
 8006666:	2b04      	cmp	r3, #4
 8006668:	d149      	bne.n	80066fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800666a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006672:	2200      	movs	r2, #0
 8006674:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 f857 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d03c      	beq.n	80066fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	e853 3f00 	ldrex	r3, [r3]
 8006690:	623b      	str	r3, [r7, #32]
   return(result);
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	461a      	mov	r2, r3
 80066a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80066a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066aa:	e841 2300 	strex	r3, r2, [r1]
 80066ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1e6      	bne.n	8006684 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3308      	adds	r3, #8
 80066bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f023 0301 	bic.w	r3, r3, #1
 80066cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3308      	adds	r3, #8
 80066d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066d6:	61fa      	str	r2, [r7, #28]
 80066d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066da:	69b9      	ldr	r1, [r7, #24]
 80066dc:	69fa      	ldr	r2, [r7, #28]
 80066de:	e841 2300 	strex	r3, r2, [r1]
 80066e2:	617b      	str	r3, [r7, #20]
   return(result);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1e5      	bne.n	80066b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e012      	b.n	8006724 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2220      	movs	r2, #32
 8006702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2220      	movs	r2, #32
 800670a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3758      	adds	r7, #88	@ 0x58
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	4613      	mov	r3, r2
 800673a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800673c:	e04f      	b.n	80067de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006744:	d04b      	beq.n	80067de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006746:	f7fb fa97 	bl	8001c78 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	69ba      	ldr	r2, [r7, #24]
 8006752:	429a      	cmp	r2, r3
 8006754:	d302      	bcc.n	800675c <UART_WaitOnFlagUntilTimeout+0x30>
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d101      	bne.n	8006760 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e04e      	b.n	80067fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b00      	cmp	r3, #0
 800676c:	d037      	beq.n	80067de <UART_WaitOnFlagUntilTimeout+0xb2>
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b80      	cmp	r3, #128	@ 0x80
 8006772:	d034      	beq.n	80067de <UART_WaitOnFlagUntilTimeout+0xb2>
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	2b40      	cmp	r3, #64	@ 0x40
 8006778:	d031      	beq.n	80067de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	f003 0308 	and.w	r3, r3, #8
 8006784:	2b08      	cmp	r3, #8
 8006786:	d110      	bne.n	80067aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2208      	movs	r2, #8
 800678e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	f000 f920 	bl	80069d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2208      	movs	r2, #8
 800679a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e029      	b.n	80067fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	69db      	ldr	r3, [r3, #28]
 80067b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067b8:	d111      	bne.n	80067de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 f906 	bl	80069d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2220      	movs	r2, #32
 80067ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e00f      	b.n	80067fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69da      	ldr	r2, [r3, #28]
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	4013      	ands	r3, r2
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	bf0c      	ite	eq
 80067ee:	2301      	moveq	r3, #1
 80067f0:	2300      	movne	r3, #0
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	461a      	mov	r2, r3
 80067f6:	79fb      	ldrb	r3, [r7, #7]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d0a0      	beq.n	800673e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
	...

08006808 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b096      	sub	sp, #88	@ 0x58
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	4613      	mov	r3, r2
 8006814:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	88fa      	ldrh	r2, [r7, #6]
 8006820:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2222      	movs	r2, #34	@ 0x22
 8006830:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800683a:	2b00      	cmp	r3, #0
 800683c:	d02d      	beq.n	800689a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006844:	4a40      	ldr	r2, [pc, #256]	@ (8006948 <UART_Start_Receive_DMA+0x140>)
 8006846:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800684e:	4a3f      	ldr	r2, [pc, #252]	@ (800694c <UART_Start_Receive_DMA+0x144>)
 8006850:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006858:	4a3d      	ldr	r2, [pc, #244]	@ (8006950 <UART_Start_Receive_DMA+0x148>)
 800685a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006862:	2200      	movs	r2, #0
 8006864:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3324      	adds	r3, #36	@ 0x24
 8006872:	4619      	mov	r1, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006878:	461a      	mov	r2, r3
 800687a:	88fb      	ldrh	r3, [r7, #6]
 800687c:	f7fb feb4 	bl	80025e8 <HAL_DMA_Start_IT>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d009      	beq.n	800689a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2210      	movs	r2, #16
 800688a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2220      	movs	r2, #32
 8006892:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e051      	b.n	800693e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d018      	beq.n	80068d4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068aa:	e853 3f00 	ldrex	r3, [r3]
 80068ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	461a      	mov	r2, r3
 80068be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068c2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80068c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068c8:	e841 2300 	strex	r3, r2, [r1]
 80068cc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80068ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d1e6      	bne.n	80068a2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3308      	adds	r3, #8
 80068da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068de:	e853 3f00 	ldrex	r3, [r3]
 80068e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e6:	f043 0301 	orr.w	r3, r3, #1
 80068ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	3308      	adds	r3, #8
 80068f2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80068f4:	637a      	str	r2, [r7, #52]	@ 0x34
 80068f6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80068fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068fc:	e841 2300 	strex	r3, r2, [r1]
 8006900:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1e5      	bne.n	80068d4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	3308      	adds	r3, #8
 800690e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	e853 3f00 	ldrex	r3, [r3]
 8006916:	613b      	str	r3, [r7, #16]
   return(result);
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800691e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3308      	adds	r3, #8
 8006926:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006928:	623a      	str	r2, [r7, #32]
 800692a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	69f9      	ldr	r1, [r7, #28]
 800692e:	6a3a      	ldr	r2, [r7, #32]
 8006930:	e841 2300 	strex	r3, r2, [r1]
 8006934:	61bb      	str	r3, [r7, #24]
   return(result);
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1e5      	bne.n	8006908 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3758      	adds	r7, #88	@ 0x58
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	08006aa3 	.word	0x08006aa3
 800694c:	08006bcf 	.word	0x08006bcf
 8006950:	08006c0d 	.word	0x08006c0d

08006954 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006954:	b480      	push	{r7}
 8006956:	b08f      	sub	sp, #60	@ 0x3c
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006962:	6a3b      	ldr	r3, [r7, #32]
 8006964:	e853 3f00 	ldrex	r3, [r3]
 8006968:	61fb      	str	r3, [r7, #28]
   return(result);
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006970:	637b      	str	r3, [r7, #52]	@ 0x34
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	461a      	mov	r2, r3
 8006978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800697a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800697c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e6      	bne.n	800695c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	3308      	adds	r3, #8
 8006994:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	e853 3f00 	ldrex	r3, [r3]
 800699c:	60bb      	str	r3, [r7, #8]
   return(result);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80069a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3308      	adds	r3, #8
 80069ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069ae:	61ba      	str	r2, [r7, #24]
 80069b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b2:	6979      	ldr	r1, [r7, #20]
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	e841 2300 	strex	r3, r2, [r1]
 80069ba:	613b      	str	r3, [r7, #16]
   return(result);
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1e5      	bne.n	800698e <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2220      	movs	r2, #32
 80069c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80069ca:	bf00      	nop
 80069cc:	373c      	adds	r7, #60	@ 0x3c
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069d6:	b480      	push	{r7}
 80069d8:	b095      	sub	sp, #84	@ 0x54
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e6:	e853 3f00 	ldrex	r3, [r3]
 80069ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	461a      	mov	r2, r3
 80069fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80069fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e6      	bne.n	80069de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3308      	adds	r3, #8
 8006a16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a26:	f023 0301 	bic.w	r3, r3, #1
 8006a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	3308      	adds	r3, #8
 8006a32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e3      	bne.n	8006a10 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d118      	bne.n	8006a82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f023 0310 	bic.w	r3, r3, #16
 8006a64:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a6e:	61bb      	str	r3, [r7, #24]
 8006a70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	6979      	ldr	r1, [r7, #20]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	e841 2300 	strex	r3, r2, [r1]
 8006a7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1e6      	bne.n	8006a50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2220      	movs	r2, #32
 8006a86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006a96:	bf00      	nop
 8006a98:	3754      	adds	r7, #84	@ 0x54
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b09c      	sub	sp, #112	@ 0x70
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aae:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0320 	and.w	r3, r3, #32
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d171      	bne.n	8006ba2 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ac6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ace:	e853 3f00 	ldrex	r3, [r3]
 8006ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ad6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ada:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ae4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ae6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006aea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006aec:	e841 2300 	strex	r3, r2, [r1]
 8006af0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e6      	bne.n	8006ac6 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3308      	adds	r3, #8
 8006afe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0a:	f023 0301 	bic.w	r3, r3, #1
 8006b0e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3308      	adds	r3, #8
 8006b16:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b18:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b1a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e5      	bne.n	8006af8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3308      	adds	r3, #8
 8006b32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b36:	e853 3f00 	ldrex	r3, [r3]
 8006b3a:	623b      	str	r3, [r7, #32]
   return(result);
 8006b3c:	6a3b      	ldr	r3, [r7, #32]
 8006b3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b42:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3308      	adds	r3, #8
 8006b4a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006b4c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b54:	e841 2300 	strex	r3, r2, [r1]
 8006b58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1e5      	bne.n	8006b2c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b62:	2220      	movs	r2, #32
 8006b64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d118      	bne.n	8006ba2 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f023 0310 	bic.w	r3, r3, #16
 8006b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b8e:	61fb      	str	r3, [r7, #28]
 8006b90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b92:	69b9      	ldr	r1, [r7, #24]
 8006b94:	69fa      	ldr	r2, [r7, #28]
 8006b96:	e841 2300 	strex	r3, r2, [r1]
 8006b9a:	617b      	str	r3, [r7, #20]
   return(result);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1e6      	bne.n	8006b70 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ba8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006baa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d107      	bne.n	8006bc0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006bba:	f7ff f963 	bl	8005e84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bbe:	e002      	b.n	8006bc6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006bc0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006bc2:	f7fa f9e9 	bl	8000f98 <HAL_UART_RxCpltCallback>
}
 8006bc6:	bf00      	nop
 8006bc8:	3770      	adds	r7, #112	@ 0x70
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b084      	sub	sp, #16
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2201      	movs	r2, #1
 8006be0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d109      	bne.n	8006bfe <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006bf0:	085b      	lsrs	r3, r3, #1
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	68f8      	ldr	r0, [r7, #12]
 8006bf8:	f7ff f944 	bl	8005e84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bfc:	e002      	b.n	8006c04 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f7ff f92c 	bl	8005e5c <HAL_UART_RxHalfCpltCallback>
}
 8006c04:	bf00      	nop
 8006c06:	3710      	adds	r7, #16
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b086      	sub	sp, #24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c18:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c20:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c28:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c34:	2b80      	cmp	r3, #128	@ 0x80
 8006c36:	d109      	bne.n	8006c4c <UART_DMAError+0x40>
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	2b21      	cmp	r3, #33	@ 0x21
 8006c3c:	d106      	bne.n	8006c4c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006c46:	6978      	ldr	r0, [r7, #20]
 8006c48:	f7ff fe84 	bl	8006954 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c56:	2b40      	cmp	r3, #64	@ 0x40
 8006c58:	d109      	bne.n	8006c6e <UART_DMAError+0x62>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b22      	cmp	r3, #34	@ 0x22
 8006c5e:	d106      	bne.n	8006c6e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006c68:	6978      	ldr	r0, [r7, #20]
 8006c6a:	f7ff feb4 	bl	80069d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c74:	f043 0210 	orr.w	r2, r3, #16
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c7e:	6978      	ldr	r0, [r7, #20]
 8006c80:	f7ff f8f6 	bl	8005e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c84:	bf00      	nop
 8006c86:	3718      	adds	r7, #24
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006caa:	68f8      	ldr	r0, [r7, #12]
 8006cac:	f7ff f8e0 	bl	8005e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cb0:	bf00      	nop
 8006cb2:	3710      	adds	r7, #16
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cd4:	61fb      	str	r3, [r7, #28]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	461a      	mov	r2, r3
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	61bb      	str	r3, [r7, #24]
 8006ce0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce2:	6979      	ldr	r1, [r7, #20]
 8006ce4:	69ba      	ldr	r2, [r7, #24]
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	613b      	str	r3, [r7, #16]
   return(result);
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e6      	bne.n	8006cc0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f7ff f8a1 	bl	8005e48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d06:	bf00      	nop
 8006d08:	3720      	adds	r7, #32
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b083      	sub	sp, #12
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006d16:	bf00      	nop
 8006d18:	370c      	adds	r7, #12
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006d2a:	bf00      	nop
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b083      	sub	sp, #12
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006d3e:	bf00      	nop
 8006d40:	370c      	adds	r7, #12
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr

08006d4a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d4a:	b480      	push	{r7}
 8006d4c:	b085      	sub	sp, #20
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_UARTEx_DisableFifoMode+0x16>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e027      	b.n	8006db0 <HAL_UARTEx_DisableFifoMode+0x66>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2224      	movs	r2, #36	@ 0x24
 8006d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0201 	bic.w	r2, r2, #1
 8006d86:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006d8e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2220      	movs	r2, #32
 8006da2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d101      	bne.n	8006dd4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	e02d      	b.n	8006e30 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2224      	movs	r2, #36	@ 0x24
 8006de0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0201 	bic.w	r2, r2, #1
 8006dfa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	683a      	ldr	r2, [r7, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 f84f 	bl	8006eb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d101      	bne.n	8006e50 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	e02d      	b.n	8006eac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2224      	movs	r2, #36	@ 0x24
 8006e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f022 0201 	bic.w	r2, r2, #1
 8006e76:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	430a      	orrs	r2, r1
 8006e8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f811 	bl	8006eb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b085      	sub	sp, #20
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d108      	bne.n	8006ed6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ed4:	e031      	b.n	8006f3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ed6:	2308      	movs	r3, #8
 8006ed8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006eda:	2308      	movs	r3, #8
 8006edc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	0e5b      	lsrs	r3, r3, #25
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	f003 0307 	and.w	r3, r3, #7
 8006eec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	0f5b      	lsrs	r3, r3, #29
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	f003 0307 	and.w	r3, r3, #7
 8006efc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006efe:	7bbb      	ldrb	r3, [r7, #14]
 8006f00:	7b3a      	ldrb	r2, [r7, #12]
 8006f02:	4911      	ldr	r1, [pc, #68]	@ (8006f48 <UARTEx_SetNbDataToProcess+0x94>)
 8006f04:	5c8a      	ldrb	r2, [r1, r2]
 8006f06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f0a:	7b3a      	ldrb	r2, [r7, #12]
 8006f0c:	490f      	ldr	r1, [pc, #60]	@ (8006f4c <UARTEx_SetNbDataToProcess+0x98>)
 8006f0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f10:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f1c:	7bfb      	ldrb	r3, [r7, #15]
 8006f1e:	7b7a      	ldrb	r2, [r7, #13]
 8006f20:	4909      	ldr	r1, [pc, #36]	@ (8006f48 <UARTEx_SetNbDataToProcess+0x94>)
 8006f22:	5c8a      	ldrb	r2, [r1, r2]
 8006f24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f28:	7b7a      	ldrb	r2, [r7, #13]
 8006f2a:	4908      	ldr	r1, [pc, #32]	@ (8006f4c <UARTEx_SetNbDataToProcess+0x98>)
 8006f2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f2e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006f3a:	bf00      	nop
 8006f3c:	3714      	adds	r7, #20
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr
 8006f46:	bf00      	nop
 8006f48:	08007020 	.word	0x08007020
 8006f4c:	08007028 	.word	0x08007028

08006f50 <memset>:
 8006f50:	4402      	add	r2, r0
 8006f52:	4603      	mov	r3, r0
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d100      	bne.n	8006f5a <memset+0xa>
 8006f58:	4770      	bx	lr
 8006f5a:	f803 1b01 	strb.w	r1, [r3], #1
 8006f5e:	e7f9      	b.n	8006f54 <memset+0x4>

08006f60 <__libc_init_array>:
 8006f60:	b570      	push	{r4, r5, r6, lr}
 8006f62:	4d0d      	ldr	r5, [pc, #52]	@ (8006f98 <__libc_init_array+0x38>)
 8006f64:	4c0d      	ldr	r4, [pc, #52]	@ (8006f9c <__libc_init_array+0x3c>)
 8006f66:	1b64      	subs	r4, r4, r5
 8006f68:	10a4      	asrs	r4, r4, #2
 8006f6a:	2600      	movs	r6, #0
 8006f6c:	42a6      	cmp	r6, r4
 8006f6e:	d109      	bne.n	8006f84 <__libc_init_array+0x24>
 8006f70:	4d0b      	ldr	r5, [pc, #44]	@ (8006fa0 <__libc_init_array+0x40>)
 8006f72:	4c0c      	ldr	r4, [pc, #48]	@ (8006fa4 <__libc_init_array+0x44>)
 8006f74:	f000 f818 	bl	8006fa8 <_init>
 8006f78:	1b64      	subs	r4, r4, r5
 8006f7a:	10a4      	asrs	r4, r4, #2
 8006f7c:	2600      	movs	r6, #0
 8006f7e:	42a6      	cmp	r6, r4
 8006f80:	d105      	bne.n	8006f8e <__libc_init_array+0x2e>
 8006f82:	bd70      	pop	{r4, r5, r6, pc}
 8006f84:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f88:	4798      	blx	r3
 8006f8a:	3601      	adds	r6, #1
 8006f8c:	e7ee      	b.n	8006f6c <__libc_init_array+0xc>
 8006f8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f92:	4798      	blx	r3
 8006f94:	3601      	adds	r6, #1
 8006f96:	e7f2      	b.n	8006f7e <__libc_init_array+0x1e>
 8006f98:	08007038 	.word	0x08007038
 8006f9c:	08007038 	.word	0x08007038
 8006fa0:	08007038 	.word	0x08007038
 8006fa4:	0800703c 	.word	0x0800703c

08006fa8 <_init>:
 8006fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006faa:	bf00      	nop
 8006fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fae:	bc08      	pop	{r3}
 8006fb0:	469e      	mov	lr, r3
 8006fb2:	4770      	bx	lr

08006fb4 <_fini>:
 8006fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb6:	bf00      	nop
 8006fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fba:	bc08      	pop	{r3}
 8006fbc:	469e      	mov	lr, r3
 8006fbe:	4770      	bx	lr
