Model {
  Name			  "sampleModel771"
  System {
    Name		    "sampleModel771"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "19"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteIntegrator
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InitialConditionSetting "Auto"
      ICPrevOutput	      "DiscIntNeverNeededParam"
      ICPrevScaledInput	      "DiscIntNeverNeededParam"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      VariableName	      "evriqsh"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [0, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[7222281120.790209]"
      Ts		      "0.1"
      seed		      "[3959852852.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [0, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Amplitude		      "[-369122122.063141]"
      Bias		      "[261784505.378816]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [3, 2]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk6"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "7"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "15"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "16"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  Port			  "3"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "9"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk5"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk6"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/MinMax\nRunning\nResettable"
	  SourceType		  "MinMax Running Resettable"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Function		  min
	  vinit			  0.0
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk8"
	  SID			  "14"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  Value			  "[57963827.313561]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "8"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "17"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, -35; -1040, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [0, 35; -400, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -720, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 795, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    Points		    [0, -35; -880, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [0, 35; -720, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -1040, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 315, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, 45]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -720, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk7"
      SID		      "19"
      Ports		      [1, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			2
	Points			[0, 35; -400, 0]
	DstBlock		"cfblk3"
	DstPort			1
      }
      Branch {
	ZOrder			8
	DstBlock		"cfblk6"
	DstPort			2
      }
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	ZOrder			17
	Points			[35, 0]
	Branch {
	  ZOrder		  6
	  Points		  [0, -35; 645, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  9
	  Points		  [0, 35; 645, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  3
	}
      }
      Branch {
	ZOrder			3
	Points			[0, 15]
	DstBlock		"cfblk2"
	DstPort			2
      }
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [40, 0; 0, 15]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -45; -1040, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
