/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:05:48 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_fmm_bf_ctrl.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:42p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_BF_CTRL_H__
#define BCHP_AUD_FMM_BF_CTRL_H__

/***************************************************************************
 *AUD_FMM_BF_CTRL - FMM-BF Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD 0x00610160 /* Block Counter reset period */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL    0x00610164 /* SRC/DST FIFO Read/Write Address Select */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR        0x00610168 /* SRC/DST FIFO Read/Write Address Status */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT    0x0061016c /* Source FIFO Flow-on Status */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG     0x00610170 /* Source Channel 0 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG     0x00610174 /* Source Channel 1 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG     0x00610178 /* Source Channel 2 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG     0x0061017c /* Source Channel 3 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG     0x00610180 /* Source Channel 4 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG     0x00610184 /* Source Channel 5 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG     0x00610188 /* Source Channel 6 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG     0x0061018c /* Source Channel 7 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_0 0x00610190 /* Threshold for automatic rate control for counter 0 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_1 0x00610194 /* Threshold for automatic rate control for counter 1 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_2 0x00610198 /* Threshold for automatic rate control for counter 2 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_3 0x0061019c /* Threshold for automatic rate control for counter 3 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_4 0x006101a0 /* Threshold for automatic rate control for counter 4 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_5 0x006101a4 /* Threshold for automatic rate control for counter 5 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_6 0x006101a8 /* Threshold for automatic rate control for counter 6 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_7 0x006101ac /* Threshold for automatic rate control for counter 7 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0 0x006101b0 /* Force Repeat or Force Drop Write Counter for adaptive rate control 0 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1 0x006101b4 /* Force Repeat or Force Drop Write Counter for adaptive rate control 1 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2 0x006101b8 /* Force Repeat or Force Drop Write Counter for adaptive rate control 2 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3 0x006101bc /* Force Repeat or Force Drop Write Counter for adaptive rate control 3 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_4 0x006101c0 /* Force Repeat or Force Drop Write Counter for adaptive rate control 4 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_5 0x006101c4 /* Force Repeat or Force Drop Write Counter for adaptive rate control 5 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_6 0x006101c8 /* Force Repeat or Force Drop Write Counter for adaptive rate control 6 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_7 0x006101cc /* Force Repeat or Force Drop Write Counter for adaptive rate control 7 */
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING 0x006101d0 /* DISABLE Force Repeat Drop Grouping */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1    0x006101d4 /* Adaptive Rate Control Counter for Source Channels 0 and 1 */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3    0x006101d8 /* Adaptive Rate Control Counter for Source Channels 2 and 3 */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_4TO5    0x006101dc /* Adaptive Rate Control Counter for Source Channels 4 and 5 */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_6TO7    0x006101e0 /* Adaptive Rate Control Counter for Source Channels 6 and 7 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01 0x006101e4 /* Repeat or Drop Read Counter for adaptive rate control 0 and 1 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23 0x006101e8 /* Repeat or Drop Read Counter for adaptive rate control 2 and 3 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_45 0x006101ec /* Repeat or Drop Read Counter for adaptive rate control 4 and 5 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_67 0x006101f0 /* Repeat or Drop Read Counter for adaptive rate control 6 and 7 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT 0x006101f4 /* Repeat or Drop Read Counter (0-7) to zero */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT 0x006101f8 /* Source FIFO Read Repeat or Drop Read Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN 0x006101fc /* Source Channel Group Begin Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE 0x00610200 /* Source Channel Group Enable Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON 0x00610204 /* Source Channel Group Flowon Status */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS 0x00610208 /* Source Channel Group Sync Disable */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON 0x0061020c /* Source Channel Group DMA On Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_REQUEST         0x00610210 /* DMA Request Status */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS          0x00610214 /* DMA Status */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE 0x00610218 /* FreeFull Mark Interrupt Trigger State */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK 0x0061021c /* Re-Arm FreeFull Mark Interrupt */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS    0x00610220 /* DMA Client Pair Error Flags */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS   0x00610224 /* DMA Client Pair Error Status */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM    0x00610228 /* DMA Client Pair Re-Arm */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS   0x0061022c /* SCB Bridge Status */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR    0x00610800 /* Ring Buffer 0 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR    0x00610804 /* Ring Buffer 0 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR  0x00610808 /* Ring Buffer 0 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_ENDADDR   0x0061080c /* Ring Buffer 0 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FREEFULL_MARK 0x00610810 /* Ring Buffer 0 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_START_WRPOINT 0x00610814 /* Ring Buffer 0 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR    0x00610818 /* Ring Buffer 1 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR    0x0061081c /* Ring Buffer 1 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR  0x00610820 /* Ring Buffer 1 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_ENDADDR   0x00610824 /* Ring Buffer 1 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FREEFULL_MARK 0x00610828 /* Ring Buffer 1 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_START_WRPOINT 0x0061082c /* Ring Buffer 1 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR    0x00610830 /* Ring Buffer 2 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR    0x00610834 /* Ring Buffer 2 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR  0x00610838 /* Ring Buffer 2 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_ENDADDR   0x0061083c /* Ring Buffer 2 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FREEFULL_MARK 0x00610840 /* Ring Buffer 2 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_START_WRPOINT 0x00610844 /* Ring Buffer 2 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR    0x00610848 /* Ring Buffer 3 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR    0x0061084c /* Ring Buffer 3 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR  0x00610850 /* Ring Buffer 3 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_ENDADDR   0x00610854 /* Ring Buffer 3 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FREEFULL_MARK 0x00610858 /* Ring Buffer 3 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_START_WRPOINT 0x0061085c /* Ring Buffer 3 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR    0x00610860 /* Ring Buffer 4 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR    0x00610864 /* Ring Buffer 4 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR  0x00610868 /* Ring Buffer 4 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_ENDADDR   0x0061086c /* Ring Buffer 4 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FREEFULL_MARK 0x00610870 /* Ring Buffer 4 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_START_WRPOINT 0x00610874 /* Ring Buffer 4 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR    0x00610878 /* Ring Buffer 5 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR    0x0061087c /* Ring Buffer 5 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR  0x00610880 /* Ring Buffer 5 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_ENDADDR   0x00610884 /* Ring Buffer 5 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FREEFULL_MARK 0x00610888 /* Ring Buffer 5 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_START_WRPOINT 0x0061088c /* Ring Buffer 5 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR    0x00610890 /* Ring Buffer 6 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR    0x00610894 /* Ring Buffer 6 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR  0x00610898 /* Ring Buffer 6 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_ENDADDR   0x0061089c /* Ring Buffer 6 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FREEFULL_MARK 0x006108a0 /* Ring Buffer 6 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_START_WRPOINT 0x006108a4 /* Ring Buffer 6 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR    0x006108a8 /* Ring Buffer 7 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR    0x006108ac /* Ring Buffer 7 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR  0x006108b0 /* Ring Buffer 7 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_ENDADDR   0x006108b4 /* Ring Buffer 7 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FREEFULL_MARK 0x006108b8 /* Ring Buffer 7 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_START_WRPOINT 0x006108bc /* Ring Buffer 7 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR    0x006108c0 /* Ring Buffer 8 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR    0x006108c4 /* Ring Buffer 8 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR  0x006108c8 /* Ring Buffer 8 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_ENDADDR   0x006108cc /* Ring Buffer 8 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FREEFULL_MARK 0x006108d0 /* Ring Buffer 8 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_START_WRPOINT 0x006108d4 /* Ring Buffer 8 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR    0x006108d8 /* Ring Buffer 9 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR    0x006108dc /* Ring Buffer 9 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR  0x006108e0 /* Ring Buffer 9 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_ENDADDR   0x006108e4 /* Ring Buffer 9 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FREEFULL_MARK 0x006108e8 /* Ring Buffer 9 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_START_WRPOINT 0x006108ec /* Ring Buffer 9 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR   0x006108f0 /* Ring Buffer 10 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR   0x006108f4 /* Ring Buffer 10 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR 0x006108f8 /* Ring Buffer 10 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_ENDADDR  0x006108fc /* Ring Buffer 10 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FREEFULL_MARK 0x00610900 /* Ring Buffer 10 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_START_WRPOINT 0x00610904 /* Ring Buffer 10 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR   0x00610908 /* Ring Buffer 11 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR   0x0061090c /* Ring Buffer 11 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR 0x00610910 /* Ring Buffer 11 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_ENDADDR  0x00610914 /* Ring Buffer 11 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FREEFULL_MARK 0x00610918 /* Ring Buffer 11 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_START_WRPOINT 0x0061091c /* Ring Buffer 11 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR   0x00610920 /* Ring Buffer 12 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR   0x00610924 /* Ring Buffer 12 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR 0x00610928 /* Ring Buffer 12 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_ENDADDR  0x0061092c /* Ring Buffer 12 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FREEFULL_MARK 0x00610930 /* Ring Buffer 12 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_START_WRPOINT 0x00610934 /* Ring Buffer 12 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR   0x00610938 /* Ring Buffer 13 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR   0x0061093c /* Ring Buffer 13 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR 0x00610940 /* Ring Buffer 13 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_ENDADDR  0x00610944 /* Ring Buffer 13 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FREEFULL_MARK 0x00610948 /* Ring Buffer 13 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_START_WRPOINT 0x0061094c /* Ring Buffer 13 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR   0x00610950 /* Ring Buffer 14 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR   0x00610954 /* Ring Buffer 14 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR 0x00610958 /* Ring Buffer 14 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_ENDADDR  0x0061095c /* Ring Buffer 14 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FREEFULL_MARK 0x00610960 /* Ring Buffer 14 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_START_WRPOINT 0x00610964 /* Ring Buffer 14 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR   0x00610968 /* Ring Buffer 15 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR   0x0061096c /* Ring Buffer 15 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR 0x00610970 /* Ring Buffer 15 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_ENDADDR  0x00610974 /* Ring Buffer 15 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FREEFULL_MARK 0x00610978 /* Ring Buffer 15 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_START_WRPOINT 0x0061097c /* Ring Buffer 15 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_RDADDR   0x00610980 /* Ring Buffer 16 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_WRADDR   0x00610984 /* Ring Buffer 16 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_BASEADDR 0x00610988 /* Ring Buffer 16 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_ENDADDR  0x0061098c /* Ring Buffer 16 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_FREEFULL_MARK 0x00610990 /* Ring Buffer 16 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_START_WRPOINT 0x00610994 /* Ring Buffer 16 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_RDADDR   0x00610998 /* Ring Buffer 17 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_WRADDR   0x0061099c /* Ring Buffer 17 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_BASEADDR 0x006109a0 /* Ring Buffer 17 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_ENDADDR  0x006109a4 /* Ring Buffer 17 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_FREEFULL_MARK 0x006109a8 /* Ring Buffer 17 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_START_WRPOINT 0x006109ac /* Ring Buffer 17 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_RDADDR   0x006109b0 /* Ring Buffer 18 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_WRADDR   0x006109b4 /* Ring Buffer 18 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_BASEADDR 0x006109b8 /* Ring Buffer 18 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_ENDADDR  0x006109bc /* Ring Buffer 18 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_FREEFULL_MARK 0x006109c0 /* Ring Buffer 18 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_START_WRPOINT 0x006109c4 /* Ring Buffer 18 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_RDADDR   0x006109c8 /* Ring Buffer 19 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_WRADDR   0x006109cc /* Ring Buffer 19 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_BASEADDR 0x006109d0 /* Ring Buffer 19 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_ENDADDR  0x006109d4 /* Ring Buffer 19 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_FREEFULL_MARK 0x006109d8 /* Ring Buffer 19 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_START_WRPOINT 0x006109dc /* Ring Buffer 19 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_RDADDR   0x006109e0 /* Ring Buffer 20 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_WRADDR   0x006109e4 /* Ring Buffer 20 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_BASEADDR 0x006109e8 /* Ring Buffer 20 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_ENDADDR  0x006109ec /* Ring Buffer 20 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_FREEFULL_MARK 0x006109f0 /* Ring Buffer 20 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_START_WRPOINT 0x006109f4 /* Ring Buffer 20 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_RDADDR   0x006109f8 /* Ring Buffer 21 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_WRADDR   0x006109fc /* Ring Buffer 21 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_BASEADDR 0x00610a00 /* Ring Buffer 21 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_ENDADDR  0x00610a04 /* Ring Buffer 21 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_FREEFULL_MARK 0x00610a08 /* Ring Buffer 21 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_START_WRPOINT 0x00610a0c /* Ring Buffer 21 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_RDADDR   0x00610a10 /* Ring Buffer 22 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_WRADDR   0x00610a14 /* Ring Buffer 22 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_BASEADDR 0x00610a18 /* Ring Buffer 22 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_ENDADDR  0x00610a1c /* Ring Buffer 22 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_FREEFULL_MARK 0x00610a20 /* Ring Buffer 22 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_START_WRPOINT 0x00610a24 /* Ring Buffer 22 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_RDADDR   0x00610a28 /* Ring Buffer 23 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_WRADDR   0x00610a2c /* Ring Buffer 23 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_BASEADDR 0x00610a30 /* Ring Buffer 23 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_ENDADDR  0x00610a34 /* Ring Buffer 23 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_FREEFULL_MARK 0x00610a38 /* Ring Buffer 23 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_START_WRPOINT 0x00610a3c /* Ring Buffer 23 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_RDADDR   0x00610a40 /* Ring Buffer 24 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_WRADDR   0x00610a44 /* Ring Buffer 24 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_BASEADDR 0x00610a48 /* Ring Buffer 24 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_ENDADDR  0x00610a4c /* Ring Buffer 24 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_FREEFULL_MARK 0x00610a50 /* Ring Buffer 24 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_START_WRPOINT 0x00610a54 /* Ring Buffer 24 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_RDADDR   0x00610a58 /* Ring Buffer 25 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_WRADDR   0x00610a5c /* Ring Buffer 25 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_BASEADDR 0x00610a60 /* Ring Buffer 25 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_ENDADDR  0x00610a64 /* Ring Buffer 25 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_FREEFULL_MARK 0x00610a68 /* Ring Buffer 25 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_START_WRPOINT 0x00610a6c /* Ring Buffer 25 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_RDADDR   0x00610a70 /* Ring Buffer 26 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_WRADDR   0x00610a74 /* Ring Buffer 26 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_BASEADDR 0x00610a78 /* Ring Buffer 26 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_ENDADDR  0x00610a7c /* Ring Buffer 26 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_FREEFULL_MARK 0x00610a80 /* Ring Buffer 26 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_START_WRPOINT 0x00610a84 /* Ring Buffer 26 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_RDADDR   0x00610a88 /* Ring Buffer 27 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_WRADDR   0x00610a8c /* Ring Buffer 27 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_BASEADDR 0x00610a90 /* Ring Buffer 27 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_ENDADDR  0x00610a94 /* Ring Buffer 27 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_FREEFULL_MARK 0x00610a98 /* Ring Buffer 27 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_START_WRPOINT 0x00610a9c /* Ring Buffer 27 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FRMSTADDR 0x00610aa0 /* Ring Buffer 0 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID  0x00610aa4 /* Ring Buffer 0 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FRMSTADDR 0x00610aa8 /* Ring Buffer 1 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID  0x00610aac /* Ring Buffer 1 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FRMSTADDR 0x00610ab0 /* Ring Buffer 2 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID  0x00610ab4 /* Ring Buffer 2 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FRMSTADDR 0x00610ab8 /* Ring Buffer 3 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID  0x00610abc /* Ring Buffer 3 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FRMSTADDR 0x00610ac0 /* Ring Buffer 4 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID  0x00610ac4 /* Ring Buffer 4 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FRMSTADDR 0x00610ac8 /* Ring Buffer 5 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID  0x00610acc /* Ring Buffer 5 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FRMSTADDR 0x00610ad0 /* Ring Buffer 6 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID  0x00610ad4 /* Ring Buffer 6 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FRMSTADDR 0x00610ad8 /* Ring Buffer 7 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID  0x00610adc /* Ring Buffer 7 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FRMSTADDR 0x00610ae0 /* Ring Buffer 8 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID  0x00610ae4 /* Ring Buffer 8 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FRMSTADDR 0x00610ae8 /* Ring Buffer 9 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID  0x00610aec /* Ring Buffer 9 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FRMSTADDR 0x00610af0 /* Ring Buffer 10 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID 0x00610af4 /* Ring Buffer 10 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FRMSTADDR 0x00610af8 /* Ring Buffer 11 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID 0x00610afc /* Ring Buffer 11 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FRMSTADDR 0x00610b00 /* Ring Buffer 12 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID 0x00610b04 /* Ring Buffer 12 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FRMSTADDR 0x00610b08 /* Ring Buffer 13 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID 0x00610b0c /* Ring Buffer 13 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FRMSTADDR 0x00610b10 /* Ring Buffer 14 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID 0x00610b14 /* Ring Buffer 14 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FRMSTADDR 0x00610b18 /* Ring Buffer 15 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID 0x00610b1c /* Ring Buffer 15 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_FRMSTADDR 0x00610b20 /* Ring Buffer 16 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID 0x00610b24 /* Ring Buffer 16 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_FRMSTADDR 0x00610b28 /* Ring Buffer 17 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID 0x00610b2c /* Ring Buffer 17 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_FRMSTADDR 0x00610b30 /* Ring Buffer 18 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID 0x00610b34 /* Ring Buffer 18 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_FRMSTADDR 0x00610b38 /* Ring Buffer 19 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID 0x00610b3c /* Ring Buffer 19 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_FRMSTADDR 0x00610b40 /* Ring Buffer 20 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID 0x00610b44 /* Ring Buffer 20 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_FRMSTADDR 0x00610b48 /* Ring Buffer 21 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID 0x00610b4c /* Ring Buffer 21 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_FRMSTADDR 0x00610b50 /* Ring Buffer 22 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID 0x00610b54 /* Ring Buffer 22 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_FRMSTADDR 0x00610b58 /* Ring Buffer 23 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID 0x00610b5c /* Ring Buffer 23 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_FRMSTADDR 0x00610b60 /* Ring Buffer 24 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID 0x00610b64 /* Ring Buffer 24 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_FRMSTADDR 0x00610b68 /* Ring Buffer 25 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID 0x00610b6c /* Ring Buffer 25 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_FRMSTADDR 0x00610b70 /* Ring Buffer 26 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID 0x00610b74 /* Ring Buffer 26 MI Valid */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_FRMSTADDR 0x00610b78 /* Ring Buffer 27 Frame Start Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID 0x00610b7c /* Ring Buffer 27 MI Valid */

/***************************************************************************
 *STCSYNC_CTRL%i - Source Channel STC Synchronization Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_ARRAY_BASE              0x00610000
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_ARRAY_END               3
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *STCSYNC_CTRL%i - Source Channel STC Synchronization Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_CTRLi :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_reserved0_MASK          0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_reserved0_SHIFT         3

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRLi :: STCSYNC_SEL [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_STCSYNC_SEL_MASK        0x00000006
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_STCSYNC_SEL_SHIFT       1

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRLi :: STCSYNC_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_STCSYNC_ENABLE_MASK     0x00000001
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRLi_STCSYNC_ENABLE_SHIFT    0


/***************************************************************************
 *STCSYNC_OFFSET%i - Source Channel STC Synchronization Offset
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSETi_ARRAY_BASE            0x00610010
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSETi_ARRAY_START           0
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSETi_ARRAY_END             3
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSETi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *STCSYNC_OFFSET%i - Source Channel STC Synchronization Offset
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_OFFSETi :: STCSYNC_OFFSET [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSETi_STCSYNC_OFFSET_MASK   0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSETi_STCSYNC_OFFSET_SHIFT  0


/***************************************************************************
 *DESTCH_CFG%i - Destination Channel Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_BASE                0x00610020
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_START               0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_END                 3
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *DESTCH_CFG%i - Destination Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PROCESS_SEQ_ID_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_SEQ_ID_VALID_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: BLOCKED_ACCESS_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BLOCKED_ACCESS_DISABLE_SHIFT 30

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PROCESS_ID_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_MASK      0x20000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PROCESS_ID_HIGH_SHIFT     29

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: DMA_BLOCK_CNT [28:26] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_MASK        0x1c000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DMA_BLOCK_CNT_SHIFT       26

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_MASK       0x02000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_REVERSE_ENDIAN_SHIFT      25

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: reserved0 [24:22] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_reserved0_MASK            0x01c00000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_reserved0_SHIFT           22

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: FCI_CAP_ID [21:12] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_MASK           0x003ff000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_FCI_CAP_ID_SHIFT          12

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: NOT_PAUSE_WHEN_FULL [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_MASK  0x00000800
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_NOT_PAUSE_WHEN_FULL_SHIFT 11

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: SOURCE_FIFO_ID [10:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_MASK       0x000007c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_SOURCE_FIFO_ID_SHIFT      6

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: INPUT_FRM_SOURCEFIFO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_INPUT_FRM_SOURCEFIFO_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_TO_SOURCEFIFO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_TO_SOURCEFIFO_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: PLAY_FROM_CAPTURE [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_MASK    0x00000008
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_PLAY_FROM_CAPTURE_SHIFT   3

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: DESTFIFO_SIZE_DOUBLE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_DESTFIFO_SIZE_DOUBLE_SHIFT 2

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_MASK   0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_BUFFER_PAIR_ENABLE_SHIFT  1

/* AUD_FMM_BF_CTRL :: DESTCH_CFGi :: CAPTURE_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_MASK       0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CFGi_CAPTURE_ENABLE_SHIFT      0


/***************************************************************************
 *DESTCH_CTRL%i - Destination Channel Operation Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_BASE               0x00610030
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_START              0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_END                3
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *DESTCH_CTRL%i - Destination Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_CTRLi :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_reserved0_MASK           0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_reserved0_SHIFT          1

/* AUD_FMM_BF_CTRL :: DESTCH_CTRLi :: CAPTURE_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_CTRLi_CAPTURE_RUN_SHIFT        0


/***************************************************************************
 *SOURCECH_CFG%i - Source Channel Configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_BASE              0x00610040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_END               9
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SOURCECH_CFG%i - Source Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: PROCESS_SEQ_ID_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_SEQ_ID_VALID_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BLOCKED_ACCESS_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BLOCKED_ACCESS_DISABLE_SHIFT 30

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: PROCESS_ID_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_MASK    0x20000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_PROCESS_ID_HIGH_SHIFT   29

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: DMA_BLOCK_CNT [28:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_MASK      0x1c000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_BLOCK_CNT_SHIFT     26

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_MASK     0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_REVERSE_ENDIAN_SHIFT    25

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_MASK     0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_SHIFT    20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SHARED_SBUF_ID [19:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_MASK     0x000f8000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARED_SBUF_ID_SHIFT    15

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_MASK         0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SHARE_SBUF_SHIFT        14

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SFIFO_START_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SFIFO_START_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_MASK   0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_DMA_READ_DISABLE_SHIFT  12

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: START_SELECTION [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_MASK    0x00000200
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_START_SELECTION_SHIFT   9

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: STC_OFFSET_SELECT [08:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_STC_OFFSET_SELECT_MASK  0x00000180
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_STCSYNC_ENABLE_MASK     0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_STCSYNC_ENABLE_SHIFT    6

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_MASK       0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_LR_DATA_CTRL_SHIFT      3

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_MASK     0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SAMPLE_CH_MODE_SHIFT    2

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_CFGi :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_MASK  0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CFGi_SOURCEFIFO_ENABLE_SHIFT 0


/***************************************************************************
 *SOURCECH_CTRL%i - Source Channel Operation Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_BASE             0x006100a0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_START            0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_END              9
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *SOURCECH_CTRL%i - Source Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_CTRLi :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_reserved0_MASK         0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_reserved0_SHIFT        1

/* AUD_FMM_BF_CTRL :: SOURCECH_CTRLi :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_MASK          0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_CTRLi_PLAY_RUN_SHIFT         0


/***************************************************************************
 *SOURCECH_GRP%i - Source Channel Group Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_BASE              0x00610100
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_START             0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_END               9
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SOURCECH_GRP%i - Source Channel Group Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: INVERT_MSB [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_MASK         0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_INVERT_MSB_SHIFT        31

/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: reserved0 [30:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_reserved0_MASK          0x7fffffe0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_reserved0_SHIFT         5

/* AUD_FMM_BF_CTRL :: SOURCECH_GRPi :: GROUP_ID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_MASK           0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GRPi_GROUP_ID_SHIFT          0


/***************************************************************************
 *BLOCKCNT_RESET_PERIOD - Block Counter reset period
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BLOCKCNT_RESET_PERIOD :: BLOCKCNT_RESET_PERIOD [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_SHIFT 0

/***************************************************************************
 *FIFO_RW_ADDR_SEL - SRC/DST FIFO Read/Write Address Select
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR_SEL :: reserved0 [31:06] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_reserved0_MASK       0xffffffc0
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_reserved0_SHIFT      6

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR_SEL :: FIFO_RW_ADDR_SEL [05:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_MASK 0x0000003f
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_SEL_FIFO_RW_ADDR_SEL_SHIFT 0

/***************************************************************************
 *FIFO_RW_ADDR - SRC/DST FIFO Read/Write Address Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_WRAP_MASK    0x80000000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_WRAP_SHIFT   31

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_MASK         0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_WRADDR_SHIFT        16

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_WRAP_MASK    0x00008000
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_WRAP_SHIFT   15

/* AUD_FMM_BF_CTRL :: FIFO_RW_ADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_MASK         0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR_FIFO_RDADDR_SHIFT        0

/***************************************************************************
 *FIFO_FLOWON_STAT - Source FIFO Flow-on Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_MASK       0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_SHIFT      10

/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: SOURCE_FIFO_FLOWON [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_MASK 0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_SHIFT 0

/***************************************************************************
 *ADAPTRATE_0_CFG - Source Channel 0 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_1_CFG - Source Channel 1 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_2_CFG - Source Channel 2 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_3_CFG - Source Channel 3 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_4_CFG - Source Channel 4 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_4_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_4_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_5_CFG - Source Channel 5 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_5_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_5_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_6_CFG - Source Channel 6 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_6_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_6_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_7_CFG - Source Channel 7 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_reserved0_SHIFT       18

/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: ADAPTIVE_RATE_MASTER_ENABLE [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_RATE_MASTER_ENABLE_MASK 0x00020000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_RATE_MASTER_ENABLE_SHIFT 17

/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: ADAPT_SAMPLINGRATE [16:14] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPT_SAMPLINGRATE_MASK 0x0001c000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPT_SAMPLINGRATE_SHIFT 14

/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: TRIWINDOW_WIDTH_SEL [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 10

/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: ADAPTIVE_RATE_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00000200
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 9

/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: ADAPTIVE_CAP_SEL [08:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_CAP_SEL_MASK 0x000001f0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_CAP_SEL_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_7_CFG :: ADAPTIVE_SFIFO_SEL [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_7_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_0 - Threshold for automatic rate control for counter 0
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_0_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_0_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_0 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_0_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_0_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_1 - Threshold for automatic rate control for counter 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_1_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_1_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_1 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_1_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_1_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_2 - Threshold for automatic rate control for counter 2
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_2 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_2_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_2_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_2 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_2_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_2_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_3 - Threshold for automatic rate control for counter 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_3 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_3_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_3_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_3 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_3_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_3_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_4 - Threshold for automatic rate control for counter 4
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_4 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_4_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_4_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_4 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_4_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_4_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_5 - Threshold for automatic rate control for counter 5
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_5 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_5_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_5_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_5 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_5_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_5_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_6 - Threshold for automatic rate control for counter 6
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_6 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_6_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_6_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_6 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_6_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_6_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_THRESHOLD_7 - Threshold for automatic rate control for counter 7
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_7 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_7_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_7_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_THRESHOLD_7 :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_7_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_THRESHOLD_7_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_0 - Force Repeat or Force Drop Write Counter for adaptive rate control 0
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_0 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_1 - Force Repeat or Force Drop Write Counter for adaptive rate control 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_1 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_2 - Force Repeat or Force Drop Write Counter for adaptive rate control 2
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_2 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_2 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_3 - Force Repeat or Force Drop Write Counter for adaptive rate control 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_3 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_3 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_4 - Force Repeat or Force Drop Write Counter for adaptive rate control 4
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_4 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_4_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_4_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_4 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_4_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_4_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_5 - Force Repeat or Force Drop Write Counter for adaptive rate control 5
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_5 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_5_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_5_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_5 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_5_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_5_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_6 - Force Repeat or Force Drop Write Counter for adaptive rate control 6
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_6 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_6_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_6_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_6 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_6_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_6_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_7 - Force Repeat or Force Drop Write Counter for adaptive rate control 7
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_7 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_7_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_7_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_7 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_7_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_7_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *DISABLE_FORCE_REPEAT_DROP_GROUPING - DISABLE Force Repeat Drop Grouping
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DISABLE_FORCE_REPEAT_DROP_GROUPING :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING_reserved0_MASK 0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING_reserved0_SHIFT 1

/* AUD_FMM_BF_CTRL :: DISABLE_FORCE_REPEAT_DROP_GROUPING :: DISABLE_FORCE_REPEAT_DROP_GROUPING [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING_DISABLE_FORCE_REPEAT_DROP_GROUPING_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING_DISABLE_FORCE_REPEAT_DROP_GROUPING_SHIFT 0
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING_DISABLE_FORCE_REPEAT_DROP_GROUPING_Disable 1
#define BCHP_AUD_FMM_BF_CTRL_DISABLE_FORCE_REPEAT_DROP_GROUPING_DISABLE_FORCE_REPEAT_DROP_GROUPING_Enable 0

/***************************************************************************
 *RATECNT_SCH_0TO1 - Adaptive Rate Control Counter for Source Channels 0 and 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RATECNT_SCH_0TO1 :: RATECNT_SOURCH_1 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_1_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_1_SHIFT 16

/* AUD_FMM_BF_CTRL :: RATECNT_SCH_0TO1 :: RATECNT_SOURCH_0 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_0_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_0_SHIFT 0

/***************************************************************************
 *RATECNT_SCH_2TO3 - Adaptive Rate Control Counter for Source Channels 2 and 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RATECNT_SCH_2TO3 :: RATECNT_SOURCH_3 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_3_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_3_SHIFT 16

/* AUD_FMM_BF_CTRL :: RATECNT_SCH_2TO3 :: RATECNT_SOURCH_2 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_2_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_2_SHIFT 0

/***************************************************************************
 *RATECNT_SCH_4TO5 - Adaptive Rate Control Counter for Source Channels 4 and 5
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RATECNT_SCH_4TO5 :: RATECNT_SOURCH_5 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_4TO5_RATECNT_SOURCH_5_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_4TO5_RATECNT_SOURCH_5_SHIFT 16

/* AUD_FMM_BF_CTRL :: RATECNT_SCH_4TO5 :: RATECNT_SOURCH_4 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_4TO5_RATECNT_SOURCH_4_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_4TO5_RATECNT_SOURCH_4_SHIFT 0

/***************************************************************************
 *RATECNT_SCH_6TO7 - Adaptive Rate Control Counter for Source Channels 6 and 7
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RATECNT_SCH_6TO7 :: RATECNT_SOURCH_7 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_6TO7_RATECNT_SOURCH_7_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_6TO7_RATECNT_SOURCH_7_SHIFT 16

/* AUD_FMM_BF_CTRL :: RATECNT_SCH_6TO7 :: RATECNT_SOURCH_6 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_6TO7_RATECNT_SOURCH_6_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_6TO7_RATECNT_SOURCH_6_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT_01 - Repeat or Drop Read Counter for adaptive rate control 0 and 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_01 :: ADAPT_REPEATDROP_RDCNT_1 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_1_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_1_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_01 :: ADAPT_REPEATDROP_RDCNT_0 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_0_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_0_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT_23 - Repeat or Drop Read Counter for adaptive rate control 2 and 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_23 :: ADAPT_REPEATDROP_RDCNT_3 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_3_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_3_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_23 :: ADAPT_REPEATDROP_RDCNT_2 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_2_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_2_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT_45 - Repeat or Drop Read Counter for adaptive rate control 4 and 5
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_45 :: ADAPT_REPEATDROP_RDCNT_5 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_45_ADAPT_REPEATDROP_RDCNT_5_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_45_ADAPT_REPEATDROP_RDCNT_5_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_45 :: ADAPT_REPEATDROP_RDCNT_4 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_45_ADAPT_REPEATDROP_RDCNT_4_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_45_ADAPT_REPEATDROP_RDCNT_4_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT_67 - Repeat or Drop Read Counter for adaptive rate control 6 and 7
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_67 :: ADAPT_REPEATDROP_RDCNT_7 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_67_ADAPT_REPEATDROP_RDCNT_7_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_67_ADAPT_REPEATDROP_RDCNT_7_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_67 :: ADAPT_REPEATDROP_RDCNT_6 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_67_ADAPT_REPEATDROP_RDCNT_6_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_67_ADAPT_REPEATDROP_RDCNT_6_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_CNT_ZERO_STAT - Repeat or Drop Read Counter (0-7) to zero
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: reserved0 [31:08] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_MASK 0xffffff00
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_SHIFT 8

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_7_ZERO [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_7_ZERO_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_7_ZERO_SHIFT 7

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_6_ZERO [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_6_ZERO_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_6_ZERO_SHIFT 6

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_5_ZERO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_5_ZERO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_5_ZERO_SHIFT 5

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_4_ZERO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_4_ZERO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_4_ZERO_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_3_ZERO [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_MASK 0x00000008
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_SHIFT 3

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_2_ZERO [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_SHIFT 2

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_1_ZERO [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_SHIFT 1

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_0_ZERO [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_RD_REPEATORDROP_STAT - Source FIFO Read Repeat or Drop Read Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_MASK 0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_RD_REPEATORDROP [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_MASK 0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_RD_REPEATORDROP_SHIFT 0

/***************************************************************************
 *SOURCECH_GROUP_BEGIN - Source Channel Group Begin Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_BEGIN :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_reserved0_MASK   0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_reserved0_SHIFT  10

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_BEGIN :: STATUS [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_STATUS_MASK      0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN_STATUS_SHIFT     0

/***************************************************************************
 *SOURCECH_GROUP_ENABLE - Source Channel Group Enable Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_ENABLE :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_reserved0_MASK  0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_ENABLE :: STATUS [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_STATUS_MASK     0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE_STATUS_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_FLOWON - Source Channel Group Flowon Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_FLOWON :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_reserved0_MASK  0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_FLOWON :: STATUS [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_STATUS_MASK     0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON_STATUS_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_SYNC_DIS - Source Channel Group Sync Disable
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_SYNC_DIS :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_reserved0_MASK 0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_SYNC_DIS :: CTRL [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_MASK     0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_SYNC_DIS_CTRL_SHIFT    0

/***************************************************************************
 *SOURCECH_GROUP_DMA_ON - Source Channel Group DMA On Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_DMA_ON :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_reserved0_MASK  0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_GROUP_DMA_ON :: STATUS [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_STATUS_MASK     0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON_STATUS_SHIFT    0

/***************************************************************************
 *DMA_REQUEST - DMA Request Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_REQUEST :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_REQUEST_reserved0_MASK            0xffffc000
#define BCHP_AUD_FMM_BF_CTRL_DMA_REQUEST_reserved0_SHIFT           14

/* AUD_FMM_BF_CTRL :: DMA_REQUEST :: STATUS [13:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_REQUEST_STATUS_MASK               0x00003fff
#define BCHP_AUD_FMM_BF_CTRL_DMA_REQUEST_STATUS_SHIFT              0

/***************************************************************************
 *DMA_STATUS - DMA Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved0_MASK             0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved0_SHIFT            9

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_IDLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_IDLE_MASK              0x00000100
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_IDLE_SHIFT             8

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: reserved1 [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved1_MASK             0x00000080
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_reserved1_SHIFT            7

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_BUF [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_BUF_MASK               0x00000040
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_BUF_SHIFT              6

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_CAP [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_CAP_MASK               0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_CAP_SHIFT              5

/* AUD_FMM_BF_CTRL :: DMA_STATUS :: DMA_ID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_ID_MASK                0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_DMA_STATUS_DMA_ID_SHIFT               0

/***************************************************************************
 *FREEFULL_MARK_TRIG_STATE - FreeFull Mark Interrupt Trigger State
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FREEFULL_MARK_TRIG_STATE :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_reserved0_MASK 0xffffc000
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_reserved0_SHIFT 14

/* AUD_FMM_BF_CTRL :: FREEFULL_MARK_TRIG_STATE :: FULLMARK_ARMED [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FULLMARK_ARMED_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FULLMARK_ARMED_SHIFT 10

/* AUD_FMM_BF_CTRL :: FREEFULL_MARK_TRIG_STATE :: FREEMARK_ARMED [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FREEMARK_ARMED_MASK 0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FREEMARK_ARMED_SHIFT 0

/***************************************************************************
 *REARM_FREEFULL_MARK - Re-Arm FreeFull Mark Interrupt
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: REARM_FREEFULL_MARK :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_reserved0_MASK    0xffffc000
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_reserved0_SHIFT   14

/* AUD_FMM_BF_CTRL :: REARM_FREEFULL_MARK :: REARM_FULLMARK [13:10] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FULLMARK_MASK 0x00003c00
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FULLMARK_SHIFT 10

/* AUD_FMM_BF_CTRL :: REARM_FREEFULL_MARK :: REARM_FREEMARK [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FREEMARK_MASK 0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FREEMARK_SHIFT 0

/***************************************************************************
 *CLIENTPAIR_FLAGS - DMA Client Pair Error Flags
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_FLAGS :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_reserved0_MASK       0xffffc000
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_reserved0_SHIFT      14

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_FLAGS :: FLAGS [13:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_FLAGS_MASK           0x00003fff
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_FLAGS_SHIFT          0

/***************************************************************************
 *CLIENTPAIR_STATUS - DMA Client Pair Error Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_MASK      0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_SHIFT     9

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: TRIG [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_MASK           0x00000100
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_SHIFT          8

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved1 [07:05] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_MASK      0x000000e0
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_SHIFT     5

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: EID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_MASK            0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_SHIFT           0

/***************************************************************************
 *CLIENTPAIR_REARM - DMA Client Pair Re-Arm
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_MASK       0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_SHIFT      1

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: REARM [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_MASK           0x00000001
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_SHIFT          0

/***************************************************************************
 *SCB_BRIDGE_STATUS - SCB Bridge Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: reserved0 [31:04] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_reserved0_MASK      0xfffffff0
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_reserved0_SHIFT     4

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: FLOW_TO_DMA [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_MASK    0x00000008
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_SHIFT   3
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DMA_read 1
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_FLOW_TO_DMA_DMA_write 0

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: BURST_CNT [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_MASK      0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_BURST_CNT_SHIFT     2

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: CMD_CNT [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_MASK        0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_CMD_CNT_SHIFT       1

/* AUD_FMM_BF_CTRL :: SCB_BRIDGE_STATUS :: SCB_REQ_CNT [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_MASK    0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS_SCB_REQ_CNT_SHIFT   0

/***************************************************************************
 *RINGBUF_0_RDADDR - Ring Buffer 0 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_0_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_WRADDR - Ring Buffer 0 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_0_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_BASEADDR - Ring Buffer 0 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_0_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_0_ENDADDR - Ring Buffer 0 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_FREEFULL_MARK - Ring Buffer 0 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_0_START_WRPOINT - Ring Buffer 0 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_1_RDADDR - Ring Buffer 1 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_1_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_WRADDR - Ring Buffer 1 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_1_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_BASEADDR - Ring Buffer 1 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_1_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_1_ENDADDR - Ring Buffer 1 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_FREEFULL_MARK - Ring Buffer 1 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_1_START_WRPOINT - Ring Buffer 1 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_2_RDADDR - Ring Buffer 2 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_2_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_WRADDR - Ring Buffer 2 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_2_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_BASEADDR - Ring Buffer 2 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_2_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_2_ENDADDR - Ring Buffer 2 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_FREEFULL_MARK - Ring Buffer 2 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_2_START_WRPOINT - Ring Buffer 2 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_3_RDADDR - Ring Buffer 3 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_3_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_WRADDR - Ring Buffer 3 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_3_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_BASEADDR - Ring Buffer 3 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_3_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_3_ENDADDR - Ring Buffer 3 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_FREEFULL_MARK - Ring Buffer 3 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_3_START_WRPOINT - Ring Buffer 3 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_4_RDADDR - Ring Buffer 4 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_4_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_WRADDR - Ring Buffer 4 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_4_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_BASEADDR - Ring Buffer 4 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_4_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_4_ENDADDR - Ring Buffer 4 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_FREEFULL_MARK - Ring Buffer 4 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_4_START_WRPOINT - Ring Buffer 4 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_5_RDADDR - Ring Buffer 5 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_5_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_WRADDR - Ring Buffer 5 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_5_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_BASEADDR - Ring Buffer 5 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_5_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_5_ENDADDR - Ring Buffer 5 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_FREEFULL_MARK - Ring Buffer 5 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_5_START_WRPOINT - Ring Buffer 5 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_6_RDADDR - Ring Buffer 6 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_6_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_WRADDR - Ring Buffer 6 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_6_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_BASEADDR - Ring Buffer 6 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_6_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_6_ENDADDR - Ring Buffer 6 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_FREEFULL_MARK - Ring Buffer 6 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_6_START_WRPOINT - Ring Buffer 6 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_7_RDADDR - Ring Buffer 7 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_7_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_WRADDR - Ring Buffer 7 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_7_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_BASEADDR - Ring Buffer 7 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_7_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_7_ENDADDR - Ring Buffer 7 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_FREEFULL_MARK - Ring Buffer 7 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_7_START_WRPOINT - Ring Buffer 7 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_8_RDADDR - Ring Buffer 8 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_8_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_WRADDR - Ring Buffer 8 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_8_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_BASEADDR - Ring Buffer 8 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_8_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_8_ENDADDR - Ring Buffer 8 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_FREEFULL_MARK - Ring Buffer 8 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_8_START_WRPOINT - Ring Buffer 8 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_9_RDADDR - Ring Buffer 9 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_9_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_WRADDR - Ring Buffer 9 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_9_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_BASEADDR - Ring Buffer 9 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_9_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_9_ENDADDR - Ring Buffer 9 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_FREEFULL_MARK - Ring Buffer 9 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_9_START_WRPOINT - Ring Buffer 9 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_10_RDADDR - Ring Buffer 10 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_10_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_WRADDR - Ring Buffer 10 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_10_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_BASEADDR - Ring Buffer 10 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_10_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_10_ENDADDR - Ring Buffer 10 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_FREEFULL_MARK - Ring Buffer 10 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_10_START_WRPOINT - Ring Buffer 10 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_11_RDADDR - Ring Buffer 11 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_11_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_WRADDR - Ring Buffer 11 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_11_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_BASEADDR - Ring Buffer 11 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_11_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_11_ENDADDR - Ring Buffer 11 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_FREEFULL_MARK - Ring Buffer 11 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_11_START_WRPOINT - Ring Buffer 11 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_12_RDADDR - Ring Buffer 12 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_12_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_WRADDR - Ring Buffer 12 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_12_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_BASEADDR - Ring Buffer 12 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_12_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_12_ENDADDR - Ring Buffer 12 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_FREEFULL_MARK - Ring Buffer 12 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_12_START_WRPOINT - Ring Buffer 12 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_13_RDADDR - Ring Buffer 13 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_13_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_WRADDR - Ring Buffer 13 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_13_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_BASEADDR - Ring Buffer 13 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_13_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_13_ENDADDR - Ring Buffer 13 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_FREEFULL_MARK - Ring Buffer 13 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_13_START_WRPOINT - Ring Buffer 13 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_14_RDADDR - Ring Buffer 14 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_14_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_WRADDR - Ring Buffer 14 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_14_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_BASEADDR - Ring Buffer 14 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_14_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_14_ENDADDR - Ring Buffer 14 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_FREEFULL_MARK - Ring Buffer 14 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_14_START_WRPOINT - Ring Buffer 14 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_15_RDADDR - Ring Buffer 15 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_15_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_WRADDR - Ring Buffer 15 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_15_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_BASEADDR - Ring Buffer 15 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_15_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_15_ENDADDR - Ring Buffer 15 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_FREEFULL_MARK - Ring Buffer 15 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_15_START_WRPOINT - Ring Buffer 15 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_16_RDADDR - Ring Buffer 16 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_16_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_16_WRADDR - Ring Buffer 16 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_16_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_16_BASEADDR - Ring Buffer 16 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_16_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_16_ENDADDR - Ring Buffer 16 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_16_FREEFULL_MARK - Ring Buffer 16 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_16_START_WRPOINT - Ring Buffer 16 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_17_RDADDR - Ring Buffer 17 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_17_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_17_WRADDR - Ring Buffer 17 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_17_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_17_BASEADDR - Ring Buffer 17 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_17_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_17_ENDADDR - Ring Buffer 17 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_17_FREEFULL_MARK - Ring Buffer 17 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_17_START_WRPOINT - Ring Buffer 17 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_18_RDADDR - Ring Buffer 18 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_18_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_18_WRADDR - Ring Buffer 18 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_18_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_18_BASEADDR - Ring Buffer 18 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_18_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_18_ENDADDR - Ring Buffer 18 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_18_FREEFULL_MARK - Ring Buffer 18 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_18_START_WRPOINT - Ring Buffer 18 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_19_RDADDR - Ring Buffer 19 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_19_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_19_WRADDR - Ring Buffer 19 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_19_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_19_BASEADDR - Ring Buffer 19 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_19_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_19_ENDADDR - Ring Buffer 19 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_19_FREEFULL_MARK - Ring Buffer 19 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_19_START_WRPOINT - Ring Buffer 19 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_20_RDADDR - Ring Buffer 20 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_20_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_20_WRADDR - Ring Buffer 20 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_20_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_20_BASEADDR - Ring Buffer 20 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_20_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_20_ENDADDR - Ring Buffer 20 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_20_FREEFULL_MARK - Ring Buffer 20 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_20_START_WRPOINT - Ring Buffer 20 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_21_RDADDR - Ring Buffer 21 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_21_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_21_WRADDR - Ring Buffer 21 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_21_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_21_BASEADDR - Ring Buffer 21 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_21_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_21_ENDADDR - Ring Buffer 21 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_21_FREEFULL_MARK - Ring Buffer 21 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_21_START_WRPOINT - Ring Buffer 21 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_22_RDADDR - Ring Buffer 22 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_22_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_22_WRADDR - Ring Buffer 22 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_22_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_22_BASEADDR - Ring Buffer 22 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_22_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_22_ENDADDR - Ring Buffer 22 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_22_FREEFULL_MARK - Ring Buffer 22 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_22_START_WRPOINT - Ring Buffer 22 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_23_RDADDR - Ring Buffer 23 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_23_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_23_WRADDR - Ring Buffer 23 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_23_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_23_BASEADDR - Ring Buffer 23 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_23_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_23_ENDADDR - Ring Buffer 23 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_23_FREEFULL_MARK - Ring Buffer 23 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_23_START_WRPOINT - Ring Buffer 23 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_24_RDADDR - Ring Buffer 24 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_24_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_24_WRADDR - Ring Buffer 24 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_24_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_24_BASEADDR - Ring Buffer 24 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_24_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_24_ENDADDR - Ring Buffer 24 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_24_FREEFULL_MARK - Ring Buffer 24 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_24_START_WRPOINT - Ring Buffer 24 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_25_RDADDR - Ring Buffer 25 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_25_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_25_WRADDR - Ring Buffer 25 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_25_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_25_BASEADDR - Ring Buffer 25 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_25_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_25_ENDADDR - Ring Buffer 25 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_25_FREEFULL_MARK - Ring Buffer 25 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_25_START_WRPOINT - Ring Buffer 25 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_26_RDADDR - Ring Buffer 26 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_26_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_26_WRADDR - Ring Buffer 26 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_26_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_26_BASEADDR - Ring Buffer 26 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_26_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_26_ENDADDR - Ring Buffer 26 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_26_FREEFULL_MARK - Ring Buffer 26 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_26_START_WRPOINT - Ring Buffer 26 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_27_RDADDR - Ring Buffer 27 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_27_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_27_WRADDR - Ring Buffer 27 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_27_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_27_BASEADDR - Ring Buffer 27 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_27_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_27_ENDADDR - Ring Buffer 27 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_27_FREEFULL_MARK - Ring Buffer 27 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_27_START_WRPOINT - Ring Buffer 27 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_0_FRMSTADDR - Ring Buffer 0 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_MI_VALID - Ring Buffer 0 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_0_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_0_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_1_FRMSTADDR - Ring Buffer 1 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_MI_VALID - Ring Buffer 1 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_1_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_1_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_2_FRMSTADDR - Ring Buffer 2 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_MI_VALID - Ring Buffer 2 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_2_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_2_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_3_FRMSTADDR - Ring Buffer 3 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_MI_VALID - Ring Buffer 3 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_3_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_3_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_4_FRMSTADDR - Ring Buffer 4 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_MI_VALID - Ring Buffer 4 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_4_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_4_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_5_FRMSTADDR - Ring Buffer 5 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_MI_VALID - Ring Buffer 5 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_5_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_5_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_6_FRMSTADDR - Ring Buffer 6 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_MI_VALID - Ring Buffer 6 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_6_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_6_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_7_FRMSTADDR - Ring Buffer 7 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_MI_VALID - Ring Buffer 7 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_7_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_7_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_8_FRMSTADDR - Ring Buffer 8 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_MI_VALID - Ring Buffer 8 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_8_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_8_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_9_FRMSTADDR - Ring Buffer 9 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_MI_VALID - Ring Buffer 9 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID_UNDEFINED_MASK     0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID_UNDEFINED_SHIFT    5

/* AUD_FMM_BF_CTRL :: RINGBUF_9_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID_VALID_MASK         0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID_VALID_SHIFT        4

/* AUD_FMM_BF_CTRL :: RINGBUF_9_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID_META_INDEX_MASK    0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_MI_VALID_META_INDEX_SHIFT   0

/***************************************************************************
 *RINGBUF_10_FRMSTADDR - Ring Buffer 10 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_MI_VALID - Ring Buffer 10 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_10_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_10_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_11_FRMSTADDR - Ring Buffer 11 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_MI_VALID - Ring Buffer 11 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_11_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_11_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_12_FRMSTADDR - Ring Buffer 12 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_MI_VALID - Ring Buffer 12 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_12_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_12_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_13_FRMSTADDR - Ring Buffer 13 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_MI_VALID - Ring Buffer 13 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_13_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_13_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_14_FRMSTADDR - Ring Buffer 14 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_MI_VALID - Ring Buffer 14 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_14_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_14_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_15_FRMSTADDR - Ring Buffer 15 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_MI_VALID - Ring Buffer 15 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_15_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_15_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_16_FRMSTADDR - Ring Buffer 16 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_16_MI_VALID - Ring Buffer 16 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_16_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_16_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_16_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_16_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_17_FRMSTADDR - Ring Buffer 17 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_17_MI_VALID - Ring Buffer 17 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_17_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_17_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_17_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_17_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_18_FRMSTADDR - Ring Buffer 18 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_18_MI_VALID - Ring Buffer 18 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_18_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_18_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_18_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_18_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_19_FRMSTADDR - Ring Buffer 19 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_19_MI_VALID - Ring Buffer 19 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_19_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_19_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_19_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_19_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_20_FRMSTADDR - Ring Buffer 20 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_20_MI_VALID - Ring Buffer 20 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_20_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_20_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_20_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_20_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_21_FRMSTADDR - Ring Buffer 21 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_21_MI_VALID - Ring Buffer 21 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_21_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_21_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_21_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_21_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_22_FRMSTADDR - Ring Buffer 22 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_22_MI_VALID - Ring Buffer 22 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_22_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_22_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_22_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_22_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_23_FRMSTADDR - Ring Buffer 23 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_23_MI_VALID - Ring Buffer 23 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_23_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_23_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_23_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_23_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_24_FRMSTADDR - Ring Buffer 24 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_24_MI_VALID - Ring Buffer 24 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_24_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_24_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_24_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_24_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_25_FRMSTADDR - Ring Buffer 25 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_25_MI_VALID - Ring Buffer 25 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_25_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_25_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_25_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_25_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_26_FRMSTADDR - Ring Buffer 26 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_26_MI_VALID - Ring Buffer 26 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_26_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_26_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_26_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_26_MI_VALID_META_INDEX_SHIFT  0

/***************************************************************************
 *RINGBUF_27_FRMSTADDR - Ring Buffer 27 Frame Start Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_FRMSTADDR :: FRAME_START_ADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_FRMSTADDR_FRAME_START_ADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_FRMSTADDR_FRAME_START_ADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_27_MI_VALID - Ring Buffer 27 MI Valid
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_27_MI_VALID :: UNDEFINED [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID_UNDEFINED_MASK    0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID_UNDEFINED_SHIFT   5

/* AUD_FMM_BF_CTRL :: RINGBUF_27_MI_VALID :: VALID [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID_VALID_MASK        0x00000010
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID_VALID_SHIFT       4

/* AUD_FMM_BF_CTRL :: RINGBUF_27_MI_VALID :: META_INDEX [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID_META_INDEX_MASK   0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_27_MI_VALID_META_INDEX_SHIFT  0

#endif /* #ifndef BCHP_AUD_FMM_BF_CTRL_H__ */

/* End of File */
