module TrivialFunction(
  input wire clk,
  input wire [7:0] x,
  output wire [7:0] out
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  reg [7:0] p0_x;
  always_ff @ (posedge clk) begin
    p0_x <= x;
  end
  assign out = p0_x;
endmodule
