/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE2_EDMA1_QM_REGS_H_
#define ASIC_REG_DCORE2_EDMA1_QM_REGS_H_

/*
 *****************************************
 *   DCORE2_EDMA1_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE2_EDMA1_QM_GLBL_CFG0 0x45DA000

#define mmDCORE2_EDMA1_QM_GLBL_CFG1 0x45DA004

#define mmDCORE2_EDMA1_QM_GLBL_CFG2 0x45DA008

#define mmDCORE2_EDMA1_QM_GLBL_ERR_CFG 0x45DA00C

#define mmDCORE2_EDMA1_QM_GLBL_ERR_CFG1 0x45DA010

#define mmDCORE2_EDMA1_QM_GLBL_ERR_ARC_HALT_EN 0x45DA014

#define mmDCORE2_EDMA1_QM_GLBL_AXCACHE 0x45DA018

#define mmDCORE2_EDMA1_QM_GLBL_STS0 0x45DA01C

#define mmDCORE2_EDMA1_QM_GLBL_STS1 0x45DA020

#define mmDCORE2_EDMA1_QM_GLBL_ERR_STS_0 0x45DA024

#define mmDCORE2_EDMA1_QM_GLBL_ERR_STS_1 0x45DA028

#define mmDCORE2_EDMA1_QM_GLBL_ERR_STS_2 0x45DA02C

#define mmDCORE2_EDMA1_QM_GLBL_ERR_STS_3 0x45DA030

#define mmDCORE2_EDMA1_QM_GLBL_ERR_STS_4 0x45DA034

#define mmDCORE2_EDMA1_QM_GLBL_ERR_MSG_EN_0 0x45DA038

#define mmDCORE2_EDMA1_QM_GLBL_ERR_MSG_EN_1 0x45DA03C

#define mmDCORE2_EDMA1_QM_GLBL_ERR_MSG_EN_2 0x45DA040

#define mmDCORE2_EDMA1_QM_GLBL_ERR_MSG_EN_3 0x45DA044

#define mmDCORE2_EDMA1_QM_GLBL_ERR_MSG_EN_4 0x45DA048

#define mmDCORE2_EDMA1_QM_GLBL_PROT 0x45DA04C

#define mmDCORE2_EDMA1_QM_PQ_BASE_LO_0 0x45DA050

#define mmDCORE2_EDMA1_QM_PQ_BASE_LO_1 0x45DA054

#define mmDCORE2_EDMA1_QM_PQ_BASE_LO_2 0x45DA058

#define mmDCORE2_EDMA1_QM_PQ_BASE_LO_3 0x45DA05C

#define mmDCORE2_EDMA1_QM_PQ_BASE_HI_0 0x45DA060

#define mmDCORE2_EDMA1_QM_PQ_BASE_HI_1 0x45DA064

#define mmDCORE2_EDMA1_QM_PQ_BASE_HI_2 0x45DA068

#define mmDCORE2_EDMA1_QM_PQ_BASE_HI_3 0x45DA06C

#define mmDCORE2_EDMA1_QM_PQ_SIZE_0 0x45DA070

#define mmDCORE2_EDMA1_QM_PQ_SIZE_1 0x45DA074

#define mmDCORE2_EDMA1_QM_PQ_SIZE_2 0x45DA078

#define mmDCORE2_EDMA1_QM_PQ_SIZE_3 0x45DA07C

#define mmDCORE2_EDMA1_QM_PQ_PI_0 0x45DA080

#define mmDCORE2_EDMA1_QM_PQ_PI_1 0x45DA084

#define mmDCORE2_EDMA1_QM_PQ_PI_2 0x45DA088

#define mmDCORE2_EDMA1_QM_PQ_PI_3 0x45DA08C

#define mmDCORE2_EDMA1_QM_PQ_CI_0 0x45DA090

#define mmDCORE2_EDMA1_QM_PQ_CI_1 0x45DA094

#define mmDCORE2_EDMA1_QM_PQ_CI_2 0x45DA098

#define mmDCORE2_EDMA1_QM_PQ_CI_3 0x45DA09C

#define mmDCORE2_EDMA1_QM_PQ_CFG0_0 0x45DA0A0

#define mmDCORE2_EDMA1_QM_PQ_CFG0_1 0x45DA0A4

#define mmDCORE2_EDMA1_QM_PQ_CFG0_2 0x45DA0A8

#define mmDCORE2_EDMA1_QM_PQ_CFG0_3 0x45DA0AC

#define mmDCORE2_EDMA1_QM_PQ_CFG1_0 0x45DA0B0

#define mmDCORE2_EDMA1_QM_PQ_CFG1_1 0x45DA0B4

#define mmDCORE2_EDMA1_QM_PQ_CFG1_2 0x45DA0B8

#define mmDCORE2_EDMA1_QM_PQ_CFG1_3 0x45DA0BC

#define mmDCORE2_EDMA1_QM_PQ_STS0_0 0x45DA0C0

#define mmDCORE2_EDMA1_QM_PQ_STS0_1 0x45DA0C4

#define mmDCORE2_EDMA1_QM_PQ_STS0_2 0x45DA0C8

#define mmDCORE2_EDMA1_QM_PQ_STS0_3 0x45DA0CC

#define mmDCORE2_EDMA1_QM_PQ_STS1_0 0x45DA0D0

#define mmDCORE2_EDMA1_QM_PQ_STS1_1 0x45DA0D4

#define mmDCORE2_EDMA1_QM_PQ_STS1_2 0x45DA0D8

#define mmDCORE2_EDMA1_QM_PQ_STS1_3 0x45DA0DC

#define mmDCORE2_EDMA1_QM_CQ_CFG0_0 0x45DA0E0

#define mmDCORE2_EDMA1_QM_CQ_CFG0_1 0x45DA0E4

#define mmDCORE2_EDMA1_QM_CQ_CFG0_2 0x45DA0E8

#define mmDCORE2_EDMA1_QM_CQ_CFG0_3 0x45DA0EC

#define mmDCORE2_EDMA1_QM_CQ_CFG0_4 0x45DA0F0

#define mmDCORE2_EDMA1_QM_CQ_STS0_0 0x45DA0F4

#define mmDCORE2_EDMA1_QM_CQ_STS0_1 0x45DA0F8

#define mmDCORE2_EDMA1_QM_CQ_STS0_2 0x45DA0FC

#define mmDCORE2_EDMA1_QM_CQ_STS0_3 0x45DA100

#define mmDCORE2_EDMA1_QM_CQ_STS0_4 0x45DA104

#define mmDCORE2_EDMA1_QM_CQ_CFG1_0 0x45DA108

#define mmDCORE2_EDMA1_QM_CQ_CFG1_1 0x45DA10C

#define mmDCORE2_EDMA1_QM_CQ_CFG1_2 0x45DA110

#define mmDCORE2_EDMA1_QM_CQ_CFG1_3 0x45DA114

#define mmDCORE2_EDMA1_QM_CQ_CFG1_4 0x45DA118

#define mmDCORE2_EDMA1_QM_CQ_STS1_0 0x45DA11C

#define mmDCORE2_EDMA1_QM_CQ_STS1_1 0x45DA120

#define mmDCORE2_EDMA1_QM_CQ_STS1_2 0x45DA124

#define mmDCORE2_EDMA1_QM_CQ_STS1_3 0x45DA128

#define mmDCORE2_EDMA1_QM_CQ_STS1_4 0x45DA12C

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_0 0x45DA150

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_0 0x45DA154

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_0 0x45DA158

#define mmDCORE2_EDMA1_QM_CQ_CTL_0 0x45DA15C

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_1 0x45DA160

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_1 0x45DA164

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_1 0x45DA168

#define mmDCORE2_EDMA1_QM_CQ_CTL_1 0x45DA16C

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_2 0x45DA170

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_2 0x45DA174

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_2 0x45DA178

#define mmDCORE2_EDMA1_QM_CQ_CTL_2 0x45DA17C

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_3 0x45DA180

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_3 0x45DA184

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_3 0x45DA188

#define mmDCORE2_EDMA1_QM_CQ_CTL_3 0x45DA18C

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_4 0x45DA190

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_4 0x45DA194

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_4 0x45DA198

#define mmDCORE2_EDMA1_QM_CQ_CTL_4 0x45DA19C

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_STS_0 0x45DA1A0

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_STS_1 0x45DA1A4

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_STS_2 0x45DA1A8

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_STS_3 0x45DA1AC

#define mmDCORE2_EDMA1_QM_CQ_TSIZE_STS_4 0x45DA1B0

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_STS_0 0x45DA1B4

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_STS_1 0x45DA1B8

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_STS_2 0x45DA1BC

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_STS_3 0x45DA1C0

#define mmDCORE2_EDMA1_QM_CQ_PTR_LO_STS_4 0x45DA1C4

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_STS_0 0x45DA1C8

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_STS_1 0x45DA1CC

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_STS_2 0x45DA1D0

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_STS_3 0x45DA1D4

#define mmDCORE2_EDMA1_QM_CQ_PTR_HI_STS_4 0x45DA1D8

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_STS_0 0x45DA1DC

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_STS_1 0x45DA1E0

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_STS_2 0x45DA1E4

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_STS_3 0x45DA1E8

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_STS_4 0x45DA1EC

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_0 0x45DA1F0

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_1 0x45DA1F4

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_2 0x45DA1F8

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_3 0x45DA1FC

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_4 0x45DA200

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_0 0x45DA204

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_1 0x45DA208

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_2 0x45DA20C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_3 0x45DA210

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_4 0x45DA214

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_0 0x45DA218

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_1 0x45DA21C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_2 0x45DA220

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_3 0x45DA224

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_4 0x45DA228

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_0 0x45DA22C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_1 0x45DA230

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_2 0x45DA234

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_3 0x45DA238

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_4 0x45DA23C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_0 0x45DA240

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_1 0x45DA244

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_2 0x45DA248

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_3 0x45DA24C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_4 0x45DA250

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_0 0x45DA254

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_1 0x45DA258

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_2 0x45DA25C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_3 0x45DA260

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_4 0x45DA264

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_0 0x45DA268

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_1 0x45DA26C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_2 0x45DA270

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_3 0x45DA274

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_4 0x45DA278

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_0 0x45DA27C

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_1 0x45DA280

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_2 0x45DA284

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_3 0x45DA288

#define mmDCORE2_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_4 0x45DA28C

#define mmDCORE2_EDMA1_QM_CP_FENCE0_RDATA_0 0x45DA290

#define mmDCORE2_EDMA1_QM_CP_FENCE0_RDATA_1 0x45DA294

#define mmDCORE2_EDMA1_QM_CP_FENCE0_RDATA_2 0x45DA298

#define mmDCORE2_EDMA1_QM_CP_FENCE0_RDATA_3 0x45DA29C

#define mmDCORE2_EDMA1_QM_CP_FENCE0_RDATA_4 0x45DA2A0

#define mmDCORE2_EDMA1_QM_CP_FENCE1_RDATA_0 0x45DA2A4

#define mmDCORE2_EDMA1_QM_CP_FENCE1_RDATA_1 0x45DA2A8

#define mmDCORE2_EDMA1_QM_CP_FENCE1_RDATA_2 0x45DA2AC

#define mmDCORE2_EDMA1_QM_CP_FENCE1_RDATA_3 0x45DA2B0

#define mmDCORE2_EDMA1_QM_CP_FENCE1_RDATA_4 0x45DA2B4

#define mmDCORE2_EDMA1_QM_CP_FENCE2_RDATA_0 0x45DA2B8

#define mmDCORE2_EDMA1_QM_CP_FENCE2_RDATA_1 0x45DA2BC

#define mmDCORE2_EDMA1_QM_CP_FENCE2_RDATA_2 0x45DA2C0

#define mmDCORE2_EDMA1_QM_CP_FENCE2_RDATA_3 0x45DA2C4

#define mmDCORE2_EDMA1_QM_CP_FENCE2_RDATA_4 0x45DA2C8

#define mmDCORE2_EDMA1_QM_CP_FENCE3_RDATA_0 0x45DA2CC

#define mmDCORE2_EDMA1_QM_CP_FENCE3_RDATA_1 0x45DA2D0

#define mmDCORE2_EDMA1_QM_CP_FENCE3_RDATA_2 0x45DA2D4

#define mmDCORE2_EDMA1_QM_CP_FENCE3_RDATA_3 0x45DA2D8

#define mmDCORE2_EDMA1_QM_CP_FENCE3_RDATA_4 0x45DA2DC

#define mmDCORE2_EDMA1_QM_CP_FENCE0_CNT_0 0x45DA2E0

#define mmDCORE2_EDMA1_QM_CP_FENCE0_CNT_1 0x45DA2E4

#define mmDCORE2_EDMA1_QM_CP_FENCE0_CNT_2 0x45DA2E8

#define mmDCORE2_EDMA1_QM_CP_FENCE0_CNT_3 0x45DA2EC

#define mmDCORE2_EDMA1_QM_CP_FENCE0_CNT_4 0x45DA2F0

#define mmDCORE2_EDMA1_QM_CP_FENCE1_CNT_0 0x45DA2F4

#define mmDCORE2_EDMA1_QM_CP_FENCE1_CNT_1 0x45DA2F8

#define mmDCORE2_EDMA1_QM_CP_FENCE1_CNT_2 0x45DA2FC

#define mmDCORE2_EDMA1_QM_CP_FENCE1_CNT_3 0x45DA300

#define mmDCORE2_EDMA1_QM_CP_FENCE1_CNT_4 0x45DA304

#define mmDCORE2_EDMA1_QM_CP_FENCE2_CNT_0 0x45DA308

#define mmDCORE2_EDMA1_QM_CP_FENCE2_CNT_1 0x45DA30C

#define mmDCORE2_EDMA1_QM_CP_FENCE2_CNT_2 0x45DA310

#define mmDCORE2_EDMA1_QM_CP_FENCE2_CNT_3 0x45DA314

#define mmDCORE2_EDMA1_QM_CP_FENCE2_CNT_4 0x45DA318

#define mmDCORE2_EDMA1_QM_CP_FENCE3_CNT_0 0x45DA31C

#define mmDCORE2_EDMA1_QM_CP_FENCE3_CNT_1 0x45DA320

#define mmDCORE2_EDMA1_QM_CP_FENCE3_CNT_2 0x45DA324

#define mmDCORE2_EDMA1_QM_CP_FENCE3_CNT_3 0x45DA328

#define mmDCORE2_EDMA1_QM_CP_FENCE3_CNT_4 0x45DA32C

#define mmDCORE2_EDMA1_QM_CP_BARRIER_CFG 0x45DA330

#define mmDCORE2_EDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x45DA334

#define mmDCORE2_EDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x45DA338

#define mmDCORE2_EDMA1_QM_CP_LDMA_TSIZE_OFFSET 0x45DA33C

#define mmDCORE2_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_0 0x45DA340

#define mmDCORE2_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_1 0x45DA344

#define mmDCORE2_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_2 0x45DA348

#define mmDCORE2_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_3 0x45DA34C

#define mmDCORE2_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_4 0x45DA350

#define mmDCORE2_EDMA1_QM_CP_STS_0 0x45DA368

#define mmDCORE2_EDMA1_QM_CP_STS_1 0x45DA36C

#define mmDCORE2_EDMA1_QM_CP_STS_2 0x45DA370

#define mmDCORE2_EDMA1_QM_CP_STS_3 0x45DA374

#define mmDCORE2_EDMA1_QM_CP_STS_4 0x45DA378

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_LO_0 0x45DA37C

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_LO_1 0x45DA380

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_LO_2 0x45DA384

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_LO_3 0x45DA388

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_LO_4 0x45DA38C

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_HI_0 0x45DA390

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_HI_1 0x45DA394

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_HI_2 0x45DA398

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_HI_3 0x45DA39C

#define mmDCORE2_EDMA1_QM_CP_CURRENT_INST_HI_4 0x45DA3A0

#define mmDCORE2_EDMA1_QM_CP_PRED_0 0x45DA3A4

#define mmDCORE2_EDMA1_QM_CP_PRED_1 0x45DA3A8

#define mmDCORE2_EDMA1_QM_CP_PRED_2 0x45DA3AC

#define mmDCORE2_EDMA1_QM_CP_PRED_3 0x45DA3B0

#define mmDCORE2_EDMA1_QM_CP_PRED_4 0x45DA3B4

#define mmDCORE2_EDMA1_QM_CP_PRED_UPEN_0 0x45DA3B8

#define mmDCORE2_EDMA1_QM_CP_PRED_UPEN_1 0x45DA3BC

#define mmDCORE2_EDMA1_QM_CP_PRED_UPEN_2 0x45DA3C0

#define mmDCORE2_EDMA1_QM_CP_PRED_UPEN_3 0x45DA3C4

#define mmDCORE2_EDMA1_QM_CP_PRED_UPEN_4 0x45DA3C8

#define mmDCORE2_EDMA1_QM_CP_DBG_0_0 0x45DA3CC

#define mmDCORE2_EDMA1_QM_CP_DBG_0_1 0x45DA3D0

#define mmDCORE2_EDMA1_QM_CP_DBG_0_2 0x45DA3D4

#define mmDCORE2_EDMA1_QM_CP_DBG_0_3 0x45DA3D8

#define mmDCORE2_EDMA1_QM_CP_DBG_0_4 0x45DA3DC

#define mmDCORE2_EDMA1_QM_CP_CPDMA_UP_CRED_0 0x45DA3E0

#define mmDCORE2_EDMA1_QM_CP_CPDMA_UP_CRED_1 0x45DA3E4

#define mmDCORE2_EDMA1_QM_CP_CPDMA_UP_CRED_2 0x45DA3E8

#define mmDCORE2_EDMA1_QM_CP_CPDMA_UP_CRED_3 0x45DA3EC

#define mmDCORE2_EDMA1_QM_CP_CPDMA_UP_CRED_4 0x45DA3F0

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_LO_0 0x45DA3F4

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_LO_1 0x45DA3F8

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_LO_2 0x45DA3FC

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_LO_3 0x45DA400

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_LO_4 0x45DA404

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_HI_0 0x45DA408

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_HI_1 0x45DA40C

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_HI_2 0x45DA410

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_HI_3 0x45DA414

#define mmDCORE2_EDMA1_QM_CP_IN_DATA_HI_4 0x45DA418

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_LO_0 0x45DA41C

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_LO_1 0x45DA420

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_LO_2 0x45DA424

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_LO_3 0x45DA428

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_HI_0 0x45DA42C

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_HI_1 0x45DA430

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_HI_2 0x45DA434

#define mmDCORE2_EDMA1_QM_PQC_HBW_BASE_HI_3 0x45DA438

#define mmDCORE2_EDMA1_QM_PQC_SIZE_0 0x45DA43C

#define mmDCORE2_EDMA1_QM_PQC_SIZE_1 0x45DA440

#define mmDCORE2_EDMA1_QM_PQC_SIZE_2 0x45DA444

#define mmDCORE2_EDMA1_QM_PQC_SIZE_3 0x45DA448

#define mmDCORE2_EDMA1_QM_PQC_PI_0 0x45DA44C

#define mmDCORE2_EDMA1_QM_PQC_PI_1 0x45DA450

#define mmDCORE2_EDMA1_QM_PQC_PI_2 0x45DA454

#define mmDCORE2_EDMA1_QM_PQC_PI_3 0x45DA458

#define mmDCORE2_EDMA1_QM_PQC_LBW_WDATA_0 0x45DA45C

#define mmDCORE2_EDMA1_QM_PQC_LBW_WDATA_1 0x45DA460

#define mmDCORE2_EDMA1_QM_PQC_LBW_WDATA_2 0x45DA464

#define mmDCORE2_EDMA1_QM_PQC_LBW_WDATA_3 0x45DA468

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_LO_0 0x45DA46C

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_LO_1 0x45DA470

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_LO_2 0x45DA474

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_LO_3 0x45DA478

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_HI_0 0x45DA47C

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_HI_1 0x45DA480

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_HI_2 0x45DA484

#define mmDCORE2_EDMA1_QM_PQC_LBW_BASE_HI_3 0x45DA488

#define mmDCORE2_EDMA1_QM_PQC_CFG 0x45DA48C

#define mmDCORE2_EDMA1_QM_PQC_SECURE_PUSH_IND 0x45DA490

#define mmDCORE2_EDMA1_QM_ARB_MASK 0x45DA4A0

#define mmDCORE2_EDMA1_QM_ARB_CFG_0 0x45DA4A4

#define mmDCORE2_EDMA1_QM_ARB_CHOICE_Q_PUSH 0x45DA4A8

#define mmDCORE2_EDMA1_QM_ARB_WRR_WEIGHT_0 0x45DA4AC

#define mmDCORE2_EDMA1_QM_ARB_WRR_WEIGHT_1 0x45DA4B0

#define mmDCORE2_EDMA1_QM_ARB_WRR_WEIGHT_2 0x45DA4B4

#define mmDCORE2_EDMA1_QM_ARB_WRR_WEIGHT_3 0x45DA4B8

#define mmDCORE2_EDMA1_QM_ARB_CFG_1 0x45DA4BC

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_0 0x45DA4C0

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_1 0x45DA4C4

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_2 0x45DA4C8

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_3 0x45DA4CC

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_4 0x45DA4D0

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_5 0x45DA4D4

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_6 0x45DA4D8

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_7 0x45DA4DC

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_8 0x45DA4E0

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_9 0x45DA4E4

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_10 0x45DA4E8

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_11 0x45DA4EC

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_12 0x45DA4F0

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_13 0x45DA4F4

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_14 0x45DA4F8

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_15 0x45DA4FC

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_16 0x45DA500

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_17 0x45DA504

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_18 0x45DA508

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_19 0x45DA50C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_20 0x45DA510

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_21 0x45DA514

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_22 0x45DA518

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_23 0x45DA51C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_24 0x45DA520

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_25 0x45DA524

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_26 0x45DA528

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_27 0x45DA52C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_28 0x45DA530

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_29 0x45DA534

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_30 0x45DA538

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_31 0x45DA53C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_32 0x45DA540

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_33 0x45DA544

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_34 0x45DA548

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_35 0x45DA54C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_36 0x45DA550

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_37 0x45DA554

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_38 0x45DA558

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_39 0x45DA55C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_40 0x45DA560

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_41 0x45DA564

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_42 0x45DA568

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_43 0x45DA56C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_44 0x45DA570

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_45 0x45DA574

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_46 0x45DA578

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_47 0x45DA57C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_48 0x45DA580

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_49 0x45DA584

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_50 0x45DA588

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_51 0x45DA58C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_52 0x45DA590

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_53 0x45DA594

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_54 0x45DA598

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_55 0x45DA59C

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_56 0x45DA5A0

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_57 0x45DA5A4

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_58 0x45DA5A8

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_59 0x45DA5AC

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_60 0x45DA5B0

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_61 0x45DA5B4

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_62 0x45DA5B8

#define mmDCORE2_EDMA1_QM_ARB_MST_AVAIL_CRED_63 0x45DA5BC

#define mmDCORE2_EDMA1_QM_ARB_MST_CRED_INC 0x45DA5E0

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x45DA5E4

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x45DA5E8

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x45DA5EC

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x45DA5F0

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x45DA5F4

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x45DA5F8

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x45DA5FC

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x45DA600

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x45DA604

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x45DA608

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x45DA60C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x45DA610

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x45DA614

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x45DA618

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x45DA61C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x45DA620

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x45DA624

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x45DA628

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x45DA62C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x45DA630

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x45DA634

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x45DA638

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x45DA63C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x45DA640

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x45DA644

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x45DA648

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x45DA64C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x45DA650

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x45DA654

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x45DA658

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x45DA65C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x45DA660

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x45DA664

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x45DA668

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x45DA66C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x45DA670

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x45DA674

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x45DA678

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x45DA67C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x45DA680

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x45DA684

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x45DA688

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x45DA68C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x45DA690

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x45DA694

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x45DA698

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x45DA69C

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x45DA6A0

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x45DA6A4

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x45DA6A8

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x45DA6AC

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x45DA6B0

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x45DA6B4

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x45DA6B8

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x45DA6BC

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x45DA6C0

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x45DA6C4

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x45DA6C8

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x45DA6CC

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x45DA6D0

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x45DA6D4

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x45DA6D8

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x45DA6DC

#define mmDCORE2_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x45DA6E0

#define mmDCORE2_EDMA1_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x45DA704

#define mmDCORE2_EDMA1_QM_ARB_MST_SLAVE_EN 0x45DA708

#define mmDCORE2_EDMA1_QM_ARB_MST_SLAVE_EN_1 0x45DA70C

#define mmDCORE2_EDMA1_QM_ARB_SLV_CHOICE_WDT 0x45DA710

#define mmDCORE2_EDMA1_QM_ARB_SLV_ID 0x45DA714

#define mmDCORE2_EDMA1_QM_ARB_MST_QUIET_PER 0x45DA718

#define mmDCORE2_EDMA1_QM_ARB_MSG_MAX_INFLIGHT 0x45DA744

#define mmDCORE2_EDMA1_QM_ARB_BASE_LO 0x45DA754

#define mmDCORE2_EDMA1_QM_ARB_BASE_HI 0x45DA758

#define mmDCORE2_EDMA1_QM_ARB_STATE_STS 0x45DA780

#define mmDCORE2_EDMA1_QM_ARB_CHOICE_FULLNESS_STS 0x45DA784

#define mmDCORE2_EDMA1_QM_ARB_MSG_STS 0x45DA788

#define mmDCORE2_EDMA1_QM_ARB_SLV_CHOICE_Q_HEAD 0x45DA78C

#define mmDCORE2_EDMA1_QM_ARB_ERR_CAUSE 0x45DA79C

#define mmDCORE2_EDMA1_QM_ARB_ERR_MSG_EN 0x45DA7A0

#define mmDCORE2_EDMA1_QM_ARB_ERR_STS_DRP 0x45DA7A8

#define mmDCORE2_EDMA1_QM_ARB_MST_CRED_STS 0x45DA7B0

#define mmDCORE2_EDMA1_QM_ARB_MST_CRED_STS_1 0x45DA7B4

#define mmDCORE2_EDMA1_QM_CSMR_STRICT_PRIO_CFG 0x45DA7FC

#define mmDCORE2_EDMA1_QM_ARC_CQ_CFG0 0x45DA800

#define mmDCORE2_EDMA1_QM_ARC_CQ_CFG1 0x45DA804

#define mmDCORE2_EDMA1_QM_ARC_CQ_PTR_LO 0x45DA808

#define mmDCORE2_EDMA1_QM_ARC_CQ_PTR_HI 0x45DA80C

#define mmDCORE2_EDMA1_QM_ARC_CQ_TSIZE 0x45DA810

#define mmDCORE2_EDMA1_QM_ARC_CQ_CTL 0x45DA814

#define mmDCORE2_EDMA1_QM_ARC_CQ_IFIFO_STS 0x45DA81C

#define mmDCORE2_EDMA1_QM_ARC_CQ_STS0 0x45DA820

#define mmDCORE2_EDMA1_QM_ARC_CQ_STS1 0x45DA824

#define mmDCORE2_EDMA1_QM_ARC_CQ_TSIZE_STS 0x45DA828

#define mmDCORE2_EDMA1_QM_ARC_CQ_PTR_LO_STS 0x45DA82C

#define mmDCORE2_EDMA1_QM_ARC_CQ_PTR_HI_STS 0x45DA830

#define mmDCORE2_EDMA1_QM_CP_WR_ARC_ADDR_HI 0x45DA834

#define mmDCORE2_EDMA1_QM_CP_WR_ARC_ADDR_LO 0x45DA838

#define mmDCORE2_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x45DA83C

#define mmDCORE2_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x45DA840

#define mmDCORE2_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_HI 0x45DA844

#define mmDCORE2_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_LO 0x45DA848

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_MSG_BASE_HI 0x45DA84C

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_MSG_BASE_LO 0x45DA850

#define mmDCORE2_EDMA1_QM_CQ_CTL_MSG_BASE_HI 0x45DA854

#define mmDCORE2_EDMA1_QM_CQ_CTL_MSG_BASE_LO 0x45DA858

#define mmDCORE2_EDMA1_QM_ADDR_OVRD 0x45DA85C

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_CI_0 0x45DA860

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_CI_1 0x45DA864

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_CI_2 0x45DA868

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_CI_3 0x45DA86C

#define mmDCORE2_EDMA1_QM_CQ_IFIFO_CI_4 0x45DA870

#define mmDCORE2_EDMA1_QM_ARC_CQ_IFIFO_CI 0x45DA874

#define mmDCORE2_EDMA1_QM_CQ_CTL_CI_0 0x45DA878

#define mmDCORE2_EDMA1_QM_CQ_CTL_CI_1 0x45DA87C

#define mmDCORE2_EDMA1_QM_CQ_CTL_CI_2 0x45DA880

#define mmDCORE2_EDMA1_QM_CQ_CTL_CI_3 0x45DA884

#define mmDCORE2_EDMA1_QM_CQ_CTL_CI_4 0x45DA888

#define mmDCORE2_EDMA1_QM_ARC_CQ_CTL_CI 0x45DA88C

#define mmDCORE2_EDMA1_QM_CP_CFG 0x45DA890

#define mmDCORE2_EDMA1_QM_CP_EXT_SWITCH 0x45DA894

#define mmDCORE2_EDMA1_QM_CP_SWITCH_WD_SET 0x45DA898

#define mmDCORE2_EDMA1_QM_CP_SWITCH_WD 0x45DA89C

#define mmDCORE2_EDMA1_QM_ARC_LB_ADDR_BASE_LO 0x45DA8A4

#define mmDCORE2_EDMA1_QM_ARC_LB_ADDR_BASE_HI 0x45DA8A8

#define mmDCORE2_EDMA1_QM_ENGINE_BASE_ADDR_HI 0x45DA8AC

#define mmDCORE2_EDMA1_QM_ENGINE_BASE_ADDR_LO 0x45DA8B0

#define mmDCORE2_EDMA1_QM_ENGINE_ADDR_RANGE_SIZE 0x45DA8B4

#define mmDCORE2_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_HI 0x45DA8B8

#define mmDCORE2_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_LO 0x45DA8BC

#define mmDCORE2_EDMA1_QM_QM_BASE_ADDR_HI 0x45DA8C0

#define mmDCORE2_EDMA1_QM_QM_BASE_ADDR_LO 0x45DA8C4

#define mmDCORE2_EDMA1_QM_ARC_PQC_SECURE_PUSH_IND 0x45DA8C8

#define mmDCORE2_EDMA1_QM_PQC_STS_0_0 0x45DA8D0

#define mmDCORE2_EDMA1_QM_PQC_STS_0_1 0x45DA8D4

#define mmDCORE2_EDMA1_QM_PQC_STS_0_2 0x45DA8D8

#define mmDCORE2_EDMA1_QM_PQC_STS_0_3 0x45DA8DC

#define mmDCORE2_EDMA1_QM_PQC_STS_1_0 0x45DA8E0

#define mmDCORE2_EDMA1_QM_PQC_STS_1_1 0x45DA8E4

#define mmDCORE2_EDMA1_QM_PQC_STS_1_2 0x45DA8E8

#define mmDCORE2_EDMA1_QM_PQC_STS_1_3 0x45DA8EC

#define mmDCORE2_EDMA1_QM_SEI_STATUS 0x45DA8F0

#define mmDCORE2_EDMA1_QM_SEI_MASK 0x45DA8F4

#define mmDCORE2_EDMA1_QM_GLBL_ERR_ADDR_LO 0x45DAD00

#define mmDCORE2_EDMA1_QM_GLBL_ERR_ADDR_HI 0x45DAD04

#define mmDCORE2_EDMA1_QM_GLBL_ERR_WDATA 0x45DAD08

#define mmDCORE2_EDMA1_QM_L2H_MASK_LO 0x45DAD14

#define mmDCORE2_EDMA1_QM_L2H_MASK_HI 0x45DAD18

#define mmDCORE2_EDMA1_QM_L2H_CMPR_LO 0x45DAD1C

#define mmDCORE2_EDMA1_QM_L2H_CMPR_HI 0x45DAD20

#define mmDCORE2_EDMA1_QM_LOCAL_RANGE_BASE 0x45DAD24

#define mmDCORE2_EDMA1_QM_LOCAL_RANGE_SIZE 0x45DAD28

#define mmDCORE2_EDMA1_QM_HBW_RD_RATE_LIM_CFG_1 0x45DAD30

#define mmDCORE2_EDMA1_QM_LBW_WR_RATE_LIM_CFG_0 0x45DAD34

#define mmDCORE2_EDMA1_QM_LBW_WR_RATE_LIM_CFG_1 0x45DAD38

#define mmDCORE2_EDMA1_QM_HBW_RD_RATE_LIM_CFG_0 0x45DAD3C

#define mmDCORE2_EDMA1_QM_IND_GW_APB_CFG 0x45DAD40

#define mmDCORE2_EDMA1_QM_IND_GW_APB_WDATA 0x45DAD44

#define mmDCORE2_EDMA1_QM_IND_GW_APB_RDATA 0x45DAD48

#define mmDCORE2_EDMA1_QM_IND_GW_APB_STATUS 0x45DAD4C

#define mmDCORE2_EDMA1_QM_PERF_CNT_FREE_LO 0x45DAD60

#define mmDCORE2_EDMA1_QM_PERF_CNT_FREE_HI 0x45DAD64

#define mmDCORE2_EDMA1_QM_PERF_CNT_IDLE_LO 0x45DAD68

#define mmDCORE2_EDMA1_QM_PERF_CNT_IDLE_HI 0x45DAD6C

#define mmDCORE2_EDMA1_QM_PERF_CNT_CFG 0x45DAD70

#endif /* ASIC_REG_DCORE2_EDMA1_QM_REGS_H_ */
