{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766139323047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766139323047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 11:15:22 2025 " "Processing started: Fri Dec 19 11:15:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766139323047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139323047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139323048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766139323475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766139323475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" nios_inst.v(1) " "Verilog HDL syntax error at nios_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../sopc/nios/nios_inst.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/nios_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1766139334315 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects nios_inst.v(1) " "Verilog HDL error at nios_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "../sopc/nios/nios_inst.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/nios_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1766139334315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/nios_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/nios_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334729 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334887 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_001" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139334996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139334996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335135 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_mm_interconnect_0_router_005_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335168 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_005 " "Found entity 2: nios_mm_interconnect_0_router_005" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335171 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335175 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766139335202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335202 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "../sopc/nios/synthesis/submodules/nios_pio_0.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart " "Found entity 1: altera_avalon_jtag_uart" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_log_module " "Found entity 1: altera_avalon_jtag_uart_log_module" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0 " "Found entity 1: nios_intel_niosv_m_0" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_irq_mapper " "Found entity 1: nios_intel_niosv_m_0_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (nios) " "Found design unit 1: niosv_dm_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139335857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139335857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336015 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1766139336017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336020 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../sopc/nios/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1766139336022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../sopc/nios/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (nios) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_enc " "Found entity 1: ecc_enc" {  } { { "../sopc/nios/synthesis/submodules/ecc_enc.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_dec " "Found entity 1: ecc_dec" {  } { { "../sopc/nios/synthesis/submodules/ecc_dec.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_enc " "Found entity 1: altecc_enc" {  } { { "../sopc/nios/synthesis/submodules/altecc_enc.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_dec " "Found entity 1: altecc_dec" {  } { { "../sopc/nios/synthesis/submodules/altecc_dec.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139336994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139336994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_if " "Found entity 1: niosv_csrind_if" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_if.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_host " "Found entity 1: niosv_csrind_host" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_host.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_bus_req " "Found entity 1: niosv_bus_req" {  } { { "../sopc/nios/synthesis/submodules/niosv_bus_req.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_shift " "Found entity 1: niosv_shift" {  } { { "../sopc/nios/synthesis/submodules/niosv_shift.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_alu " "Found entity 1: niosv_alu" {  } { { "../sopc/nios/synthesis/submodules/niosv_alu.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_lsu " "Found entity 1: niosv_lsu" {  } { { "../sopc/nios/synthesis/submodules/niosv_lsu.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_decoder " "Found entity 1: niosv_c_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_decoder.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_core " "Found entity 1: niosv_c_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_core.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139337923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139337923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_csr " "Found entity 1: niosv_c_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_csr.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_D_stage " "Found entity 1: niosv_c_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_E_stage " "Found entity 1: niosv_c_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_M0_stage " "Found entity 1: niosv_c_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_decoder " "Found entity 1: niosv_m_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_decoder.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_core " "Found entity 1: niosv_m_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_instr_prefetch " "Found entity 1: niosv_m_instr_prefetch" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_D_stage " "Found entity 1: niosv_m_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_E_stage " "Found entity 1: niosv_m_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139338979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139338979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_M0_stage " "Found entity 1: niosv_m_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_W_stage " "Found entity 1: niosv_m_W_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_hart " "Found entity 1: nios_intel_niosv_m_0_hart" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_reset_controller-rtl " "Found design unit 1: niosv_reset_controller-rtl" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339207 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosv_reset_controller " "Found entity 1: niosv_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/rtl/tp_nios_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kelly/akelly/ensea/3a/fpga/tp/tp_fpga/tp_nios_v/rtl/tp_nios_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_nios_v-rtl " "Found design unit 1: tp_nios_v-rtl" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339208 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_nios_v " "Found entity 1: tp_nios_v" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766139339208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/synt/output_files/tp_nios_v.map.smsg " "Generated suppressed messages file C:/Users/Kelly/akelly/ENSEA/3A/fpga/tp/TP_FPGA/tp_nios_v/synt/output_files/tp_nios_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339309 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766139339997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 19 11:15:39 2025 " "Processing ended: Fri Dec 19 11:15:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766139339997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766139339997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766139339997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139339997 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766139340731 ""}
