// Seed: 1057996981
module module_0;
  assign id_1 = (1);
  assign id_1 = 1;
  wire id_2;
  id_3(
      .id_0(id_1 == id_1), .id_1(id_1)
  );
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  tri   id_8,
    input  wor   id_9,
    output wor   id_10,
    input  tri   id_11,
    input  uwire id_12,
    output tri0  id_13
);
  wire id_15;
  module_0();
endmodule
