$date
	Mon Mar 19 19:04:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! d0 $end
$var wire 1 " d1 $end
$var wire 1 # d2 $end
$var wire 1 $ d3 $end
$var reg 1 % I $end
$var reg 1 & en $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$scope module aa $end
$var wire 1 ) I $end
$var wire 1 ! d0 $end
$var wire 1 " d1 $end
$var wire 1 # d2 $end
$var wire 1 $ d3 $end
$var wire 1 * en $end
$var wire 1 + s0 $end
$var wire 1 , s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#1
1'
1,
#2
0'
0,
1(
1+
#3
1'
1,
#4
0'
0,
0(
0+
0%
0)
#5
1'
1,
#6
0'
0,
1(
1+
#7
1'
1,
#8
1!
0$
0'
0,
0(
0+
1&
1*
1%
1)
#9
0!
1"
1'
1,
#10
1#
0"
0'
0,
1(
1+
#11
0#
1$
1'
1,
#12
0$
0'
0,
0(
0+
0%
0)
#13
1'
1,
#14
0'
0,
1(
1+
#15
1'
1,
