---
title:  "Ring Counter"
excerpt: "Ring Counter"

categories:
  - Register
tags:
  - [FPGA, Verilog, Logic, Register]

toc: true
toc_sticky: true

date: 2022-01-31
last_modified_at: 2022-01-31
---

# Logic

---

# Design Source

```verilog
module RING #(parameter size = 4)(
    q
    clk
    );

    output reg [size-1:0]q = 1;
    input clk;

    always@(posedge clk)
    begin
        q <= {q[0], q[size-1:1]};
    end
endmodule
```
---

# Simulation Source

```verilog
module Tb_RING();
    parameter size = 4;

    reg clk;
    wire [size-1:0]q;
    
    RING sim_RING(.q(q), .clk(clk));
    
    initial
    begin
        clk=1'b0;
        forever
            #10 clk = ~clk;
    end
    
    initial
        #1000 $stop;
endmodule
```
---

# Simulation data
