// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_magnitude_strm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        grad_x_V_pixel_0_dout,
        grad_x_V_pixel_0_empty_n,
        grad_x_V_pixel_0_read,
        grad_x_V_pixel_1_dout,
        grad_x_V_pixel_1_empty_n,
        grad_x_V_pixel_1_read,
        grad_x_V_pixel_2_dout,
        grad_x_V_pixel_2_empty_n,
        grad_x_V_pixel_2_read,
        grad_x_V_pixel_3_dout,
        grad_x_V_pixel_3_empty_n,
        grad_x_V_pixel_3_read,
        grad_x_V_pixel_4_dout,
        grad_x_V_pixel_4_empty_n,
        grad_x_V_pixel_4_read,
        grad_x_V_pixel_5_dout,
        grad_x_V_pixel_5_empty_n,
        grad_x_V_pixel_5_read,
        grad_x_V_pixel_6_dout,
        grad_x_V_pixel_6_empty_n,
        grad_x_V_pixel_6_read,
        grad_x_V_pixel_7_dout,
        grad_x_V_pixel_7_empty_n,
        grad_x_V_pixel_7_read,
        grad_x_V_pixel_8_dout,
        grad_x_V_pixel_8_empty_n,
        grad_x_V_pixel_8_read,
        grad_x_V_pixel_9_dout,
        grad_x_V_pixel_9_empty_n,
        grad_x_V_pixel_9_read,
        grad_x_V_pixel_10_dout,
        grad_x_V_pixel_10_empty_n,
        grad_x_V_pixel_10_read,
        grad_x_V_pixel_11_dout,
        grad_x_V_pixel_11_empty_n,
        grad_x_V_pixel_11_read,
        grad_x_V_pixel_12_dout,
        grad_x_V_pixel_12_empty_n,
        grad_x_V_pixel_12_read,
        grad_x_V_pixel_13_dout,
        grad_x_V_pixel_13_empty_n,
        grad_x_V_pixel_13_read,
        grad_x_V_pixel_14_dout,
        grad_x_V_pixel_14_empty_n,
        grad_x_V_pixel_14_read,
        grad_x_V_pixel_15_dout,
        grad_x_V_pixel_15_empty_n,
        grad_x_V_pixel_15_read,
        grad_x_V_pixel_16_dout,
        grad_x_V_pixel_16_empty_n,
        grad_x_V_pixel_16_read,
        grad_x_V_pixel_17_dout,
        grad_x_V_pixel_17_empty_n,
        grad_x_V_pixel_17_read,
        grad_x_V_pixel_18_dout,
        grad_x_V_pixel_18_empty_n,
        grad_x_V_pixel_18_read,
        grad_x_V_pixel_19_dout,
        grad_x_V_pixel_19_empty_n,
        grad_x_V_pixel_19_read,
        grad_x_V_pixel_20_dout,
        grad_x_V_pixel_20_empty_n,
        grad_x_V_pixel_20_read,
        grad_x_V_pixel_21_dout,
        grad_x_V_pixel_21_empty_n,
        grad_x_V_pixel_21_read,
        grad_x_V_pixel_22_dout,
        grad_x_V_pixel_22_empty_n,
        grad_x_V_pixel_22_read,
        grad_x_V_pixel_23_dout,
        grad_x_V_pixel_23_empty_n,
        grad_x_V_pixel_23_read,
        grad_x_V_pixel_24_dout,
        grad_x_V_pixel_24_empty_n,
        grad_x_V_pixel_24_read,
        grad_x_V_pixel_25_dout,
        grad_x_V_pixel_25_empty_n,
        grad_x_V_pixel_25_read,
        grad_x_V_pixel_26_dout,
        grad_x_V_pixel_26_empty_n,
        grad_x_V_pixel_26_read,
        grad_x_V_pixel_27_dout,
        grad_x_V_pixel_27_empty_n,
        grad_x_V_pixel_27_read,
        grad_x_V_pixel_28_dout,
        grad_x_V_pixel_28_empty_n,
        grad_x_V_pixel_28_read,
        grad_x_V_pixel_29_dout,
        grad_x_V_pixel_29_empty_n,
        grad_x_V_pixel_29_read,
        grad_x_V_pixel_30_dout,
        grad_x_V_pixel_30_empty_n,
        grad_x_V_pixel_30_read,
        grad_x_V_pixel_31_dout,
        grad_x_V_pixel_31_empty_n,
        grad_x_V_pixel_31_read,
        grad_x_V_pixel_32_dout,
        grad_x_V_pixel_32_empty_n,
        grad_x_V_pixel_32_read,
        grad_x_V_pixel_33_dout,
        grad_x_V_pixel_33_empty_n,
        grad_x_V_pixel_33_read,
        grad_x_V_pixel_34_dout,
        grad_x_V_pixel_34_empty_n,
        grad_x_V_pixel_34_read,
        grad_x_V_pixel_35_dout,
        grad_x_V_pixel_35_empty_n,
        grad_x_V_pixel_35_read,
        grad_x_V_pixel_36_dout,
        grad_x_V_pixel_36_empty_n,
        grad_x_V_pixel_36_read,
        grad_x_V_pixel_37_dout,
        grad_x_V_pixel_37_empty_n,
        grad_x_V_pixel_37_read,
        grad_x_V_pixel_38_dout,
        grad_x_V_pixel_38_empty_n,
        grad_x_V_pixel_38_read,
        grad_x_V_pixel_39_dout,
        grad_x_V_pixel_39_empty_n,
        grad_x_V_pixel_39_read,
        grad_x_V_pixel_40_dout,
        grad_x_V_pixel_40_empty_n,
        grad_x_V_pixel_40_read,
        grad_x_V_pixel_41_dout,
        grad_x_V_pixel_41_empty_n,
        grad_x_V_pixel_41_read,
        grad_y_V_pixel_0_dout,
        grad_y_V_pixel_0_empty_n,
        grad_y_V_pixel_0_read,
        grad_y_V_pixel_1_dout,
        grad_y_V_pixel_1_empty_n,
        grad_y_V_pixel_1_read,
        grad_y_V_pixel_2_dout,
        grad_y_V_pixel_2_empty_n,
        grad_y_V_pixel_2_read,
        grad_y_V_pixel_3_dout,
        grad_y_V_pixel_3_empty_n,
        grad_y_V_pixel_3_read,
        grad_y_V_pixel_4_dout,
        grad_y_V_pixel_4_empty_n,
        grad_y_V_pixel_4_read,
        grad_y_V_pixel_5_dout,
        grad_y_V_pixel_5_empty_n,
        grad_y_V_pixel_5_read,
        grad_y_V_pixel_6_dout,
        grad_y_V_pixel_6_empty_n,
        grad_y_V_pixel_6_read,
        grad_y_V_pixel_7_dout,
        grad_y_V_pixel_7_empty_n,
        grad_y_V_pixel_7_read,
        grad_y_V_pixel_8_dout,
        grad_y_V_pixel_8_empty_n,
        grad_y_V_pixel_8_read,
        grad_y_V_pixel_9_dout,
        grad_y_V_pixel_9_empty_n,
        grad_y_V_pixel_9_read,
        grad_y_V_pixel_10_dout,
        grad_y_V_pixel_10_empty_n,
        grad_y_V_pixel_10_read,
        grad_y_V_pixel_11_dout,
        grad_y_V_pixel_11_empty_n,
        grad_y_V_pixel_11_read,
        grad_y_V_pixel_12_dout,
        grad_y_V_pixel_12_empty_n,
        grad_y_V_pixel_12_read,
        grad_y_V_pixel_13_dout,
        grad_y_V_pixel_13_empty_n,
        grad_y_V_pixel_13_read,
        grad_y_V_pixel_14_dout,
        grad_y_V_pixel_14_empty_n,
        grad_y_V_pixel_14_read,
        grad_y_V_pixel_15_dout,
        grad_y_V_pixel_15_empty_n,
        grad_y_V_pixel_15_read,
        grad_y_V_pixel_16_dout,
        grad_y_V_pixel_16_empty_n,
        grad_y_V_pixel_16_read,
        grad_y_V_pixel_17_dout,
        grad_y_V_pixel_17_empty_n,
        grad_y_V_pixel_17_read,
        grad_y_V_pixel_18_dout,
        grad_y_V_pixel_18_empty_n,
        grad_y_V_pixel_18_read,
        grad_y_V_pixel_19_dout,
        grad_y_V_pixel_19_empty_n,
        grad_y_V_pixel_19_read,
        grad_y_V_pixel_20_dout,
        grad_y_V_pixel_20_empty_n,
        grad_y_V_pixel_20_read,
        grad_y_V_pixel_21_dout,
        grad_y_V_pixel_21_empty_n,
        grad_y_V_pixel_21_read,
        grad_y_V_pixel_22_dout,
        grad_y_V_pixel_22_empty_n,
        grad_y_V_pixel_22_read,
        grad_y_V_pixel_23_dout,
        grad_y_V_pixel_23_empty_n,
        grad_y_V_pixel_23_read,
        grad_y_V_pixel_24_dout,
        grad_y_V_pixel_24_empty_n,
        grad_y_V_pixel_24_read,
        grad_y_V_pixel_25_dout,
        grad_y_V_pixel_25_empty_n,
        grad_y_V_pixel_25_read,
        grad_y_V_pixel_26_dout,
        grad_y_V_pixel_26_empty_n,
        grad_y_V_pixel_26_read,
        grad_y_V_pixel_27_dout,
        grad_y_V_pixel_27_empty_n,
        grad_y_V_pixel_27_read,
        grad_y_V_pixel_28_dout,
        grad_y_V_pixel_28_empty_n,
        grad_y_V_pixel_28_read,
        grad_y_V_pixel_29_dout,
        grad_y_V_pixel_29_empty_n,
        grad_y_V_pixel_29_read,
        grad_y_V_pixel_30_dout,
        grad_y_V_pixel_30_empty_n,
        grad_y_V_pixel_30_read,
        grad_y_V_pixel_31_dout,
        grad_y_V_pixel_31_empty_n,
        grad_y_V_pixel_31_read,
        grad_y_V_pixel_32_dout,
        grad_y_V_pixel_32_empty_n,
        grad_y_V_pixel_32_read,
        grad_y_V_pixel_33_dout,
        grad_y_V_pixel_33_empty_n,
        grad_y_V_pixel_33_read,
        grad_y_V_pixel_34_dout,
        grad_y_V_pixel_34_empty_n,
        grad_y_V_pixel_34_read,
        grad_y_V_pixel_35_dout,
        grad_y_V_pixel_35_empty_n,
        grad_y_V_pixel_35_read,
        grad_y_V_pixel_36_dout,
        grad_y_V_pixel_36_empty_n,
        grad_y_V_pixel_36_read,
        grad_y_V_pixel_37_dout,
        grad_y_V_pixel_37_empty_n,
        grad_y_V_pixel_37_read,
        grad_y_V_pixel_38_dout,
        grad_y_V_pixel_38_empty_n,
        grad_y_V_pixel_38_read,
        grad_y_V_pixel_39_dout,
        grad_y_V_pixel_39_empty_n,
        grad_y_V_pixel_39_read,
        grad_y_V_pixel_40_dout,
        grad_y_V_pixel_40_empty_n,
        grad_y_V_pixel_40_read,
        grad_y_V_pixel_41_dout,
        grad_y_V_pixel_41_empty_n,
        grad_y_V_pixel_41_read,
        output_V_pixel_0_din,
        output_V_pixel_0_full_n,
        output_V_pixel_0_write,
        output_V_pixel_1_din,
        output_V_pixel_1_full_n,
        output_V_pixel_1_write,
        output_V_pixel_2_din,
        output_V_pixel_2_full_n,
        output_V_pixel_2_write,
        output_V_pixel_3_din,
        output_V_pixel_3_full_n,
        output_V_pixel_3_write,
        output_V_pixel_4_din,
        output_V_pixel_4_full_n,
        output_V_pixel_4_write,
        output_V_pixel_5_din,
        output_V_pixel_5_full_n,
        output_V_pixel_5_write,
        output_V_pixel_6_din,
        output_V_pixel_6_full_n,
        output_V_pixel_6_write,
        output_V_pixel_7_din,
        output_V_pixel_7_full_n,
        output_V_pixel_7_write,
        output_V_pixel_8_din,
        output_V_pixel_8_full_n,
        output_V_pixel_8_write,
        output_V_pixel_9_din,
        output_V_pixel_9_full_n,
        output_V_pixel_9_write,
        output_V_pixel_10_din,
        output_V_pixel_10_full_n,
        output_V_pixel_10_write,
        output_V_pixel_11_din,
        output_V_pixel_11_full_n,
        output_V_pixel_11_write,
        output_V_pixel_12_din,
        output_V_pixel_12_full_n,
        output_V_pixel_12_write,
        output_V_pixel_13_din,
        output_V_pixel_13_full_n,
        output_V_pixel_13_write,
        output_V_pixel_14_din,
        output_V_pixel_14_full_n,
        output_V_pixel_14_write,
        output_V_pixel_15_din,
        output_V_pixel_15_full_n,
        output_V_pixel_15_write,
        output_V_pixel_16_din,
        output_V_pixel_16_full_n,
        output_V_pixel_16_write,
        output_V_pixel_17_din,
        output_V_pixel_17_full_n,
        output_V_pixel_17_write,
        output_V_pixel_18_din,
        output_V_pixel_18_full_n,
        output_V_pixel_18_write,
        output_V_pixel_19_din,
        output_V_pixel_19_full_n,
        output_V_pixel_19_write,
        output_V_pixel_20_din,
        output_V_pixel_20_full_n,
        output_V_pixel_20_write,
        output_V_pixel_21_din,
        output_V_pixel_21_full_n,
        output_V_pixel_21_write,
        output_V_pixel_22_din,
        output_V_pixel_22_full_n,
        output_V_pixel_22_write,
        output_V_pixel_23_din,
        output_V_pixel_23_full_n,
        output_V_pixel_23_write,
        output_V_pixel_24_din,
        output_V_pixel_24_full_n,
        output_V_pixel_24_write,
        output_V_pixel_25_din,
        output_V_pixel_25_full_n,
        output_V_pixel_25_write,
        output_V_pixel_26_din,
        output_V_pixel_26_full_n,
        output_V_pixel_26_write,
        output_V_pixel_27_din,
        output_V_pixel_27_full_n,
        output_V_pixel_27_write,
        output_V_pixel_28_din,
        output_V_pixel_28_full_n,
        output_V_pixel_28_write,
        output_V_pixel_29_din,
        output_V_pixel_29_full_n,
        output_V_pixel_29_write,
        output_V_pixel_30_din,
        output_V_pixel_30_full_n,
        output_V_pixel_30_write,
        output_V_pixel_31_din,
        output_V_pixel_31_full_n,
        output_V_pixel_31_write,
        output_V_pixel_32_din,
        output_V_pixel_32_full_n,
        output_V_pixel_32_write,
        output_V_pixel_33_din,
        output_V_pixel_33_full_n,
        output_V_pixel_33_write,
        output_V_pixel_34_din,
        output_V_pixel_34_full_n,
        output_V_pixel_34_write,
        output_V_pixel_35_din,
        output_V_pixel_35_full_n,
        output_V_pixel_35_write,
        output_V_pixel_36_din,
        output_V_pixel_36_full_n,
        output_V_pixel_36_write,
        output_V_pixel_37_din,
        output_V_pixel_37_full_n,
        output_V_pixel_37_write,
        output_V_pixel_38_din,
        output_V_pixel_38_full_n,
        output_V_pixel_38_write,
        output_V_pixel_39_din,
        output_V_pixel_39_full_n,
        output_V_pixel_39_write,
        output_V_pixel_40_din,
        output_V_pixel_40_full_n,
        output_V_pixel_40_write,
        output_V_pixel_41_din,
        output_V_pixel_41_full_n,
        output_V_pixel_41_write
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st11_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_2 = 32'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] grad_x_V_pixel_0_dout;
input   grad_x_V_pixel_0_empty_n;
output   grad_x_V_pixel_0_read;
input  [7:0] grad_x_V_pixel_1_dout;
input   grad_x_V_pixel_1_empty_n;
output   grad_x_V_pixel_1_read;
input  [7:0] grad_x_V_pixel_2_dout;
input   grad_x_V_pixel_2_empty_n;
output   grad_x_V_pixel_2_read;
input  [7:0] grad_x_V_pixel_3_dout;
input   grad_x_V_pixel_3_empty_n;
output   grad_x_V_pixel_3_read;
input  [7:0] grad_x_V_pixel_4_dout;
input   grad_x_V_pixel_4_empty_n;
output   grad_x_V_pixel_4_read;
input  [7:0] grad_x_V_pixel_5_dout;
input   grad_x_V_pixel_5_empty_n;
output   grad_x_V_pixel_5_read;
input  [7:0] grad_x_V_pixel_6_dout;
input   grad_x_V_pixel_6_empty_n;
output   grad_x_V_pixel_6_read;
input  [7:0] grad_x_V_pixel_7_dout;
input   grad_x_V_pixel_7_empty_n;
output   grad_x_V_pixel_7_read;
input  [7:0] grad_x_V_pixel_8_dout;
input   grad_x_V_pixel_8_empty_n;
output   grad_x_V_pixel_8_read;
input  [7:0] grad_x_V_pixel_9_dout;
input   grad_x_V_pixel_9_empty_n;
output   grad_x_V_pixel_9_read;
input  [7:0] grad_x_V_pixel_10_dout;
input   grad_x_V_pixel_10_empty_n;
output   grad_x_V_pixel_10_read;
input  [7:0] grad_x_V_pixel_11_dout;
input   grad_x_V_pixel_11_empty_n;
output   grad_x_V_pixel_11_read;
input  [7:0] grad_x_V_pixel_12_dout;
input   grad_x_V_pixel_12_empty_n;
output   grad_x_V_pixel_12_read;
input  [7:0] grad_x_V_pixel_13_dout;
input   grad_x_V_pixel_13_empty_n;
output   grad_x_V_pixel_13_read;
input  [7:0] grad_x_V_pixel_14_dout;
input   grad_x_V_pixel_14_empty_n;
output   grad_x_V_pixel_14_read;
input  [7:0] grad_x_V_pixel_15_dout;
input   grad_x_V_pixel_15_empty_n;
output   grad_x_V_pixel_15_read;
input  [7:0] grad_x_V_pixel_16_dout;
input   grad_x_V_pixel_16_empty_n;
output   grad_x_V_pixel_16_read;
input  [7:0] grad_x_V_pixel_17_dout;
input   grad_x_V_pixel_17_empty_n;
output   grad_x_V_pixel_17_read;
input  [7:0] grad_x_V_pixel_18_dout;
input   grad_x_V_pixel_18_empty_n;
output   grad_x_V_pixel_18_read;
input  [7:0] grad_x_V_pixel_19_dout;
input   grad_x_V_pixel_19_empty_n;
output   grad_x_V_pixel_19_read;
input  [7:0] grad_x_V_pixel_20_dout;
input   grad_x_V_pixel_20_empty_n;
output   grad_x_V_pixel_20_read;
input  [7:0] grad_x_V_pixel_21_dout;
input   grad_x_V_pixel_21_empty_n;
output   grad_x_V_pixel_21_read;
input  [7:0] grad_x_V_pixel_22_dout;
input   grad_x_V_pixel_22_empty_n;
output   grad_x_V_pixel_22_read;
input  [7:0] grad_x_V_pixel_23_dout;
input   grad_x_V_pixel_23_empty_n;
output   grad_x_V_pixel_23_read;
input  [7:0] grad_x_V_pixel_24_dout;
input   grad_x_V_pixel_24_empty_n;
output   grad_x_V_pixel_24_read;
input  [7:0] grad_x_V_pixel_25_dout;
input   grad_x_V_pixel_25_empty_n;
output   grad_x_V_pixel_25_read;
input  [7:0] grad_x_V_pixel_26_dout;
input   grad_x_V_pixel_26_empty_n;
output   grad_x_V_pixel_26_read;
input  [7:0] grad_x_V_pixel_27_dout;
input   grad_x_V_pixel_27_empty_n;
output   grad_x_V_pixel_27_read;
input  [7:0] grad_x_V_pixel_28_dout;
input   grad_x_V_pixel_28_empty_n;
output   grad_x_V_pixel_28_read;
input  [7:0] grad_x_V_pixel_29_dout;
input   grad_x_V_pixel_29_empty_n;
output   grad_x_V_pixel_29_read;
input  [7:0] grad_x_V_pixel_30_dout;
input   grad_x_V_pixel_30_empty_n;
output   grad_x_V_pixel_30_read;
input  [7:0] grad_x_V_pixel_31_dout;
input   grad_x_V_pixel_31_empty_n;
output   grad_x_V_pixel_31_read;
input  [7:0] grad_x_V_pixel_32_dout;
input   grad_x_V_pixel_32_empty_n;
output   grad_x_V_pixel_32_read;
input  [7:0] grad_x_V_pixel_33_dout;
input   grad_x_V_pixel_33_empty_n;
output   grad_x_V_pixel_33_read;
input  [7:0] grad_x_V_pixel_34_dout;
input   grad_x_V_pixel_34_empty_n;
output   grad_x_V_pixel_34_read;
input  [7:0] grad_x_V_pixel_35_dout;
input   grad_x_V_pixel_35_empty_n;
output   grad_x_V_pixel_35_read;
input  [7:0] grad_x_V_pixel_36_dout;
input   grad_x_V_pixel_36_empty_n;
output   grad_x_V_pixel_36_read;
input  [7:0] grad_x_V_pixel_37_dout;
input   grad_x_V_pixel_37_empty_n;
output   grad_x_V_pixel_37_read;
input  [7:0] grad_x_V_pixel_38_dout;
input   grad_x_V_pixel_38_empty_n;
output   grad_x_V_pixel_38_read;
input  [7:0] grad_x_V_pixel_39_dout;
input   grad_x_V_pixel_39_empty_n;
output   grad_x_V_pixel_39_read;
input  [7:0] grad_x_V_pixel_40_dout;
input   grad_x_V_pixel_40_empty_n;
output   grad_x_V_pixel_40_read;
input  [7:0] grad_x_V_pixel_41_dout;
input   grad_x_V_pixel_41_empty_n;
output   grad_x_V_pixel_41_read;
input  [7:0] grad_y_V_pixel_0_dout;
input   grad_y_V_pixel_0_empty_n;
output   grad_y_V_pixel_0_read;
input  [7:0] grad_y_V_pixel_1_dout;
input   grad_y_V_pixel_1_empty_n;
output   grad_y_V_pixel_1_read;
input  [7:0] grad_y_V_pixel_2_dout;
input   grad_y_V_pixel_2_empty_n;
output   grad_y_V_pixel_2_read;
input  [7:0] grad_y_V_pixel_3_dout;
input   grad_y_V_pixel_3_empty_n;
output   grad_y_V_pixel_3_read;
input  [7:0] grad_y_V_pixel_4_dout;
input   grad_y_V_pixel_4_empty_n;
output   grad_y_V_pixel_4_read;
input  [7:0] grad_y_V_pixel_5_dout;
input   grad_y_V_pixel_5_empty_n;
output   grad_y_V_pixel_5_read;
input  [7:0] grad_y_V_pixel_6_dout;
input   grad_y_V_pixel_6_empty_n;
output   grad_y_V_pixel_6_read;
input  [7:0] grad_y_V_pixel_7_dout;
input   grad_y_V_pixel_7_empty_n;
output   grad_y_V_pixel_7_read;
input  [7:0] grad_y_V_pixel_8_dout;
input   grad_y_V_pixel_8_empty_n;
output   grad_y_V_pixel_8_read;
input  [7:0] grad_y_V_pixel_9_dout;
input   grad_y_V_pixel_9_empty_n;
output   grad_y_V_pixel_9_read;
input  [7:0] grad_y_V_pixel_10_dout;
input   grad_y_V_pixel_10_empty_n;
output   grad_y_V_pixel_10_read;
input  [7:0] grad_y_V_pixel_11_dout;
input   grad_y_V_pixel_11_empty_n;
output   grad_y_V_pixel_11_read;
input  [7:0] grad_y_V_pixel_12_dout;
input   grad_y_V_pixel_12_empty_n;
output   grad_y_V_pixel_12_read;
input  [7:0] grad_y_V_pixel_13_dout;
input   grad_y_V_pixel_13_empty_n;
output   grad_y_V_pixel_13_read;
input  [7:0] grad_y_V_pixel_14_dout;
input   grad_y_V_pixel_14_empty_n;
output   grad_y_V_pixel_14_read;
input  [7:0] grad_y_V_pixel_15_dout;
input   grad_y_V_pixel_15_empty_n;
output   grad_y_V_pixel_15_read;
input  [7:0] grad_y_V_pixel_16_dout;
input   grad_y_V_pixel_16_empty_n;
output   grad_y_V_pixel_16_read;
input  [7:0] grad_y_V_pixel_17_dout;
input   grad_y_V_pixel_17_empty_n;
output   grad_y_V_pixel_17_read;
input  [7:0] grad_y_V_pixel_18_dout;
input   grad_y_V_pixel_18_empty_n;
output   grad_y_V_pixel_18_read;
input  [7:0] grad_y_V_pixel_19_dout;
input   grad_y_V_pixel_19_empty_n;
output   grad_y_V_pixel_19_read;
input  [7:0] grad_y_V_pixel_20_dout;
input   grad_y_V_pixel_20_empty_n;
output   grad_y_V_pixel_20_read;
input  [7:0] grad_y_V_pixel_21_dout;
input   grad_y_V_pixel_21_empty_n;
output   grad_y_V_pixel_21_read;
input  [7:0] grad_y_V_pixel_22_dout;
input   grad_y_V_pixel_22_empty_n;
output   grad_y_V_pixel_22_read;
input  [7:0] grad_y_V_pixel_23_dout;
input   grad_y_V_pixel_23_empty_n;
output   grad_y_V_pixel_23_read;
input  [7:0] grad_y_V_pixel_24_dout;
input   grad_y_V_pixel_24_empty_n;
output   grad_y_V_pixel_24_read;
input  [7:0] grad_y_V_pixel_25_dout;
input   grad_y_V_pixel_25_empty_n;
output   grad_y_V_pixel_25_read;
input  [7:0] grad_y_V_pixel_26_dout;
input   grad_y_V_pixel_26_empty_n;
output   grad_y_V_pixel_26_read;
input  [7:0] grad_y_V_pixel_27_dout;
input   grad_y_V_pixel_27_empty_n;
output   grad_y_V_pixel_27_read;
input  [7:0] grad_y_V_pixel_28_dout;
input   grad_y_V_pixel_28_empty_n;
output   grad_y_V_pixel_28_read;
input  [7:0] grad_y_V_pixel_29_dout;
input   grad_y_V_pixel_29_empty_n;
output   grad_y_V_pixel_29_read;
input  [7:0] grad_y_V_pixel_30_dout;
input   grad_y_V_pixel_30_empty_n;
output   grad_y_V_pixel_30_read;
input  [7:0] grad_y_V_pixel_31_dout;
input   grad_y_V_pixel_31_empty_n;
output   grad_y_V_pixel_31_read;
input  [7:0] grad_y_V_pixel_32_dout;
input   grad_y_V_pixel_32_empty_n;
output   grad_y_V_pixel_32_read;
input  [7:0] grad_y_V_pixel_33_dout;
input   grad_y_V_pixel_33_empty_n;
output   grad_y_V_pixel_33_read;
input  [7:0] grad_y_V_pixel_34_dout;
input   grad_y_V_pixel_34_empty_n;
output   grad_y_V_pixel_34_read;
input  [7:0] grad_y_V_pixel_35_dout;
input   grad_y_V_pixel_35_empty_n;
output   grad_y_V_pixel_35_read;
input  [7:0] grad_y_V_pixel_36_dout;
input   grad_y_V_pixel_36_empty_n;
output   grad_y_V_pixel_36_read;
input  [7:0] grad_y_V_pixel_37_dout;
input   grad_y_V_pixel_37_empty_n;
output   grad_y_V_pixel_37_read;
input  [7:0] grad_y_V_pixel_38_dout;
input   grad_y_V_pixel_38_empty_n;
output   grad_y_V_pixel_38_read;
input  [7:0] grad_y_V_pixel_39_dout;
input   grad_y_V_pixel_39_empty_n;
output   grad_y_V_pixel_39_read;
input  [7:0] grad_y_V_pixel_40_dout;
input   grad_y_V_pixel_40_empty_n;
output   grad_y_V_pixel_40_read;
input  [7:0] grad_y_V_pixel_41_dout;
input   grad_y_V_pixel_41_empty_n;
output   grad_y_V_pixel_41_read;
output  [7:0] output_V_pixel_0_din;
input   output_V_pixel_0_full_n;
output   output_V_pixel_0_write;
output  [7:0] output_V_pixel_1_din;
input   output_V_pixel_1_full_n;
output   output_V_pixel_1_write;
output  [7:0] output_V_pixel_2_din;
input   output_V_pixel_2_full_n;
output   output_V_pixel_2_write;
output  [7:0] output_V_pixel_3_din;
input   output_V_pixel_3_full_n;
output   output_V_pixel_3_write;
output  [7:0] output_V_pixel_4_din;
input   output_V_pixel_4_full_n;
output   output_V_pixel_4_write;
output  [7:0] output_V_pixel_5_din;
input   output_V_pixel_5_full_n;
output   output_V_pixel_5_write;
output  [7:0] output_V_pixel_6_din;
input   output_V_pixel_6_full_n;
output   output_V_pixel_6_write;
output  [7:0] output_V_pixel_7_din;
input   output_V_pixel_7_full_n;
output   output_V_pixel_7_write;
output  [7:0] output_V_pixel_8_din;
input   output_V_pixel_8_full_n;
output   output_V_pixel_8_write;
output  [7:0] output_V_pixel_9_din;
input   output_V_pixel_9_full_n;
output   output_V_pixel_9_write;
output  [7:0] output_V_pixel_10_din;
input   output_V_pixel_10_full_n;
output   output_V_pixel_10_write;
output  [7:0] output_V_pixel_11_din;
input   output_V_pixel_11_full_n;
output   output_V_pixel_11_write;
output  [7:0] output_V_pixel_12_din;
input   output_V_pixel_12_full_n;
output   output_V_pixel_12_write;
output  [7:0] output_V_pixel_13_din;
input   output_V_pixel_13_full_n;
output   output_V_pixel_13_write;
output  [7:0] output_V_pixel_14_din;
input   output_V_pixel_14_full_n;
output   output_V_pixel_14_write;
output  [7:0] output_V_pixel_15_din;
input   output_V_pixel_15_full_n;
output   output_V_pixel_15_write;
output  [7:0] output_V_pixel_16_din;
input   output_V_pixel_16_full_n;
output   output_V_pixel_16_write;
output  [7:0] output_V_pixel_17_din;
input   output_V_pixel_17_full_n;
output   output_V_pixel_17_write;
output  [7:0] output_V_pixel_18_din;
input   output_V_pixel_18_full_n;
output   output_V_pixel_18_write;
output  [7:0] output_V_pixel_19_din;
input   output_V_pixel_19_full_n;
output   output_V_pixel_19_write;
output  [7:0] output_V_pixel_20_din;
input   output_V_pixel_20_full_n;
output   output_V_pixel_20_write;
output  [7:0] output_V_pixel_21_din;
input   output_V_pixel_21_full_n;
output   output_V_pixel_21_write;
output  [7:0] output_V_pixel_22_din;
input   output_V_pixel_22_full_n;
output   output_V_pixel_22_write;
output  [7:0] output_V_pixel_23_din;
input   output_V_pixel_23_full_n;
output   output_V_pixel_23_write;
output  [7:0] output_V_pixel_24_din;
input   output_V_pixel_24_full_n;
output   output_V_pixel_24_write;
output  [7:0] output_V_pixel_25_din;
input   output_V_pixel_25_full_n;
output   output_V_pixel_25_write;
output  [7:0] output_V_pixel_26_din;
input   output_V_pixel_26_full_n;
output   output_V_pixel_26_write;
output  [7:0] output_V_pixel_27_din;
input   output_V_pixel_27_full_n;
output   output_V_pixel_27_write;
output  [7:0] output_V_pixel_28_din;
input   output_V_pixel_28_full_n;
output   output_V_pixel_28_write;
output  [7:0] output_V_pixel_29_din;
input   output_V_pixel_29_full_n;
output   output_V_pixel_29_write;
output  [7:0] output_V_pixel_30_din;
input   output_V_pixel_30_full_n;
output   output_V_pixel_30_write;
output  [7:0] output_V_pixel_31_din;
input   output_V_pixel_31_full_n;
output   output_V_pixel_31_write;
output  [7:0] output_V_pixel_32_din;
input   output_V_pixel_32_full_n;
output   output_V_pixel_32_write;
output  [7:0] output_V_pixel_33_din;
input   output_V_pixel_33_full_n;
output   output_V_pixel_33_write;
output  [7:0] output_V_pixel_34_din;
input   output_V_pixel_34_full_n;
output   output_V_pixel_34_write;
output  [7:0] output_V_pixel_35_din;
input   output_V_pixel_35_full_n;
output   output_V_pixel_35_write;
output  [7:0] output_V_pixel_36_din;
input   output_V_pixel_36_full_n;
output   output_V_pixel_36_write;
output  [7:0] output_V_pixel_37_din;
input   output_V_pixel_37_full_n;
output   output_V_pixel_37_write;
output  [7:0] output_V_pixel_38_din;
input   output_V_pixel_38_full_n;
output   output_V_pixel_38_write;
output  [7:0] output_V_pixel_39_din;
input   output_V_pixel_39_full_n;
output   output_V_pixel_39_write;
output  [7:0] output_V_pixel_40_din;
input   output_V_pixel_40_full_n;
output   output_V_pixel_40_write;
output  [7:0] output_V_pixel_41_din;
input   output_V_pixel_41_full_n;
output   output_V_pixel_41_write;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
reg    grad_x_V_pixel_0_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_538;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg   [0:0] exitcond1_reg_3023;
reg    grad_x_V_pixel_1_blk_n;
reg    grad_x_V_pixel_2_blk_n;
reg    grad_x_V_pixel_3_blk_n;
reg    grad_x_V_pixel_4_blk_n;
reg    grad_x_V_pixel_5_blk_n;
reg    grad_x_V_pixel_6_blk_n;
reg    grad_x_V_pixel_7_blk_n;
reg    grad_x_V_pixel_8_blk_n;
reg    grad_x_V_pixel_9_blk_n;
reg    grad_x_V_pixel_10_blk_n;
reg    grad_x_V_pixel_11_blk_n;
reg    grad_x_V_pixel_12_blk_n;
reg    grad_x_V_pixel_13_blk_n;
reg    grad_x_V_pixel_14_blk_n;
reg    grad_x_V_pixel_15_blk_n;
reg    grad_x_V_pixel_16_blk_n;
reg    grad_x_V_pixel_17_blk_n;
reg    grad_x_V_pixel_18_blk_n;
reg    grad_x_V_pixel_19_blk_n;
reg    grad_x_V_pixel_20_blk_n;
reg    grad_x_V_pixel_21_blk_n;
reg    grad_x_V_pixel_22_blk_n;
reg    grad_x_V_pixel_23_blk_n;
reg    grad_x_V_pixel_24_blk_n;
reg    grad_x_V_pixel_25_blk_n;
reg    grad_x_V_pixel_26_blk_n;
reg    grad_x_V_pixel_27_blk_n;
reg    grad_x_V_pixel_28_blk_n;
reg    grad_x_V_pixel_29_blk_n;
reg    grad_x_V_pixel_30_blk_n;
reg    grad_x_V_pixel_31_blk_n;
reg    grad_x_V_pixel_32_blk_n;
reg    grad_x_V_pixel_33_blk_n;
reg    grad_x_V_pixel_34_blk_n;
reg    grad_x_V_pixel_35_blk_n;
reg    grad_x_V_pixel_36_blk_n;
reg    grad_x_V_pixel_37_blk_n;
reg    grad_x_V_pixel_38_blk_n;
reg    grad_x_V_pixel_39_blk_n;
reg    grad_x_V_pixel_40_blk_n;
reg    grad_x_V_pixel_41_blk_n;
reg    grad_y_V_pixel_0_blk_n;
reg    grad_y_V_pixel_1_blk_n;
reg    grad_y_V_pixel_2_blk_n;
reg    grad_y_V_pixel_3_blk_n;
reg    grad_y_V_pixel_4_blk_n;
reg    grad_y_V_pixel_5_blk_n;
reg    grad_y_V_pixel_6_blk_n;
reg    grad_y_V_pixel_7_blk_n;
reg    grad_y_V_pixel_8_blk_n;
reg    grad_y_V_pixel_9_blk_n;
reg    grad_y_V_pixel_10_blk_n;
reg    grad_y_V_pixel_11_blk_n;
reg    grad_y_V_pixel_12_blk_n;
reg    grad_y_V_pixel_13_blk_n;
reg    grad_y_V_pixel_14_blk_n;
reg    grad_y_V_pixel_15_blk_n;
reg    grad_y_V_pixel_16_blk_n;
reg    grad_y_V_pixel_17_blk_n;
reg    grad_y_V_pixel_18_blk_n;
reg    grad_y_V_pixel_19_blk_n;
reg    grad_y_V_pixel_20_blk_n;
reg    grad_y_V_pixel_21_blk_n;
reg    grad_y_V_pixel_22_blk_n;
reg    grad_y_V_pixel_23_blk_n;
reg    grad_y_V_pixel_24_blk_n;
reg    grad_y_V_pixel_25_blk_n;
reg    grad_y_V_pixel_26_blk_n;
reg    grad_y_V_pixel_27_blk_n;
reg    grad_y_V_pixel_28_blk_n;
reg    grad_y_V_pixel_29_blk_n;
reg    grad_y_V_pixel_30_blk_n;
reg    grad_y_V_pixel_31_blk_n;
reg    grad_y_V_pixel_32_blk_n;
reg    grad_y_V_pixel_33_blk_n;
reg    grad_y_V_pixel_34_blk_n;
reg    grad_y_V_pixel_35_blk_n;
reg    grad_y_V_pixel_36_blk_n;
reg    grad_y_V_pixel_37_blk_n;
reg    grad_y_V_pixel_38_blk_n;
reg    grad_y_V_pixel_39_blk_n;
reg    grad_y_V_pixel_40_blk_n;
reg    grad_y_V_pixel_41_blk_n;
reg    output_V_pixel_0_blk_n;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7;
reg    output_V_pixel_1_blk_n;
reg    output_V_pixel_2_blk_n;
reg    output_V_pixel_3_blk_n;
reg    output_V_pixel_4_blk_n;
reg    output_V_pixel_5_blk_n;
reg    output_V_pixel_6_blk_n;
reg    output_V_pixel_7_blk_n;
reg    output_V_pixel_8_blk_n;
reg    output_V_pixel_9_blk_n;
reg    output_V_pixel_10_blk_n;
reg    output_V_pixel_11_blk_n;
reg    output_V_pixel_12_blk_n;
reg    output_V_pixel_13_blk_n;
reg    output_V_pixel_14_blk_n;
reg    output_V_pixel_15_blk_n;
reg    output_V_pixel_16_blk_n;
reg    output_V_pixel_17_blk_n;
reg    output_V_pixel_18_blk_n;
reg    output_V_pixel_19_blk_n;
reg    output_V_pixel_20_blk_n;
reg    output_V_pixel_21_blk_n;
reg    output_V_pixel_22_blk_n;
reg    output_V_pixel_23_blk_n;
reg    output_V_pixel_24_blk_n;
reg    output_V_pixel_25_blk_n;
reg    output_V_pixel_26_blk_n;
reg    output_V_pixel_27_blk_n;
reg    output_V_pixel_28_blk_n;
reg    output_V_pixel_29_blk_n;
reg    output_V_pixel_30_blk_n;
reg    output_V_pixel_31_blk_n;
reg    output_V_pixel_32_blk_n;
reg    output_V_pixel_33_blk_n;
reg    output_V_pixel_34_blk_n;
reg    output_V_pixel_35_blk_n;
reg    output_V_pixel_36_blk_n;
reg    output_V_pixel_37_blk_n;
reg    output_V_pixel_38_blk_n;
reg    output_V_pixel_39_blk_n;
reg    output_V_pixel_40_blk_n;
reg    output_V_pixel_41_blk_n;
reg   [8:0] x_reg_1614;
wire   [0:0] exitcond1_fu_1877_p2;
wire    grad_x_V_pixel_10_status;
wire    grad_y_V_pixel_10_status;
reg    ap_sig_701;
wire    output_V_pixel_11_status;
reg    ap_sig_706;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter3;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter4;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter5;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6;
wire   [8:0] x_2_fu_1883_p2;
reg   [7:0] tmp_pixel_0_4_reg_3032;
reg   [7:0] tmp_pixel_1_4_reg_3037;
reg   [7:0] tmp_pixel_2_4_reg_3042;
reg   [7:0] tmp_pixel_3_4_reg_3047;
reg   [7:0] tmp_pixel_4_4_reg_3052;
reg   [7:0] tmp_pixel_5_4_reg_3057;
reg   [7:0] tmp_pixel_6_4_reg_3062;
reg   [7:0] tmp_pixel_7_4_reg_3067;
reg   [7:0] tmp_pixel_8_4_reg_3072;
reg   [7:0] tmp_pixel_9_4_reg_3077;
reg   [7:0] tmp_pixel_10_4_reg_3082;
reg   [7:0] tmp_pixel_11_4_reg_3087;
reg   [7:0] tmp_pixel_12_4_reg_3092;
reg   [7:0] tmp_pixel_13_4_reg_3097;
reg   [7:0] tmp_pixel_14_4_reg_3102;
reg   [7:0] tmp_pixel_15_4_reg_3107;
reg   [7:0] tmp_pixel_16_4_reg_3112;
reg   [7:0] tmp_pixel_17_4_reg_3117;
reg   [7:0] tmp_pixel_18_4_reg_3122;
reg   [7:0] tmp_pixel_19_4_reg_3127;
reg   [7:0] tmp_pixel_20_4_reg_3132;
reg   [7:0] tmp_pixel_21_4_reg_3137;
reg   [7:0] tmp_pixel_22_4_reg_3142;
reg   [7:0] tmp_pixel_23_4_reg_3147;
reg   [7:0] tmp_pixel_24_4_reg_3152;
reg   [7:0] tmp_pixel_25_4_reg_3157;
reg   [7:0] tmp_pixel_26_4_reg_3162;
reg   [7:0] tmp_pixel_27_4_reg_3167;
reg   [7:0] tmp_pixel_28_4_reg_3172;
reg   [7:0] tmp_pixel_29_4_reg_3177;
reg   [7:0] tmp_pixel_30_4_reg_3182;
reg   [7:0] tmp_pixel_31_4_reg_3187;
reg   [7:0] tmp_pixel_32_4_reg_3192;
reg   [7:0] tmp_pixel_33_4_reg_3197;
reg   [7:0] tmp_pixel_34_4_reg_3202;
reg   [7:0] tmp_pixel_35_4_reg_3207;
reg   [7:0] tmp_pixel_36_4_reg_3212;
reg   [7:0] tmp_pixel_37_4_reg_3217;
reg   [7:0] tmp_pixel_38_4_reg_3222;
reg   [7:0] tmp_pixel_39_4_reg_3227;
reg   [7:0] tmp_pixel_40_4_reg_3232;
reg   [7:0] tmp_pixel_41_4_reg_3237;
reg   [7:0] tmp_pixel_0_reg_3242;
reg   [7:0] tmp_pixel_1_5_reg_3247;
reg   [7:0] tmp_pixel_2_5_reg_3252;
reg   [7:0] tmp_pixel_3_5_reg_3257;
reg   [7:0] tmp_pixel_4_5_reg_3262;
reg   [7:0] tmp_pixel_5_5_reg_3267;
reg   [7:0] tmp_pixel_6_5_reg_3272;
reg   [7:0] tmp_pixel_7_5_reg_3277;
reg   [7:0] tmp_pixel_8_5_reg_3282;
reg   [7:0] tmp_pixel_9_5_reg_3287;
reg   [7:0] tmp_pixel_10_5_reg_3292;
reg   [7:0] tmp_pixel_11_5_reg_3297;
reg   [7:0] tmp_pixel_12_5_reg_3302;
reg   [7:0] tmp_pixel_13_5_reg_3307;
reg   [7:0] tmp_pixel_14_5_reg_3312;
reg   [7:0] tmp_pixel_15_5_reg_3317;
reg   [7:0] tmp_pixel_16_5_reg_3322;
reg   [7:0] tmp_pixel_17_5_reg_3327;
reg   [7:0] tmp_pixel_18_5_reg_3332;
reg   [7:0] tmp_pixel_19_5_reg_3337;
reg   [7:0] tmp_pixel_20_5_reg_3342;
reg   [7:0] tmp_pixel_21_5_reg_3347;
reg   [7:0] tmp_pixel_22_5_reg_3352;
reg   [7:0] tmp_pixel_23_5_reg_3357;
reg   [7:0] tmp_pixel_24_5_reg_3362;
reg   [7:0] tmp_pixel_25_5_reg_3367;
reg   [7:0] tmp_pixel_26_5_reg_3372;
reg   [7:0] tmp_pixel_27_5_reg_3377;
reg   [7:0] tmp_pixel_28_5_reg_3382;
reg   [7:0] tmp_pixel_29_5_reg_3387;
reg   [7:0] tmp_pixel_30_5_reg_3392;
reg   [7:0] tmp_pixel_31_5_reg_3397;
reg   [7:0] tmp_pixel_32_5_reg_3402;
reg   [7:0] tmp_pixel_33_5_reg_3407;
reg   [7:0] tmp_pixel_34_5_reg_3412;
reg   [7:0] tmp_pixel_35_5_reg_3417;
reg   [7:0] tmp_pixel_36_5_reg_3422;
reg   [7:0] tmp_pixel_37_5_reg_3427;
reg   [7:0] tmp_pixel_38_5_reg_3432;
reg   [7:0] tmp_pixel_39_5_reg_3437;
reg   [7:0] tmp_pixel_40_5_reg_3442;
reg   [7:0] tmp_pixel_41_5_reg_3447;
reg   [0:0] tmp_843_reg_3452;
wire   [7:0] tmp_844_fu_2233_p1;
reg   [7:0] tmp_844_reg_3457;
reg   [0:0] tmp_845_reg_3462;
wire   [7:0] tmp_846_fu_2245_p1;
reg   [7:0] tmp_846_reg_3467;
reg   [0:0] tmp_847_reg_3472;
wire   [7:0] tmp_848_fu_2257_p1;
reg   [7:0] tmp_848_reg_3477;
reg   [0:0] tmp_849_reg_3482;
wire   [7:0] tmp_850_fu_2269_p1;
reg   [7:0] tmp_850_reg_3487;
reg   [0:0] tmp_851_reg_3492;
wire   [7:0] tmp_852_fu_2281_p1;
reg   [7:0] tmp_852_reg_3497;
reg   [0:0] tmp_853_reg_3502;
wire   [7:0] tmp_854_fu_2293_p1;
reg   [7:0] tmp_854_reg_3507;
reg   [0:0] tmp_855_reg_3512;
wire   [7:0] tmp_856_fu_2305_p1;
reg   [7:0] tmp_856_reg_3517;
reg   [0:0] tmp_857_reg_3522;
wire   [7:0] tmp_858_fu_2317_p1;
reg   [7:0] tmp_858_reg_3527;
reg   [0:0] tmp_859_reg_3532;
wire   [7:0] tmp_860_fu_2329_p1;
reg   [7:0] tmp_860_reg_3537;
reg   [0:0] tmp_861_reg_3542;
wire   [7:0] tmp_862_fu_2341_p1;
reg   [7:0] tmp_862_reg_3547;
reg   [0:0] tmp_863_reg_3552;
wire   [7:0] tmp_864_fu_2353_p1;
reg   [7:0] tmp_864_reg_3557;
reg   [0:0] tmp_865_reg_3562;
wire   [7:0] tmp_866_fu_2365_p1;
reg   [7:0] tmp_866_reg_3567;
reg   [0:0] tmp_867_reg_3572;
wire   [7:0] tmp_868_fu_2377_p1;
reg   [7:0] tmp_868_reg_3577;
reg   [0:0] tmp_869_reg_3582;
wire   [7:0] tmp_870_fu_2389_p1;
reg   [7:0] tmp_870_reg_3587;
reg   [0:0] tmp_871_reg_3592;
wire   [7:0] tmp_872_fu_2401_p1;
reg   [7:0] tmp_872_reg_3597;
reg   [0:0] tmp_873_reg_3602;
wire   [7:0] tmp_874_fu_2413_p1;
reg   [7:0] tmp_874_reg_3607;
reg   [0:0] tmp_875_reg_3612;
wire   [7:0] tmp_876_fu_2425_p1;
reg   [7:0] tmp_876_reg_3617;
reg   [0:0] tmp_877_reg_3622;
wire   [7:0] tmp_878_fu_2437_p1;
reg   [7:0] tmp_878_reg_3627;
reg   [0:0] tmp_879_reg_3632;
wire   [7:0] tmp_880_fu_2449_p1;
reg   [7:0] tmp_880_reg_3637;
reg   [0:0] tmp_881_reg_3642;
wire   [7:0] tmp_882_fu_2461_p1;
reg   [7:0] tmp_882_reg_3647;
reg   [0:0] tmp_883_reg_3652;
wire   [7:0] tmp_884_fu_2473_p1;
reg   [7:0] tmp_884_reg_3657;
reg   [0:0] tmp_885_reg_3662;
wire   [7:0] tmp_886_fu_2485_p1;
reg   [7:0] tmp_886_reg_3667;
reg   [0:0] tmp_887_reg_3672;
wire   [7:0] tmp_888_fu_2497_p1;
reg   [7:0] tmp_888_reg_3677;
reg   [0:0] tmp_889_reg_3682;
wire   [7:0] tmp_890_fu_2509_p1;
reg   [7:0] tmp_890_reg_3687;
reg   [0:0] tmp_891_reg_3692;
wire   [7:0] tmp_892_fu_2521_p1;
reg   [7:0] tmp_892_reg_3697;
reg   [0:0] tmp_893_reg_3702;
wire   [7:0] tmp_894_fu_2533_p1;
reg   [7:0] tmp_894_reg_3707;
reg   [0:0] tmp_895_reg_3712;
wire   [7:0] tmp_896_fu_2545_p1;
reg   [7:0] tmp_896_reg_3717;
reg   [0:0] tmp_897_reg_3722;
wire   [7:0] tmp_898_fu_2557_p1;
reg   [7:0] tmp_898_reg_3727;
reg   [0:0] tmp_899_reg_3732;
wire   [7:0] tmp_900_fu_2569_p1;
reg   [7:0] tmp_900_reg_3737;
reg   [0:0] tmp_901_reg_3742;
wire   [7:0] tmp_902_fu_2581_p1;
reg   [7:0] tmp_902_reg_3747;
reg   [0:0] tmp_903_reg_3752;
wire   [7:0] tmp_904_fu_2593_p1;
reg   [7:0] tmp_904_reg_3757;
reg   [0:0] tmp_905_reg_3762;
wire   [7:0] tmp_906_fu_2605_p1;
reg   [7:0] tmp_906_reg_3767;
reg   [0:0] tmp_907_reg_3772;
wire   [7:0] tmp_908_fu_2617_p1;
reg   [7:0] tmp_908_reg_3777;
reg   [0:0] tmp_909_reg_3782;
wire   [7:0] tmp_910_fu_2629_p1;
reg   [7:0] tmp_910_reg_3787;
reg   [0:0] tmp_911_reg_3792;
wire   [7:0] tmp_912_fu_2641_p1;
reg   [7:0] tmp_912_reg_3797;
reg   [0:0] tmp_913_reg_3802;
wire   [7:0] tmp_914_fu_2653_p1;
reg   [7:0] tmp_914_reg_3807;
reg   [0:0] tmp_915_reg_3812;
wire   [7:0] tmp_916_fu_2665_p1;
reg   [7:0] tmp_916_reg_3817;
reg   [0:0] tmp_917_reg_3822;
wire   [7:0] tmp_918_fu_2677_p1;
reg   [7:0] tmp_918_reg_3827;
reg   [0:0] tmp_919_reg_3832;
wire   [7:0] tmp_920_fu_2689_p1;
reg   [7:0] tmp_920_reg_3837;
reg   [0:0] tmp_921_reg_3842;
wire   [7:0] tmp_922_fu_2701_p1;
reg   [7:0] tmp_922_reg_3847;
reg   [0:0] tmp_923_reg_3852;
wire   [7:0] tmp_924_fu_2713_p1;
reg   [7:0] tmp_924_reg_3857;
reg   [0:0] tmp_925_reg_3862;
wire   [7:0] tmp_926_fu_2725_p1;
reg   [7:0] tmp_926_reg_3867;
reg    ap_sig_1064;
wire   [8:0] grp_Sobel_process_magnitude_fu_1625_ap_return;
reg    grp_Sobel_process_magnitude_fu_1625_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1631_ap_return;
reg    grp_Sobel_process_magnitude_fu_1631_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1637_ap_return;
reg    grp_Sobel_process_magnitude_fu_1637_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1643_ap_return;
reg    grp_Sobel_process_magnitude_fu_1643_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1649_ap_return;
reg    grp_Sobel_process_magnitude_fu_1649_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1655_ap_return;
reg    grp_Sobel_process_magnitude_fu_1655_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1661_ap_return;
reg    grp_Sobel_process_magnitude_fu_1661_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1667_ap_return;
reg    grp_Sobel_process_magnitude_fu_1667_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1673_ap_return;
reg    grp_Sobel_process_magnitude_fu_1673_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1679_ap_return;
reg    grp_Sobel_process_magnitude_fu_1679_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1685_ap_return;
reg    grp_Sobel_process_magnitude_fu_1685_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1691_ap_return;
reg    grp_Sobel_process_magnitude_fu_1691_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1697_ap_return;
reg    grp_Sobel_process_magnitude_fu_1697_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1703_ap_return;
reg    grp_Sobel_process_magnitude_fu_1703_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1709_ap_return;
reg    grp_Sobel_process_magnitude_fu_1709_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1715_ap_return;
reg    grp_Sobel_process_magnitude_fu_1715_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1721_ap_return;
reg    grp_Sobel_process_magnitude_fu_1721_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1727_ap_return;
reg    grp_Sobel_process_magnitude_fu_1727_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1733_ap_return;
reg    grp_Sobel_process_magnitude_fu_1733_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1739_ap_return;
reg    grp_Sobel_process_magnitude_fu_1739_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1745_ap_return;
reg    grp_Sobel_process_magnitude_fu_1745_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1751_ap_return;
reg    grp_Sobel_process_magnitude_fu_1751_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1757_ap_return;
reg    grp_Sobel_process_magnitude_fu_1757_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1763_ap_return;
reg    grp_Sobel_process_magnitude_fu_1763_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1769_ap_return;
reg    grp_Sobel_process_magnitude_fu_1769_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1775_ap_return;
reg    grp_Sobel_process_magnitude_fu_1775_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1781_ap_return;
reg    grp_Sobel_process_magnitude_fu_1781_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1787_ap_return;
reg    grp_Sobel_process_magnitude_fu_1787_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1793_ap_return;
reg    grp_Sobel_process_magnitude_fu_1793_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1799_ap_return;
reg    grp_Sobel_process_magnitude_fu_1799_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1805_ap_return;
reg    grp_Sobel_process_magnitude_fu_1805_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1811_ap_return;
reg    grp_Sobel_process_magnitude_fu_1811_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1817_ap_return;
reg    grp_Sobel_process_magnitude_fu_1817_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1823_ap_return;
reg    grp_Sobel_process_magnitude_fu_1823_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1829_ap_return;
reg    grp_Sobel_process_magnitude_fu_1829_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1835_ap_return;
reg    grp_Sobel_process_magnitude_fu_1835_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1841_ap_return;
reg    grp_Sobel_process_magnitude_fu_1841_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1847_ap_return;
reg    grp_Sobel_process_magnitude_fu_1847_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1853_ap_return;
reg    grp_Sobel_process_magnitude_fu_1853_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1859_ap_return;
reg    grp_Sobel_process_magnitude_fu_1859_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1865_ap_return;
reg    grp_Sobel_process_magnitude_fu_1865_ap_ce;
wire   [8:0] grp_Sobel_process_magnitude_fu_1871_ap_return;
reg    grp_Sobel_process_magnitude_fu_1871_ap_ce;
reg    grad_x_V_pixel_10_update;
reg    grad_y_V_pixel_10_update;
reg    output_V_pixel_11_update;
reg    ap_sig_cseq_ST_st11_fsm_2;
reg    ap_sig_5440;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
end

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1625(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_0_reg_3242),
    .imag_data(tmp_pixel_0_4_reg_3032),
    .ap_return(grp_Sobel_process_magnitude_fu_1625_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1625_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1631(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_1_5_reg_3247),
    .imag_data(tmp_pixel_1_4_reg_3037),
    .ap_return(grp_Sobel_process_magnitude_fu_1631_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1631_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1637(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_2_5_reg_3252),
    .imag_data(tmp_pixel_2_4_reg_3042),
    .ap_return(grp_Sobel_process_magnitude_fu_1637_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1637_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1643(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_3_5_reg_3257),
    .imag_data(tmp_pixel_3_4_reg_3047),
    .ap_return(grp_Sobel_process_magnitude_fu_1643_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1643_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1649(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_4_5_reg_3262),
    .imag_data(tmp_pixel_4_4_reg_3052),
    .ap_return(grp_Sobel_process_magnitude_fu_1649_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1649_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_5_5_reg_3267),
    .imag_data(tmp_pixel_5_4_reg_3057),
    .ap_return(grp_Sobel_process_magnitude_fu_1655_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1655_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1661(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_6_5_reg_3272),
    .imag_data(tmp_pixel_6_4_reg_3062),
    .ap_return(grp_Sobel_process_magnitude_fu_1661_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1661_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1667(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_7_5_reg_3277),
    .imag_data(tmp_pixel_7_4_reg_3067),
    .ap_return(grp_Sobel_process_magnitude_fu_1667_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1667_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1673(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_8_5_reg_3282),
    .imag_data(tmp_pixel_8_4_reg_3072),
    .ap_return(grp_Sobel_process_magnitude_fu_1673_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1673_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1679(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_9_5_reg_3287),
    .imag_data(tmp_pixel_9_4_reg_3077),
    .ap_return(grp_Sobel_process_magnitude_fu_1679_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1679_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1685(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_10_5_reg_3292),
    .imag_data(tmp_pixel_10_4_reg_3082),
    .ap_return(grp_Sobel_process_magnitude_fu_1685_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1685_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1691(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_11_5_reg_3297),
    .imag_data(tmp_pixel_11_4_reg_3087),
    .ap_return(grp_Sobel_process_magnitude_fu_1691_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1691_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1697(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_12_5_reg_3302),
    .imag_data(tmp_pixel_12_4_reg_3092),
    .ap_return(grp_Sobel_process_magnitude_fu_1697_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1697_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1703(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_13_5_reg_3307),
    .imag_data(tmp_pixel_13_4_reg_3097),
    .ap_return(grp_Sobel_process_magnitude_fu_1703_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1703_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1709(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_14_5_reg_3312),
    .imag_data(tmp_pixel_14_4_reg_3102),
    .ap_return(grp_Sobel_process_magnitude_fu_1709_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1709_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1715(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_15_5_reg_3317),
    .imag_data(tmp_pixel_15_4_reg_3107),
    .ap_return(grp_Sobel_process_magnitude_fu_1715_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1715_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1721(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_16_5_reg_3322),
    .imag_data(tmp_pixel_16_4_reg_3112),
    .ap_return(grp_Sobel_process_magnitude_fu_1721_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1721_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1727(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_17_5_reg_3327),
    .imag_data(tmp_pixel_17_4_reg_3117),
    .ap_return(grp_Sobel_process_magnitude_fu_1727_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1727_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1733(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_18_5_reg_3332),
    .imag_data(tmp_pixel_18_4_reg_3122),
    .ap_return(grp_Sobel_process_magnitude_fu_1733_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1733_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1739(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_19_5_reg_3337),
    .imag_data(tmp_pixel_19_4_reg_3127),
    .ap_return(grp_Sobel_process_magnitude_fu_1739_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1739_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1745(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_20_5_reg_3342),
    .imag_data(tmp_pixel_20_4_reg_3132),
    .ap_return(grp_Sobel_process_magnitude_fu_1745_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1745_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1751(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_21_5_reg_3347),
    .imag_data(tmp_pixel_21_4_reg_3137),
    .ap_return(grp_Sobel_process_magnitude_fu_1751_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1751_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1757(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_22_5_reg_3352),
    .imag_data(tmp_pixel_22_4_reg_3142),
    .ap_return(grp_Sobel_process_magnitude_fu_1757_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1757_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_23_5_reg_3357),
    .imag_data(tmp_pixel_23_4_reg_3147),
    .ap_return(grp_Sobel_process_magnitude_fu_1763_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1763_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_24_5_reg_3362),
    .imag_data(tmp_pixel_24_4_reg_3152),
    .ap_return(grp_Sobel_process_magnitude_fu_1769_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1769_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1775(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_25_5_reg_3367),
    .imag_data(tmp_pixel_25_4_reg_3157),
    .ap_return(grp_Sobel_process_magnitude_fu_1775_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1775_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1781(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_26_5_reg_3372),
    .imag_data(tmp_pixel_26_4_reg_3162),
    .ap_return(grp_Sobel_process_magnitude_fu_1781_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1781_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1787(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_27_5_reg_3377),
    .imag_data(tmp_pixel_27_4_reg_3167),
    .ap_return(grp_Sobel_process_magnitude_fu_1787_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1787_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1793(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_28_5_reg_3382),
    .imag_data(tmp_pixel_28_4_reg_3172),
    .ap_return(grp_Sobel_process_magnitude_fu_1793_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1793_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1799(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_29_5_reg_3387),
    .imag_data(tmp_pixel_29_4_reg_3177),
    .ap_return(grp_Sobel_process_magnitude_fu_1799_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1799_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1805(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_30_5_reg_3392),
    .imag_data(tmp_pixel_30_4_reg_3182),
    .ap_return(grp_Sobel_process_magnitude_fu_1805_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1805_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1811(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_31_5_reg_3397),
    .imag_data(tmp_pixel_31_4_reg_3187),
    .ap_return(grp_Sobel_process_magnitude_fu_1811_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1811_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1817(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_32_5_reg_3402),
    .imag_data(tmp_pixel_32_4_reg_3192),
    .ap_return(grp_Sobel_process_magnitude_fu_1817_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1817_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1823(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_33_5_reg_3407),
    .imag_data(tmp_pixel_33_4_reg_3197),
    .ap_return(grp_Sobel_process_magnitude_fu_1823_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1823_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1829(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_34_5_reg_3412),
    .imag_data(tmp_pixel_34_4_reg_3202),
    .ap_return(grp_Sobel_process_magnitude_fu_1829_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1829_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1835(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_35_5_reg_3417),
    .imag_data(tmp_pixel_35_4_reg_3207),
    .ap_return(grp_Sobel_process_magnitude_fu_1835_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1835_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1841(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_36_5_reg_3422),
    .imag_data(tmp_pixel_36_4_reg_3212),
    .ap_return(grp_Sobel_process_magnitude_fu_1841_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1841_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1847(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_37_5_reg_3427),
    .imag_data(tmp_pixel_37_4_reg_3217),
    .ap_return(grp_Sobel_process_magnitude_fu_1847_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1847_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1853(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_38_5_reg_3432),
    .imag_data(tmp_pixel_38_4_reg_3222),
    .ap_return(grp_Sobel_process_magnitude_fu_1853_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1853_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1859(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_39_5_reg_3437),
    .imag_data(tmp_pixel_39_4_reg_3227),
    .ap_return(grp_Sobel_process_magnitude_fu_1859_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1859_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1865(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_40_5_reg_3442),
    .imag_data(tmp_pixel_40_4_reg_3232),
    .ap_return(grp_Sobel_process_magnitude_fu_1865_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1865_ap_ce)
);

Sobel_process_magnitude grp_Sobel_process_magnitude_fu_1871(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .real_data(tmp_pixel_41_5_reg_3447),
    .imag_data(tmp_pixel_41_4_reg_3237),
    .ap_return(grp_Sobel_process_magnitude_fu_1871_ap_return),
    .ap_ce(grp_Sobel_process_magnitude_fu_1871_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_2)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & ~(1'b0 == exitcond1_fu_1877_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_1064)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & (1'b0 == exitcond1_fu_1877_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_1064) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & ~(1'b0 == exitcond1_fu_1877_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_1064)) begin
            ap_reg_ppiten_pp0_it8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & (1'b0 == exitcond1_fu_1877_p2))) begin
        x_reg_1614 <= x_2_fu_1883_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_1064)) begin
        x_reg_1614 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter1 <= exitcond1_reg_3023;
        exitcond1_reg_3023 <= exitcond1_fu_1877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706))) begin
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter2 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter1;
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter3 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter2;
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter4 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter3;
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter5 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter4;
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter5;
        ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6))) begin
        tmp_843_reg_3452 <= grp_Sobel_process_magnitude_fu_1625_ap_return[ap_const_lv32_8];
        tmp_844_reg_3457 <= tmp_844_fu_2233_p1;
        tmp_845_reg_3462 <= grp_Sobel_process_magnitude_fu_1631_ap_return[ap_const_lv32_8];
        tmp_846_reg_3467 <= tmp_846_fu_2245_p1;
        tmp_847_reg_3472 <= grp_Sobel_process_magnitude_fu_1637_ap_return[ap_const_lv32_8];
        tmp_848_reg_3477 <= tmp_848_fu_2257_p1;
        tmp_849_reg_3482 <= grp_Sobel_process_magnitude_fu_1643_ap_return[ap_const_lv32_8];
        tmp_850_reg_3487 <= tmp_850_fu_2269_p1;
        tmp_851_reg_3492 <= grp_Sobel_process_magnitude_fu_1649_ap_return[ap_const_lv32_8];
        tmp_852_reg_3497 <= tmp_852_fu_2281_p1;
        tmp_853_reg_3502 <= grp_Sobel_process_magnitude_fu_1655_ap_return[ap_const_lv32_8];
        tmp_854_reg_3507 <= tmp_854_fu_2293_p1;
        tmp_855_reg_3512 <= grp_Sobel_process_magnitude_fu_1661_ap_return[ap_const_lv32_8];
        tmp_856_reg_3517 <= tmp_856_fu_2305_p1;
        tmp_857_reg_3522 <= grp_Sobel_process_magnitude_fu_1667_ap_return[ap_const_lv32_8];
        tmp_858_reg_3527 <= tmp_858_fu_2317_p1;
        tmp_859_reg_3532 <= grp_Sobel_process_magnitude_fu_1673_ap_return[ap_const_lv32_8];
        tmp_860_reg_3537 <= tmp_860_fu_2329_p1;
        tmp_861_reg_3542 <= grp_Sobel_process_magnitude_fu_1679_ap_return[ap_const_lv32_8];
        tmp_862_reg_3547 <= tmp_862_fu_2341_p1;
        tmp_863_reg_3552 <= grp_Sobel_process_magnitude_fu_1685_ap_return[ap_const_lv32_8];
        tmp_864_reg_3557 <= tmp_864_fu_2353_p1;
        tmp_865_reg_3562 <= grp_Sobel_process_magnitude_fu_1691_ap_return[ap_const_lv32_8];
        tmp_866_reg_3567 <= tmp_866_fu_2365_p1;
        tmp_867_reg_3572 <= grp_Sobel_process_magnitude_fu_1697_ap_return[ap_const_lv32_8];
        tmp_868_reg_3577 <= tmp_868_fu_2377_p1;
        tmp_869_reg_3582 <= grp_Sobel_process_magnitude_fu_1703_ap_return[ap_const_lv32_8];
        tmp_870_reg_3587 <= tmp_870_fu_2389_p1;
        tmp_871_reg_3592 <= grp_Sobel_process_magnitude_fu_1709_ap_return[ap_const_lv32_8];
        tmp_872_reg_3597 <= tmp_872_fu_2401_p1;
        tmp_873_reg_3602 <= grp_Sobel_process_magnitude_fu_1715_ap_return[ap_const_lv32_8];
        tmp_874_reg_3607 <= tmp_874_fu_2413_p1;
        tmp_875_reg_3612 <= grp_Sobel_process_magnitude_fu_1721_ap_return[ap_const_lv32_8];
        tmp_876_reg_3617 <= tmp_876_fu_2425_p1;
        tmp_877_reg_3622 <= grp_Sobel_process_magnitude_fu_1727_ap_return[ap_const_lv32_8];
        tmp_878_reg_3627 <= tmp_878_fu_2437_p1;
        tmp_879_reg_3632 <= grp_Sobel_process_magnitude_fu_1733_ap_return[ap_const_lv32_8];
        tmp_880_reg_3637 <= tmp_880_fu_2449_p1;
        tmp_881_reg_3642 <= grp_Sobel_process_magnitude_fu_1739_ap_return[ap_const_lv32_8];
        tmp_882_reg_3647 <= tmp_882_fu_2461_p1;
        tmp_883_reg_3652 <= grp_Sobel_process_magnitude_fu_1745_ap_return[ap_const_lv32_8];
        tmp_884_reg_3657 <= tmp_884_fu_2473_p1;
        tmp_885_reg_3662 <= grp_Sobel_process_magnitude_fu_1751_ap_return[ap_const_lv32_8];
        tmp_886_reg_3667 <= tmp_886_fu_2485_p1;
        tmp_887_reg_3672 <= grp_Sobel_process_magnitude_fu_1757_ap_return[ap_const_lv32_8];
        tmp_888_reg_3677 <= tmp_888_fu_2497_p1;
        tmp_889_reg_3682 <= grp_Sobel_process_magnitude_fu_1763_ap_return[ap_const_lv32_8];
        tmp_890_reg_3687 <= tmp_890_fu_2509_p1;
        tmp_891_reg_3692 <= grp_Sobel_process_magnitude_fu_1769_ap_return[ap_const_lv32_8];
        tmp_892_reg_3697 <= tmp_892_fu_2521_p1;
        tmp_893_reg_3702 <= grp_Sobel_process_magnitude_fu_1775_ap_return[ap_const_lv32_8];
        tmp_894_reg_3707 <= tmp_894_fu_2533_p1;
        tmp_895_reg_3712 <= grp_Sobel_process_magnitude_fu_1781_ap_return[ap_const_lv32_8];
        tmp_896_reg_3717 <= tmp_896_fu_2545_p1;
        tmp_897_reg_3722 <= grp_Sobel_process_magnitude_fu_1787_ap_return[ap_const_lv32_8];
        tmp_898_reg_3727 <= tmp_898_fu_2557_p1;
        tmp_899_reg_3732 <= grp_Sobel_process_magnitude_fu_1793_ap_return[ap_const_lv32_8];
        tmp_900_reg_3737 <= tmp_900_fu_2569_p1;
        tmp_901_reg_3742 <= grp_Sobel_process_magnitude_fu_1799_ap_return[ap_const_lv32_8];
        tmp_902_reg_3747 <= tmp_902_fu_2581_p1;
        tmp_903_reg_3752 <= grp_Sobel_process_magnitude_fu_1805_ap_return[ap_const_lv32_8];
        tmp_904_reg_3757 <= tmp_904_fu_2593_p1;
        tmp_905_reg_3762 <= grp_Sobel_process_magnitude_fu_1811_ap_return[ap_const_lv32_8];
        tmp_906_reg_3767 <= tmp_906_fu_2605_p1;
        tmp_907_reg_3772 <= grp_Sobel_process_magnitude_fu_1817_ap_return[ap_const_lv32_8];
        tmp_908_reg_3777 <= tmp_908_fu_2617_p1;
        tmp_909_reg_3782 <= grp_Sobel_process_magnitude_fu_1823_ap_return[ap_const_lv32_8];
        tmp_910_reg_3787 <= tmp_910_fu_2629_p1;
        tmp_911_reg_3792 <= grp_Sobel_process_magnitude_fu_1829_ap_return[ap_const_lv32_8];
        tmp_912_reg_3797 <= tmp_912_fu_2641_p1;
        tmp_913_reg_3802 <= grp_Sobel_process_magnitude_fu_1835_ap_return[ap_const_lv32_8];
        tmp_914_reg_3807 <= tmp_914_fu_2653_p1;
        tmp_915_reg_3812 <= grp_Sobel_process_magnitude_fu_1841_ap_return[ap_const_lv32_8];
        tmp_916_reg_3817 <= tmp_916_fu_2665_p1;
        tmp_917_reg_3822 <= grp_Sobel_process_magnitude_fu_1847_ap_return[ap_const_lv32_8];
        tmp_918_reg_3827 <= tmp_918_fu_2677_p1;
        tmp_919_reg_3832 <= grp_Sobel_process_magnitude_fu_1853_ap_return[ap_const_lv32_8];
        tmp_920_reg_3837 <= tmp_920_fu_2689_p1;
        tmp_921_reg_3842 <= grp_Sobel_process_magnitude_fu_1859_ap_return[ap_const_lv32_8];
        tmp_922_reg_3847 <= tmp_922_fu_2701_p1;
        tmp_923_reg_3852 <= grp_Sobel_process_magnitude_fu_1865_ap_return[ap_const_lv32_8];
        tmp_924_reg_3857 <= tmp_924_fu_2713_p1;
        tmp_925_reg_3862 <= grp_Sobel_process_magnitude_fu_1871_ap_return[ap_const_lv32_8];
        tmp_926_reg_3867 <= tmp_926_fu_2725_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_reg_3023 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        tmp_pixel_0_4_reg_3032 <= grad_x_V_pixel_0_dout;
        tmp_pixel_0_reg_3242 <= grad_y_V_pixel_0_dout;
        tmp_pixel_10_4_reg_3082 <= grad_x_V_pixel_10_dout;
        tmp_pixel_10_5_reg_3292 <= grad_y_V_pixel_10_dout;
        tmp_pixel_11_4_reg_3087 <= grad_x_V_pixel_11_dout;
        tmp_pixel_11_5_reg_3297 <= grad_y_V_pixel_11_dout;
        tmp_pixel_12_4_reg_3092 <= grad_x_V_pixel_12_dout;
        tmp_pixel_12_5_reg_3302 <= grad_y_V_pixel_12_dout;
        tmp_pixel_13_4_reg_3097 <= grad_x_V_pixel_13_dout;
        tmp_pixel_13_5_reg_3307 <= grad_y_V_pixel_13_dout;
        tmp_pixel_14_4_reg_3102 <= grad_x_V_pixel_14_dout;
        tmp_pixel_14_5_reg_3312 <= grad_y_V_pixel_14_dout;
        tmp_pixel_15_4_reg_3107 <= grad_x_V_pixel_15_dout;
        tmp_pixel_15_5_reg_3317 <= grad_y_V_pixel_15_dout;
        tmp_pixel_16_4_reg_3112 <= grad_x_V_pixel_16_dout;
        tmp_pixel_16_5_reg_3322 <= grad_y_V_pixel_16_dout;
        tmp_pixel_17_4_reg_3117 <= grad_x_V_pixel_17_dout;
        tmp_pixel_17_5_reg_3327 <= grad_y_V_pixel_17_dout;
        tmp_pixel_18_4_reg_3122 <= grad_x_V_pixel_18_dout;
        tmp_pixel_18_5_reg_3332 <= grad_y_V_pixel_18_dout;
        tmp_pixel_19_4_reg_3127 <= grad_x_V_pixel_19_dout;
        tmp_pixel_19_5_reg_3337 <= grad_y_V_pixel_19_dout;
        tmp_pixel_1_4_reg_3037 <= grad_x_V_pixel_1_dout;
        tmp_pixel_1_5_reg_3247 <= grad_y_V_pixel_1_dout;
        tmp_pixel_20_4_reg_3132 <= grad_x_V_pixel_20_dout;
        tmp_pixel_20_5_reg_3342 <= grad_y_V_pixel_20_dout;
        tmp_pixel_21_4_reg_3137 <= grad_x_V_pixel_21_dout;
        tmp_pixel_21_5_reg_3347 <= grad_y_V_pixel_21_dout;
        tmp_pixel_22_4_reg_3142 <= grad_x_V_pixel_22_dout;
        tmp_pixel_22_5_reg_3352 <= grad_y_V_pixel_22_dout;
        tmp_pixel_23_4_reg_3147 <= grad_x_V_pixel_23_dout;
        tmp_pixel_23_5_reg_3357 <= grad_y_V_pixel_23_dout;
        tmp_pixel_24_4_reg_3152 <= grad_x_V_pixel_24_dout;
        tmp_pixel_24_5_reg_3362 <= grad_y_V_pixel_24_dout;
        tmp_pixel_25_4_reg_3157 <= grad_x_V_pixel_25_dout;
        tmp_pixel_25_5_reg_3367 <= grad_y_V_pixel_25_dout;
        tmp_pixel_26_4_reg_3162 <= grad_x_V_pixel_26_dout;
        tmp_pixel_26_5_reg_3372 <= grad_y_V_pixel_26_dout;
        tmp_pixel_27_4_reg_3167 <= grad_x_V_pixel_27_dout;
        tmp_pixel_27_5_reg_3377 <= grad_y_V_pixel_27_dout;
        tmp_pixel_28_4_reg_3172 <= grad_x_V_pixel_28_dout;
        tmp_pixel_28_5_reg_3382 <= grad_y_V_pixel_28_dout;
        tmp_pixel_29_4_reg_3177 <= grad_x_V_pixel_29_dout;
        tmp_pixel_29_5_reg_3387 <= grad_y_V_pixel_29_dout;
        tmp_pixel_2_4_reg_3042 <= grad_x_V_pixel_2_dout;
        tmp_pixel_2_5_reg_3252 <= grad_y_V_pixel_2_dout;
        tmp_pixel_30_4_reg_3182 <= grad_x_V_pixel_30_dout;
        tmp_pixel_30_5_reg_3392 <= grad_y_V_pixel_30_dout;
        tmp_pixel_31_4_reg_3187 <= grad_x_V_pixel_31_dout;
        tmp_pixel_31_5_reg_3397 <= grad_y_V_pixel_31_dout;
        tmp_pixel_32_4_reg_3192 <= grad_x_V_pixel_32_dout;
        tmp_pixel_32_5_reg_3402 <= grad_y_V_pixel_32_dout;
        tmp_pixel_33_4_reg_3197 <= grad_x_V_pixel_33_dout;
        tmp_pixel_33_5_reg_3407 <= grad_y_V_pixel_33_dout;
        tmp_pixel_34_4_reg_3202 <= grad_x_V_pixel_34_dout;
        tmp_pixel_34_5_reg_3412 <= grad_y_V_pixel_34_dout;
        tmp_pixel_35_4_reg_3207 <= grad_x_V_pixel_35_dout;
        tmp_pixel_35_5_reg_3417 <= grad_y_V_pixel_35_dout;
        tmp_pixel_36_4_reg_3212 <= grad_x_V_pixel_36_dout;
        tmp_pixel_36_5_reg_3422 <= grad_y_V_pixel_36_dout;
        tmp_pixel_37_4_reg_3217 <= grad_x_V_pixel_37_dout;
        tmp_pixel_37_5_reg_3427 <= grad_y_V_pixel_37_dout;
        tmp_pixel_38_4_reg_3222 <= grad_x_V_pixel_38_dout;
        tmp_pixel_38_5_reg_3432 <= grad_y_V_pixel_38_dout;
        tmp_pixel_39_4_reg_3227 <= grad_x_V_pixel_39_dout;
        tmp_pixel_39_5_reg_3437 <= grad_y_V_pixel_39_dout;
        tmp_pixel_3_4_reg_3047 <= grad_x_V_pixel_3_dout;
        tmp_pixel_3_5_reg_3257 <= grad_y_V_pixel_3_dout;
        tmp_pixel_40_4_reg_3232 <= grad_x_V_pixel_40_dout;
        tmp_pixel_40_5_reg_3442 <= grad_y_V_pixel_40_dout;
        tmp_pixel_41_4_reg_3237 <= grad_x_V_pixel_41_dout;
        tmp_pixel_41_5_reg_3447 <= grad_y_V_pixel_41_dout;
        tmp_pixel_4_4_reg_3052 <= grad_x_V_pixel_4_dout;
        tmp_pixel_4_5_reg_3262 <= grad_y_V_pixel_4_dout;
        tmp_pixel_5_4_reg_3057 <= grad_x_V_pixel_5_dout;
        tmp_pixel_5_5_reg_3267 <= grad_y_V_pixel_5_dout;
        tmp_pixel_6_4_reg_3062 <= grad_x_V_pixel_6_dout;
        tmp_pixel_6_5_reg_3272 <= grad_y_V_pixel_6_dout;
        tmp_pixel_7_4_reg_3067 <= grad_x_V_pixel_7_dout;
        tmp_pixel_7_5_reg_3277 <= grad_y_V_pixel_7_dout;
        tmp_pixel_8_4_reg_3072 <= grad_x_V_pixel_8_dout;
        tmp_pixel_8_5_reg_3282 <= grad_y_V_pixel_8_dout;
        tmp_pixel_9_4_reg_3077 <= grad_x_V_pixel_9_dout;
        tmp_pixel_9_5_reg_3287 <= grad_y_V_pixel_9_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | (1'b1 == ap_sig_cseq_ST_st11_fsm_2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_538) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_5440) begin
        ap_sig_cseq_ST_st11_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_0_blk_n = grad_x_V_pixel_0_empty_n;
    end else begin
        grad_x_V_pixel_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_10_blk_n = grad_x_V_pixel_10_empty_n;
    end else begin
        grad_x_V_pixel_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grad_x_V_pixel_10_update = 1'b1;
    end else begin
        grad_x_V_pixel_10_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_11_blk_n = grad_x_V_pixel_11_empty_n;
    end else begin
        grad_x_V_pixel_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_12_blk_n = grad_x_V_pixel_12_empty_n;
    end else begin
        grad_x_V_pixel_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_13_blk_n = grad_x_V_pixel_13_empty_n;
    end else begin
        grad_x_V_pixel_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_14_blk_n = grad_x_V_pixel_14_empty_n;
    end else begin
        grad_x_V_pixel_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_15_blk_n = grad_x_V_pixel_15_empty_n;
    end else begin
        grad_x_V_pixel_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_16_blk_n = grad_x_V_pixel_16_empty_n;
    end else begin
        grad_x_V_pixel_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_17_blk_n = grad_x_V_pixel_17_empty_n;
    end else begin
        grad_x_V_pixel_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_18_blk_n = grad_x_V_pixel_18_empty_n;
    end else begin
        grad_x_V_pixel_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_19_blk_n = grad_x_V_pixel_19_empty_n;
    end else begin
        grad_x_V_pixel_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_1_blk_n = grad_x_V_pixel_1_empty_n;
    end else begin
        grad_x_V_pixel_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_20_blk_n = grad_x_V_pixel_20_empty_n;
    end else begin
        grad_x_V_pixel_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_21_blk_n = grad_x_V_pixel_21_empty_n;
    end else begin
        grad_x_V_pixel_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_22_blk_n = grad_x_V_pixel_22_empty_n;
    end else begin
        grad_x_V_pixel_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_23_blk_n = grad_x_V_pixel_23_empty_n;
    end else begin
        grad_x_V_pixel_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_24_blk_n = grad_x_V_pixel_24_empty_n;
    end else begin
        grad_x_V_pixel_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_25_blk_n = grad_x_V_pixel_25_empty_n;
    end else begin
        grad_x_V_pixel_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_26_blk_n = grad_x_V_pixel_26_empty_n;
    end else begin
        grad_x_V_pixel_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_27_blk_n = grad_x_V_pixel_27_empty_n;
    end else begin
        grad_x_V_pixel_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_28_blk_n = grad_x_V_pixel_28_empty_n;
    end else begin
        grad_x_V_pixel_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_29_blk_n = grad_x_V_pixel_29_empty_n;
    end else begin
        grad_x_V_pixel_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_2_blk_n = grad_x_V_pixel_2_empty_n;
    end else begin
        grad_x_V_pixel_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_30_blk_n = grad_x_V_pixel_30_empty_n;
    end else begin
        grad_x_V_pixel_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_31_blk_n = grad_x_V_pixel_31_empty_n;
    end else begin
        grad_x_V_pixel_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_32_blk_n = grad_x_V_pixel_32_empty_n;
    end else begin
        grad_x_V_pixel_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_33_blk_n = grad_x_V_pixel_33_empty_n;
    end else begin
        grad_x_V_pixel_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_34_blk_n = grad_x_V_pixel_34_empty_n;
    end else begin
        grad_x_V_pixel_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_35_blk_n = grad_x_V_pixel_35_empty_n;
    end else begin
        grad_x_V_pixel_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_36_blk_n = grad_x_V_pixel_36_empty_n;
    end else begin
        grad_x_V_pixel_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_37_blk_n = grad_x_V_pixel_37_empty_n;
    end else begin
        grad_x_V_pixel_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_38_blk_n = grad_x_V_pixel_38_empty_n;
    end else begin
        grad_x_V_pixel_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_39_blk_n = grad_x_V_pixel_39_empty_n;
    end else begin
        grad_x_V_pixel_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_3_blk_n = grad_x_V_pixel_3_empty_n;
    end else begin
        grad_x_V_pixel_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_40_blk_n = grad_x_V_pixel_40_empty_n;
    end else begin
        grad_x_V_pixel_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_41_blk_n = grad_x_V_pixel_41_empty_n;
    end else begin
        grad_x_V_pixel_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_4_blk_n = grad_x_V_pixel_4_empty_n;
    end else begin
        grad_x_V_pixel_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_5_blk_n = grad_x_V_pixel_5_empty_n;
    end else begin
        grad_x_V_pixel_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_6_blk_n = grad_x_V_pixel_6_empty_n;
    end else begin
        grad_x_V_pixel_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_7_blk_n = grad_x_V_pixel_7_empty_n;
    end else begin
        grad_x_V_pixel_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_8_blk_n = grad_x_V_pixel_8_empty_n;
    end else begin
        grad_x_V_pixel_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_x_V_pixel_9_blk_n = grad_x_V_pixel_9_empty_n;
    end else begin
        grad_x_V_pixel_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_0_blk_n = grad_y_V_pixel_0_empty_n;
    end else begin
        grad_y_V_pixel_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_10_blk_n = grad_y_V_pixel_10_empty_n;
    end else begin
        grad_y_V_pixel_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grad_y_V_pixel_10_update = 1'b1;
    end else begin
        grad_y_V_pixel_10_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_11_blk_n = grad_y_V_pixel_11_empty_n;
    end else begin
        grad_y_V_pixel_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_12_blk_n = grad_y_V_pixel_12_empty_n;
    end else begin
        grad_y_V_pixel_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_13_blk_n = grad_y_V_pixel_13_empty_n;
    end else begin
        grad_y_V_pixel_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_14_blk_n = grad_y_V_pixel_14_empty_n;
    end else begin
        grad_y_V_pixel_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_15_blk_n = grad_y_V_pixel_15_empty_n;
    end else begin
        grad_y_V_pixel_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_16_blk_n = grad_y_V_pixel_16_empty_n;
    end else begin
        grad_y_V_pixel_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_17_blk_n = grad_y_V_pixel_17_empty_n;
    end else begin
        grad_y_V_pixel_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_18_blk_n = grad_y_V_pixel_18_empty_n;
    end else begin
        grad_y_V_pixel_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_19_blk_n = grad_y_V_pixel_19_empty_n;
    end else begin
        grad_y_V_pixel_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_1_blk_n = grad_y_V_pixel_1_empty_n;
    end else begin
        grad_y_V_pixel_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_20_blk_n = grad_y_V_pixel_20_empty_n;
    end else begin
        grad_y_V_pixel_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_21_blk_n = grad_y_V_pixel_21_empty_n;
    end else begin
        grad_y_V_pixel_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_22_blk_n = grad_y_V_pixel_22_empty_n;
    end else begin
        grad_y_V_pixel_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_23_blk_n = grad_y_V_pixel_23_empty_n;
    end else begin
        grad_y_V_pixel_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_24_blk_n = grad_y_V_pixel_24_empty_n;
    end else begin
        grad_y_V_pixel_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_25_blk_n = grad_y_V_pixel_25_empty_n;
    end else begin
        grad_y_V_pixel_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_26_blk_n = grad_y_V_pixel_26_empty_n;
    end else begin
        grad_y_V_pixel_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_27_blk_n = grad_y_V_pixel_27_empty_n;
    end else begin
        grad_y_V_pixel_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_28_blk_n = grad_y_V_pixel_28_empty_n;
    end else begin
        grad_y_V_pixel_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_29_blk_n = grad_y_V_pixel_29_empty_n;
    end else begin
        grad_y_V_pixel_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_2_blk_n = grad_y_V_pixel_2_empty_n;
    end else begin
        grad_y_V_pixel_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_30_blk_n = grad_y_V_pixel_30_empty_n;
    end else begin
        grad_y_V_pixel_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_31_blk_n = grad_y_V_pixel_31_empty_n;
    end else begin
        grad_y_V_pixel_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_32_blk_n = grad_y_V_pixel_32_empty_n;
    end else begin
        grad_y_V_pixel_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_33_blk_n = grad_y_V_pixel_33_empty_n;
    end else begin
        grad_y_V_pixel_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_34_blk_n = grad_y_V_pixel_34_empty_n;
    end else begin
        grad_y_V_pixel_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_35_blk_n = grad_y_V_pixel_35_empty_n;
    end else begin
        grad_y_V_pixel_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_36_blk_n = grad_y_V_pixel_36_empty_n;
    end else begin
        grad_y_V_pixel_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_37_blk_n = grad_y_V_pixel_37_empty_n;
    end else begin
        grad_y_V_pixel_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_38_blk_n = grad_y_V_pixel_38_empty_n;
    end else begin
        grad_y_V_pixel_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_39_blk_n = grad_y_V_pixel_39_empty_n;
    end else begin
        grad_y_V_pixel_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_3_blk_n = grad_y_V_pixel_3_empty_n;
    end else begin
        grad_y_V_pixel_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_40_blk_n = grad_y_V_pixel_40_empty_n;
    end else begin
        grad_y_V_pixel_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_41_blk_n = grad_y_V_pixel_41_empty_n;
    end else begin
        grad_y_V_pixel_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_4_blk_n = grad_y_V_pixel_4_empty_n;
    end else begin
        grad_y_V_pixel_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_5_blk_n = grad_y_V_pixel_5_empty_n;
    end else begin
        grad_y_V_pixel_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_6_blk_n = grad_y_V_pixel_6_empty_n;
    end else begin
        grad_y_V_pixel_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_7_blk_n = grad_y_V_pixel_7_empty_n;
    end else begin
        grad_y_V_pixel_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_8_blk_n = grad_y_V_pixel_8_empty_n;
    end else begin
        grad_y_V_pixel_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_3023 == 1'b0))) begin
        grad_y_V_pixel_9_blk_n = grad_y_V_pixel_9_empty_n;
    end else begin
        grad_y_V_pixel_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1625_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1625_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1631_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1631_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1637_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1637_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1643_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1643_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1649_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1649_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1655_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1655_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1661_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1661_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1667_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1667_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1673_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1673_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1679_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1679_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1685_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1685_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1691_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1691_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1697_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1697_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1703_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1703_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1709_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1709_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1715_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1715_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1721_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1721_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1727_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1727_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1733_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1733_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1739_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1739_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1745_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1745_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1751_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1751_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1757_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1757_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1763_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1763_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1769_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1769_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1775_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1775_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1781_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1781_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1787_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1787_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1793_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1793_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1799_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1799_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1805_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1805_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1811_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1811_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1817_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1817_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1823_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1823_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1829_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1829_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1835_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1835_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1841_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1841_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1847_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1847_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1853_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1853_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1859_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1859_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1865_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1865_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        grp_Sobel_process_magnitude_fu_1871_ap_ce = 1'b1;
    end else begin
        grp_Sobel_process_magnitude_fu_1871_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_0_blk_n = output_V_pixel_0_full_n;
    end else begin
        output_V_pixel_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_10_blk_n = output_V_pixel_10_full_n;
    end else begin
        output_V_pixel_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_11_blk_n = output_V_pixel_11_full_n;
    end else begin
        output_V_pixel_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)))) begin
        output_V_pixel_11_update = 1'b1;
    end else begin
        output_V_pixel_11_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_12_blk_n = output_V_pixel_12_full_n;
    end else begin
        output_V_pixel_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_13_blk_n = output_V_pixel_13_full_n;
    end else begin
        output_V_pixel_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_14_blk_n = output_V_pixel_14_full_n;
    end else begin
        output_V_pixel_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_15_blk_n = output_V_pixel_15_full_n;
    end else begin
        output_V_pixel_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_16_blk_n = output_V_pixel_16_full_n;
    end else begin
        output_V_pixel_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_17_blk_n = output_V_pixel_17_full_n;
    end else begin
        output_V_pixel_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_18_blk_n = output_V_pixel_18_full_n;
    end else begin
        output_V_pixel_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_19_blk_n = output_V_pixel_19_full_n;
    end else begin
        output_V_pixel_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_1_blk_n = output_V_pixel_1_full_n;
    end else begin
        output_V_pixel_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_20_blk_n = output_V_pixel_20_full_n;
    end else begin
        output_V_pixel_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_21_blk_n = output_V_pixel_21_full_n;
    end else begin
        output_V_pixel_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_22_blk_n = output_V_pixel_22_full_n;
    end else begin
        output_V_pixel_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_23_blk_n = output_V_pixel_23_full_n;
    end else begin
        output_V_pixel_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_24_blk_n = output_V_pixel_24_full_n;
    end else begin
        output_V_pixel_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_25_blk_n = output_V_pixel_25_full_n;
    end else begin
        output_V_pixel_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_26_blk_n = output_V_pixel_26_full_n;
    end else begin
        output_V_pixel_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_27_blk_n = output_V_pixel_27_full_n;
    end else begin
        output_V_pixel_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_28_blk_n = output_V_pixel_28_full_n;
    end else begin
        output_V_pixel_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_29_blk_n = output_V_pixel_29_full_n;
    end else begin
        output_V_pixel_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_2_blk_n = output_V_pixel_2_full_n;
    end else begin
        output_V_pixel_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_30_blk_n = output_V_pixel_30_full_n;
    end else begin
        output_V_pixel_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_31_blk_n = output_V_pixel_31_full_n;
    end else begin
        output_V_pixel_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_32_blk_n = output_V_pixel_32_full_n;
    end else begin
        output_V_pixel_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_33_blk_n = output_V_pixel_33_full_n;
    end else begin
        output_V_pixel_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_34_blk_n = output_V_pixel_34_full_n;
    end else begin
        output_V_pixel_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_35_blk_n = output_V_pixel_35_full_n;
    end else begin
        output_V_pixel_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_36_blk_n = output_V_pixel_36_full_n;
    end else begin
        output_V_pixel_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_37_blk_n = output_V_pixel_37_full_n;
    end else begin
        output_V_pixel_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_38_blk_n = output_V_pixel_38_full_n;
    end else begin
        output_V_pixel_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_39_blk_n = output_V_pixel_39_full_n;
    end else begin
        output_V_pixel_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_3_blk_n = output_V_pixel_3_full_n;
    end else begin
        output_V_pixel_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_40_blk_n = output_V_pixel_40_full_n;
    end else begin
        output_V_pixel_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_41_blk_n = output_V_pixel_41_full_n;
    end else begin
        output_V_pixel_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_4_blk_n = output_V_pixel_4_full_n;
    end else begin
        output_V_pixel_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_5_blk_n = output_V_pixel_5_full_n;
    end else begin
        output_V_pixel_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_6_blk_n = output_V_pixel_6_full_n;
    end else begin
        output_V_pixel_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_7_blk_n = output_V_pixel_7_full_n;
    end else begin
        output_V_pixel_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_8_blk_n = output_V_pixel_8_full_n;
    end else begin
        output_V_pixel_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) begin
        output_V_pixel_9_blk_n = output_V_pixel_9_full_n;
    end else begin
        output_V_pixel_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_1064) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it8) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & ~(1'b1 == ap_reg_ppiten_pp0_it7)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & ~(1'b0 == exitcond1_fu_1877_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it8) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & ~(1'b1 == ap_reg_ppiten_pp0_it7)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_701) | ((1'b1 == ap_reg_ppiten_pp0_it8) & ap_sig_706)) & ~(1'b0 == exitcond1_fu_1877_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st11_fsm_2 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_1064 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_538 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_5440 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_701 = (((exitcond1_reg_3023 == 1'b0) & (grad_x_V_pixel_10_status == 1'b0)) | ((exitcond1_reg_3023 == 1'b0) & (grad_y_V_pixel_10_status == 1'b0)));
end

always @ (*) begin
    ap_sig_706 = ((1'b0 == ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7) & (output_V_pixel_11_status == 1'b0));
end

assign exitcond1_fu_1877_p2 = ((x_reg_1614 == ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign grad_x_V_pixel_0_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_10_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_10_status = (grad_x_V_pixel_0_empty_n & grad_x_V_pixel_1_empty_n & grad_x_V_pixel_2_empty_n & grad_x_V_pixel_3_empty_n & grad_x_V_pixel_4_empty_n & grad_x_V_pixel_5_empty_n & grad_x_V_pixel_6_empty_n & grad_x_V_pixel_7_empty_n & grad_x_V_pixel_8_empty_n & grad_x_V_pixel_9_empty_n & grad_x_V_pixel_10_empty_n & grad_x_V_pixel_11_empty_n & grad_x_V_pixel_12_empty_n & grad_x_V_pixel_13_empty_n & grad_x_V_pixel_14_empty_n & grad_x_V_pixel_15_empty_n & grad_x_V_pixel_16_empty_n & grad_x_V_pixel_17_empty_n & grad_x_V_pixel_18_empty_n & grad_x_V_pixel_19_empty_n & grad_x_V_pixel_20_empty_n & grad_x_V_pixel_21_empty_n & grad_x_V_pixel_22_empty_n & grad_x_V_pixel_23_empty_n & grad_x_V_pixel_24_empty_n & grad_x_V_pixel_25_empty_n & grad_x_V_pixel_26_empty_n & grad_x_V_pixel_27_empty_n & grad_x_V_pixel_28_empty_n & grad_x_V_pixel_29_empty_n & grad_x_V_pixel_30_empty_n & grad_x_V_pixel_31_empty_n & grad_x_V_pixel_32_empty_n & grad_x_V_pixel_33_empty_n & grad_x_V_pixel_34_empty_n & grad_x_V_pixel_35_empty_n & grad_x_V_pixel_36_empty_n & grad_x_V_pixel_37_empty_n & grad_x_V_pixel_38_empty_n & grad_x_V_pixel_39_empty_n & grad_x_V_pixel_40_empty_n & grad_x_V_pixel_41_empty_n);

assign grad_x_V_pixel_11_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_12_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_13_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_14_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_15_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_16_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_17_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_18_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_19_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_1_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_20_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_21_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_22_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_23_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_24_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_25_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_26_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_27_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_28_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_29_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_2_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_30_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_31_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_32_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_33_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_34_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_35_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_36_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_37_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_38_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_39_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_3_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_40_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_41_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_4_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_5_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_6_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_7_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_8_read = grad_x_V_pixel_10_update;

assign grad_x_V_pixel_9_read = grad_x_V_pixel_10_update;

assign grad_y_V_pixel_0_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_10_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_10_status = (grad_y_V_pixel_0_empty_n & grad_y_V_pixel_1_empty_n & grad_y_V_pixel_2_empty_n & grad_y_V_pixel_3_empty_n & grad_y_V_pixel_4_empty_n & grad_y_V_pixel_5_empty_n & grad_y_V_pixel_6_empty_n & grad_y_V_pixel_7_empty_n & grad_y_V_pixel_8_empty_n & grad_y_V_pixel_9_empty_n & grad_y_V_pixel_10_empty_n & grad_y_V_pixel_11_empty_n & grad_y_V_pixel_12_empty_n & grad_y_V_pixel_13_empty_n & grad_y_V_pixel_14_empty_n & grad_y_V_pixel_15_empty_n & grad_y_V_pixel_16_empty_n & grad_y_V_pixel_17_empty_n & grad_y_V_pixel_18_empty_n & grad_y_V_pixel_19_empty_n & grad_y_V_pixel_20_empty_n & grad_y_V_pixel_21_empty_n & grad_y_V_pixel_22_empty_n & grad_y_V_pixel_23_empty_n & grad_y_V_pixel_24_empty_n & grad_y_V_pixel_25_empty_n & grad_y_V_pixel_26_empty_n & grad_y_V_pixel_27_empty_n & grad_y_V_pixel_28_empty_n & grad_y_V_pixel_29_empty_n & grad_y_V_pixel_30_empty_n & grad_y_V_pixel_31_empty_n & grad_y_V_pixel_32_empty_n & grad_y_V_pixel_33_empty_n & grad_y_V_pixel_34_empty_n & grad_y_V_pixel_35_empty_n & grad_y_V_pixel_36_empty_n & grad_y_V_pixel_37_empty_n & grad_y_V_pixel_38_empty_n & grad_y_V_pixel_39_empty_n & grad_y_V_pixel_40_empty_n & grad_y_V_pixel_41_empty_n);

assign grad_y_V_pixel_11_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_12_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_13_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_14_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_15_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_16_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_17_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_18_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_19_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_1_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_20_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_21_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_22_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_23_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_24_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_25_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_26_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_27_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_28_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_29_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_2_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_30_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_31_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_32_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_33_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_34_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_35_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_36_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_37_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_38_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_39_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_3_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_40_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_41_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_4_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_5_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_6_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_7_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_8_read = grad_y_V_pixel_10_update;

assign grad_y_V_pixel_9_read = grad_y_V_pixel_10_update;

assign output_V_pixel_0_din = ((tmp_843_reg_3452[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_844_reg_3457);

assign output_V_pixel_0_write = output_V_pixel_11_update;

assign output_V_pixel_10_din = ((tmp_863_reg_3552[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_864_reg_3557);

assign output_V_pixel_10_write = output_V_pixel_11_update;

assign output_V_pixel_11_din = ((tmp_865_reg_3562[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_866_reg_3567);

assign output_V_pixel_11_status = (output_V_pixel_0_full_n & output_V_pixel_1_full_n & output_V_pixel_2_full_n & output_V_pixel_3_full_n & output_V_pixel_4_full_n & output_V_pixel_5_full_n & output_V_pixel_6_full_n & output_V_pixel_7_full_n & output_V_pixel_8_full_n & output_V_pixel_9_full_n & output_V_pixel_10_full_n & output_V_pixel_11_full_n & output_V_pixel_12_full_n & output_V_pixel_13_full_n & output_V_pixel_14_full_n & output_V_pixel_15_full_n & output_V_pixel_16_full_n & output_V_pixel_17_full_n & output_V_pixel_18_full_n & output_V_pixel_19_full_n & output_V_pixel_20_full_n & output_V_pixel_21_full_n & output_V_pixel_22_full_n & output_V_pixel_23_full_n & output_V_pixel_24_full_n & output_V_pixel_25_full_n & output_V_pixel_26_full_n & output_V_pixel_27_full_n & output_V_pixel_28_full_n & output_V_pixel_29_full_n & output_V_pixel_30_full_n & output_V_pixel_31_full_n & output_V_pixel_32_full_n & output_V_pixel_33_full_n & output_V_pixel_34_full_n & output_V_pixel_35_full_n & output_V_pixel_36_full_n & output_V_pixel_37_full_n & output_V_pixel_38_full_n & output_V_pixel_39_full_n & output_V_pixel_40_full_n & output_V_pixel_41_full_n);

assign output_V_pixel_11_write = output_V_pixel_11_update;

assign output_V_pixel_12_din = ((tmp_867_reg_3572[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_868_reg_3577);

assign output_V_pixel_12_write = output_V_pixel_11_update;

assign output_V_pixel_13_din = ((tmp_869_reg_3582[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_870_reg_3587);

assign output_V_pixel_13_write = output_V_pixel_11_update;

assign output_V_pixel_14_din = ((tmp_871_reg_3592[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_872_reg_3597);

assign output_V_pixel_14_write = output_V_pixel_11_update;

assign output_V_pixel_15_din = ((tmp_873_reg_3602[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_874_reg_3607);

assign output_V_pixel_15_write = output_V_pixel_11_update;

assign output_V_pixel_16_din = ((tmp_875_reg_3612[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_876_reg_3617);

assign output_V_pixel_16_write = output_V_pixel_11_update;

assign output_V_pixel_17_din = ((tmp_877_reg_3622[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_878_reg_3627);

assign output_V_pixel_17_write = output_V_pixel_11_update;

assign output_V_pixel_18_din = ((tmp_879_reg_3632[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_880_reg_3637);

assign output_V_pixel_18_write = output_V_pixel_11_update;

assign output_V_pixel_19_din = ((tmp_881_reg_3642[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_882_reg_3647);

assign output_V_pixel_19_write = output_V_pixel_11_update;

assign output_V_pixel_1_din = ((tmp_845_reg_3462[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_846_reg_3467);

assign output_V_pixel_1_write = output_V_pixel_11_update;

assign output_V_pixel_20_din = ((tmp_883_reg_3652[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_884_reg_3657);

assign output_V_pixel_20_write = output_V_pixel_11_update;

assign output_V_pixel_21_din = ((tmp_885_reg_3662[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_886_reg_3667);

assign output_V_pixel_21_write = output_V_pixel_11_update;

assign output_V_pixel_22_din = ((tmp_887_reg_3672[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_888_reg_3677);

assign output_V_pixel_22_write = output_V_pixel_11_update;

assign output_V_pixel_23_din = ((tmp_889_reg_3682[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_890_reg_3687);

assign output_V_pixel_23_write = output_V_pixel_11_update;

assign output_V_pixel_24_din = ((tmp_891_reg_3692[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_892_reg_3697);

assign output_V_pixel_24_write = output_V_pixel_11_update;

assign output_V_pixel_25_din = ((tmp_893_reg_3702[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_894_reg_3707);

assign output_V_pixel_25_write = output_V_pixel_11_update;

assign output_V_pixel_26_din = ((tmp_895_reg_3712[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_896_reg_3717);

assign output_V_pixel_26_write = output_V_pixel_11_update;

assign output_V_pixel_27_din = ((tmp_897_reg_3722[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_898_reg_3727);

assign output_V_pixel_27_write = output_V_pixel_11_update;

assign output_V_pixel_28_din = ((tmp_899_reg_3732[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_900_reg_3737);

assign output_V_pixel_28_write = output_V_pixel_11_update;

assign output_V_pixel_29_din = ((tmp_901_reg_3742[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_902_reg_3747);

assign output_V_pixel_29_write = output_V_pixel_11_update;

assign output_V_pixel_2_din = ((tmp_847_reg_3472[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_848_reg_3477);

assign output_V_pixel_2_write = output_V_pixel_11_update;

assign output_V_pixel_30_din = ((tmp_903_reg_3752[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_904_reg_3757);

assign output_V_pixel_30_write = output_V_pixel_11_update;

assign output_V_pixel_31_din = ((tmp_905_reg_3762[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_906_reg_3767);

assign output_V_pixel_31_write = output_V_pixel_11_update;

assign output_V_pixel_32_din = ((tmp_907_reg_3772[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_908_reg_3777);

assign output_V_pixel_32_write = output_V_pixel_11_update;

assign output_V_pixel_33_din = ((tmp_909_reg_3782[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_910_reg_3787);

assign output_V_pixel_33_write = output_V_pixel_11_update;

assign output_V_pixel_34_din = ((tmp_911_reg_3792[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_912_reg_3797);

assign output_V_pixel_34_write = output_V_pixel_11_update;

assign output_V_pixel_35_din = ((tmp_913_reg_3802[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_914_reg_3807);

assign output_V_pixel_35_write = output_V_pixel_11_update;

assign output_V_pixel_36_din = ((tmp_915_reg_3812[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_916_reg_3817);

assign output_V_pixel_36_write = output_V_pixel_11_update;

assign output_V_pixel_37_din = ((tmp_917_reg_3822[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_918_reg_3827);

assign output_V_pixel_37_write = output_V_pixel_11_update;

assign output_V_pixel_38_din = ((tmp_919_reg_3832[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_920_reg_3837);

assign output_V_pixel_38_write = output_V_pixel_11_update;

assign output_V_pixel_39_din = ((tmp_921_reg_3842[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_922_reg_3847);

assign output_V_pixel_39_write = output_V_pixel_11_update;

assign output_V_pixel_3_din = ((tmp_849_reg_3482[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_850_reg_3487);

assign output_V_pixel_3_write = output_V_pixel_11_update;

assign output_V_pixel_40_din = ((tmp_923_reg_3852[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_924_reg_3857);

assign output_V_pixel_40_write = output_V_pixel_11_update;

assign output_V_pixel_41_din = ((tmp_925_reg_3862[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_926_reg_3867);

assign output_V_pixel_41_write = output_V_pixel_11_update;

assign output_V_pixel_4_din = ((tmp_851_reg_3492[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_852_reg_3497);

assign output_V_pixel_4_write = output_V_pixel_11_update;

assign output_V_pixel_5_din = ((tmp_853_reg_3502[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_854_reg_3507);

assign output_V_pixel_5_write = output_V_pixel_11_update;

assign output_V_pixel_6_din = ((tmp_855_reg_3512[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_856_reg_3517);

assign output_V_pixel_6_write = output_V_pixel_11_update;

assign output_V_pixel_7_din = ((tmp_857_reg_3522[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_858_reg_3527);

assign output_V_pixel_7_write = output_V_pixel_11_update;

assign output_V_pixel_8_din = ((tmp_859_reg_3532[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_860_reg_3537);

assign output_V_pixel_8_write = output_V_pixel_11_update;

assign output_V_pixel_9_din = ((tmp_861_reg_3542[0:0] === 1'b1) ? ap_const_lv8_FF : tmp_862_reg_3547);

assign output_V_pixel_9_write = output_V_pixel_11_update;

assign tmp_844_fu_2233_p1 = grp_Sobel_process_magnitude_fu_1625_ap_return[7:0];

assign tmp_846_fu_2245_p1 = grp_Sobel_process_magnitude_fu_1631_ap_return[7:0];

assign tmp_848_fu_2257_p1 = grp_Sobel_process_magnitude_fu_1637_ap_return[7:0];

assign tmp_850_fu_2269_p1 = grp_Sobel_process_magnitude_fu_1643_ap_return[7:0];

assign tmp_852_fu_2281_p1 = grp_Sobel_process_magnitude_fu_1649_ap_return[7:0];

assign tmp_854_fu_2293_p1 = grp_Sobel_process_magnitude_fu_1655_ap_return[7:0];

assign tmp_856_fu_2305_p1 = grp_Sobel_process_magnitude_fu_1661_ap_return[7:0];

assign tmp_858_fu_2317_p1 = grp_Sobel_process_magnitude_fu_1667_ap_return[7:0];

assign tmp_860_fu_2329_p1 = grp_Sobel_process_magnitude_fu_1673_ap_return[7:0];

assign tmp_862_fu_2341_p1 = grp_Sobel_process_magnitude_fu_1679_ap_return[7:0];

assign tmp_864_fu_2353_p1 = grp_Sobel_process_magnitude_fu_1685_ap_return[7:0];

assign tmp_866_fu_2365_p1 = grp_Sobel_process_magnitude_fu_1691_ap_return[7:0];

assign tmp_868_fu_2377_p1 = grp_Sobel_process_magnitude_fu_1697_ap_return[7:0];

assign tmp_870_fu_2389_p1 = grp_Sobel_process_magnitude_fu_1703_ap_return[7:0];

assign tmp_872_fu_2401_p1 = grp_Sobel_process_magnitude_fu_1709_ap_return[7:0];

assign tmp_874_fu_2413_p1 = grp_Sobel_process_magnitude_fu_1715_ap_return[7:0];

assign tmp_876_fu_2425_p1 = grp_Sobel_process_magnitude_fu_1721_ap_return[7:0];

assign tmp_878_fu_2437_p1 = grp_Sobel_process_magnitude_fu_1727_ap_return[7:0];

assign tmp_880_fu_2449_p1 = grp_Sobel_process_magnitude_fu_1733_ap_return[7:0];

assign tmp_882_fu_2461_p1 = grp_Sobel_process_magnitude_fu_1739_ap_return[7:0];

assign tmp_884_fu_2473_p1 = grp_Sobel_process_magnitude_fu_1745_ap_return[7:0];

assign tmp_886_fu_2485_p1 = grp_Sobel_process_magnitude_fu_1751_ap_return[7:0];

assign tmp_888_fu_2497_p1 = grp_Sobel_process_magnitude_fu_1757_ap_return[7:0];

assign tmp_890_fu_2509_p1 = grp_Sobel_process_magnitude_fu_1763_ap_return[7:0];

assign tmp_892_fu_2521_p1 = grp_Sobel_process_magnitude_fu_1769_ap_return[7:0];

assign tmp_894_fu_2533_p1 = grp_Sobel_process_magnitude_fu_1775_ap_return[7:0];

assign tmp_896_fu_2545_p1 = grp_Sobel_process_magnitude_fu_1781_ap_return[7:0];

assign tmp_898_fu_2557_p1 = grp_Sobel_process_magnitude_fu_1787_ap_return[7:0];

assign tmp_900_fu_2569_p1 = grp_Sobel_process_magnitude_fu_1793_ap_return[7:0];

assign tmp_902_fu_2581_p1 = grp_Sobel_process_magnitude_fu_1799_ap_return[7:0];

assign tmp_904_fu_2593_p1 = grp_Sobel_process_magnitude_fu_1805_ap_return[7:0];

assign tmp_906_fu_2605_p1 = grp_Sobel_process_magnitude_fu_1811_ap_return[7:0];

assign tmp_908_fu_2617_p1 = grp_Sobel_process_magnitude_fu_1817_ap_return[7:0];

assign tmp_910_fu_2629_p1 = grp_Sobel_process_magnitude_fu_1823_ap_return[7:0];

assign tmp_912_fu_2641_p1 = grp_Sobel_process_magnitude_fu_1829_ap_return[7:0];

assign tmp_914_fu_2653_p1 = grp_Sobel_process_magnitude_fu_1835_ap_return[7:0];

assign tmp_916_fu_2665_p1 = grp_Sobel_process_magnitude_fu_1841_ap_return[7:0];

assign tmp_918_fu_2677_p1 = grp_Sobel_process_magnitude_fu_1847_ap_return[7:0];

assign tmp_920_fu_2689_p1 = grp_Sobel_process_magnitude_fu_1853_ap_return[7:0];

assign tmp_922_fu_2701_p1 = grp_Sobel_process_magnitude_fu_1859_ap_return[7:0];

assign tmp_924_fu_2713_p1 = grp_Sobel_process_magnitude_fu_1865_ap_return[7:0];

assign tmp_926_fu_2725_p1 = grp_Sobel_process_magnitude_fu_1871_ap_return[7:0];

assign x_2_fu_1883_p2 = (x_reg_1614 + ap_const_lv9_1);

endmodule //Sobel_magnitude_strm
