[
AND:ADDER:0
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:ADDER:1
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:ADDER:2
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:ADDER:3
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:BINALU:A
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:BINALU:B
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:BRANCH:FLAGS-CLK
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:BRANCH:FLAGS-SELECTOR
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:COUNTER:HALT
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:MEM:GETA-MI
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
AND:MEM:TEMP
TSSOP-14_L5.0-W4.4-P0.65-LS6.5-BL
74LCX08MTCX



]
[
COUNTER
TSSOP-16_L5.0-W4.4-P0.65-LS6.4-BL
SN74LV4040APWR



]
[
D:BRANCH:BUSD0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD2
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD3
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD4
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD5
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD6
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:BRANCH:BUSD7
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RESET
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI2
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI3
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI4
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI5
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:COUNTER:RI6
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-BINALU-0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-BINALU-1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-BRANCH-0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-BRANCH-1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-FETCH-0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-FETCH-1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-FETCH-2
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-LOAD-0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-LOAD-1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-LOAD-2
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-MI=RA
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-RA=#-0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-RA=#-1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-RA=#-2
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-RA=#-3
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-STORE
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-UNYALU-0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:DEC:I-UNYALU-1
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:MEM:FETCH-USEM0
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:RC:GETD
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
D:RC:GETINC
SOD-123F_L2.8-W1.8-LS3.7-RD
SM4007PL



]
[
DEC#:BINALU
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
74LVC138AD



]
[
DEC#:GPR:SETRA
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
74LVC138AD



]
[
DEC#:GPR:SETRB
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
74LVC138AD



]
[
DEC#:UNYALU
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
74LVC138AD



]
[
DEC:BRANCH:FLAGS-SELECTOR
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
SN74LVC138ADRG4



]
[
DEC:COUNTER:STAGE
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
SN74LVC138ADRG4



]
[
DEC:DEC:IA
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
SN74LVC138ADRG4



]
[
DEC:DEC:IB
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
SN74LVC138ADRG4



]
[
DEC:GPR:GETD-RA
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
SN74LVC138ADRG4



]
[
DEC:MEM:READ-DEVICE
SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL
SN74LVC138ADRG4



]
[
INV:ADDER:SETD
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BINALU:SETD-ADDER
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BRANCH:ACTIVE-FLAG
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BRANCH:BUSD7
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BRANCH:BUSD-ZERO
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BRANCH:CARRY
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BRANCH:I-BRANCH
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:BRANCH:RI7
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:COUNTER:HALT
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:COUNTER:PHASE-FETCH-EXE
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:COUNTER:RESET
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:COUNTER:RI[1,7]-ZERO
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:COUNTER:STAGE-GET
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:GPR:SETAB
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:MEM:READ
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:MEM:RI1
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:MEM:USEI0
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:MEM:USEI1
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:MEM:WRITE
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:RC:GETD
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:RC:GETINC
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:RC:SETAB
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:UNYALU:A
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
SN74LVC06APWR



]
[
INV:UNYALU:B
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
SN74LVC06APWR



]
[
INV:UNYALU:DEC
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
INV:UNYALU:INC
SOT-353_L2.2-W1.4-P0.65-LS2.4-BR
74LVC1G14SE-7



]
[
LATCH:ADDER
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:BINALU:ADDER
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:BINALU:AND
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:BINALU:B
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:BINALU:OR
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:BRANCH:FLAGS
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
LATCH:BRANCH:FLAGS#
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
LATCH:GPR:RA
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:GPR:RB
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:MEM:A-TO-IO
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:MEM:A-TO-IO1
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:MEM:A-TO-IO2
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:MEM:IO-TO-D
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:MEM:M0
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
LATCH:MEM:M1
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
LATCH:RC:ADDER
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:RC:BUSD
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:RC:GET
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:RC:SETA
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:RC:SETB
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:UNYALU:DEC
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:UNYALU:DEFAULT
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:UNYALU:INC
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:UNYALU:INV
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LATCH:UNYALU:SHIFT
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
MC74LCX573DTR2G



]
[
LG:BUSA-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSA-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSB-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:BUSD-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:CALC
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:CLK
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:DECODE
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:GET
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-BINALU
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-BRANCH
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-MI=RA
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-RA=#
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-READ
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-UNYALU
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:I-WRITE
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:IO-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:NON-HALT-CLK
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:PHASE-EXE
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:PHASE-FETCH
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R0-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R1-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:R2-7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RC7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI0
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI1
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI2
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI3
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI4
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI5
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI6
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:RI7
LED0805-R-RD
FC-2012UGK-520D5



]
[
LG:SET
LED0805-R-RD
FC-2012UGK-520D5



]
[
OR:BINALU:A
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
74LVC32APW,118



]
[
OR:BINALU:B
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
74LVC32APW,118



]
[
R-R0-4
R0805
4k



]
[
R:BUSA-0
R0805
4k



]
[
R:BUSA-1
R0805
4k



]
[
R:BUSA-2
R0805
4k



]
[
R:BUSA-3
R0805
4k



]
[
R:BUSA-4
R0805
4k



]
[
R:BUSA-5
R0805
4k



]
[
R:BUSA-6
R0805
4k



]
[
R:BUSA-7
R0805
4k



]
[
R:BUSB-0
R0805
4k



]
[
R:BUSB-1
R0805
4k



]
[
R:BUSB-2
R0805
4k



]
[
R:BUSB-3
R0805
4k



]
[
R:BUSB-4
R0805
4k



]
[
R:BUSB-5
R0805
4k



]
[
R:BUSB-6
R0805
4k



]
[
R:BUSB-7
R0805
4k



]
[
R:BUSD-0
R0805
4k



]
[
R:BUSD-1
R0805
4k



]
[
R:BUSD-2
R0805
4k



]
[
R:BUSD-3
R0805
4k



]
[
R:BUSD-4
R0805
4k



]
[
R:BUSD-5
R0805
4k



]
[
R:BUSD-6
R0805
4k



]
[
R:BUSD-7
R0805
4k



]
[
R:CALC
R0805
4k



]
[
R:CLK
R0805
4k



]
[
R:DECODE
R0805
4k



]
[
R:GET
R0805
4k



]
[
R:I-BINALU
R0805
4k



]
[
R:I-BRANCH
R0805
4k



]
[
R:I-MI=RA
R0805
4k



]
[
R:I-RA=#
R0805
4k



]
[
R:I-READ
R0805
4k



]
[
R:I-UNYALU
R0805
4k



]
[
R:I-WRITE
R0805
4k



]
[
R:IO-0
R0805
4k



]
[
R:IO-1
R0805
4k



]
[
R:IO-2
R0805
4k



]
[
R:IO-3
R0805
4k



]
[
R:IO-4
R0805
4k



]
[
R:IO-5
R0805
4k



]
[
R:IO-6
R0805
4k



]
[
R:IO-7
R0805
4k



]
[
R:NON-HALT-CLK
R0805
4k



]
[
R:PHASE-EXE
R0805
4k



]
[
R:PHASE-FETCH
R0805
4k



]
[
R:R0-0
R0805
4k



]
[
R:R0-1
R0805
4k



]
[
R:R0-2
R0805
4k



]
[
R:R0-3
R0805
4k



]
[
R:R0-5
R0805
4k



]
[
R:R0-6
R0805
4k



]
[
R:R0-7
R0805
4k



]
[
R:R1-0
R0805
4k



]
[
R:R1-1
R0805
4k



]
[
R:R1-2
R0805
4k



]
[
R:R1-3
R0805
4k



]
[
R:R1-4
R0805
4k



]
[
R:R1-5
R0805
4k



]
[
R:R1-6
R0805
4k



]
[
R:R1-7
R0805
4k



]
[
R:R2-0
R0805
4k



]
[
R:R2-1
R0805
4k



]
[
R:R2-2
R0805
4k



]
[
R:R2-3
R0805
4k



]
[
R:R2-4
R0805
4k



]
[
R:R2-5
R0805
4k



]
[
R:R2-6
R0805
4k



]
[
R:R2-7
R0805
4k



]
[
R:RC0
R0805
4k



]
[
R:RC1
R0805
4k



]
[
R:RC2
R0805
4k



]
[
R:RC3
R0805
4k



]
[
R:RC4
R0805
4k



]
[
R:RC5
R0805
4k



]
[
R:RC6
R0805
4k



]
[
R:RC7
R0805
4k



]
[
R:RI0
R0805
4k



]
[
R:RI1
R0805
4k



]
[
R:RI2
R0805
4k



]
[
R:RI3
R0805
4k



]
[
R:RI4
R0805
4k



]
[
R:RI5
R0805
4k



]
[
R:RI6
R0805
4k



]
[
R:RI7
R0805
4k



]
[
R:SET
R0805
4k



]
[
REG:GPR:R0
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R0-A
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R0-B
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R1
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R1-A
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R1-B
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R2
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R2-A
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R2-B
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R3
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R3-A
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:GPR:R3-B
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:RC
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
REG:RI
TSSOP-20_L6.5-W4.4-P0.65-LS6.4-BL
SN74LVC574APWR



]
[
SOCKET:ADDER
HDR-F-2.54_1X16
HDR-F-2.54_1x16



]
[
SOCKET:BUSAB
HDR-F-2.54_1X16
HDR-F-2.54_1x16



]
[
SOCKET:BUSD
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SOCKET:BUSRAB
HDR-F-2.54_1X16
HDR-F-2.54_1x16



]
[
SOCKET:DEVICE-0-ADDR
HDR-F-2.54_1X15
HDR-F-2.54_1x15



]
[
SOCKET:DEVICE-0-IO
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SOCKET:DEVICE-1-ADDR
HDR-F-2.54_1X15
HDR-F-2.54_1x15



]
[
SOCKET:DEVICE-1-IO
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SOCKET:DEVICE-2-ADDR
HDR-F-2.54_1X15
HDR-F-2.54_1x15



]
[
SOCKET:DEVICE-2-IO
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SOCKET:DEVICE-3-ADDR
HDR-F-2.54_1X15
HDR-F-2.54_1x15



]
[
SOCKET:DEVICE-3-IO
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SOCKET:DEVICE-4567-ADDR
HDR-F-2.54_1X4
HDR-F-2.54_1x4



]
[
SOCKET:ESSENTIALS
HDR-F-2.54_1X5
HDR-F-2.54_1x5



]
[
SOCKET:FLAGS
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SOCKET:INSTRUCTION
HDR-F-2.54_1X15
HDR-F-2.54_1x15



]
[
SOCKET:R0-R1
HDR-F-2.54_1X16
HDR-F-2.54_1x16



]
[
SOCKET:R2-R3
HDR-F-2.54_1X16
HDR-F-2.54_1x16



]
[
SOCKET:RI-RC
HDR-F-2.54_1X16
HDR-F-2.54_1x16



]
[
SOCKET:STAGES
HDR-F-2.54_1X8
HDR-F-2.54_1x8



]
[
SR:COUNTER:HALT
SOIC-14_L8.7-W3.9-P1.27-LS6.0-BL
SN74LVC74ADR



]
[
TEMPORAL
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
74LVC32APW,118



]
[
XOR:ADDER:0
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
SN74LVC86APWR



]
[
XOR:ADDER:1
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
SN74LVC86APWR



]
[
XOR:ADDER:2
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
SN74LVC86APWR



]
[
XOR:ADDER:3
TSSOP-14_L5.0-W4.4-P0.65-LS6.4-BL
SN74LVC86APWR



]

(
ADDER-CARRY.7 
INV:BRANCH:CARRY-2
LATCH:BRANCH:FLAGS-4
AND:ADDER:3-11
AND:ADDER:1-8
)

(
BUSB.0 
LG:BUSB-0-1
LATCH:BINALU:B-2
SOCKET:BUSAB-9
LATCH:RC:SETB-19
LATCH:GPR:RB-19
LATCH:BINALU:ADDER-2
SOCKET:DEVICE-3-ADDR-1
SOCKET:DEVICE-2-ADDR-1
SOCKET:DEVICE-1-ADDR-1
SOCKET:DEVICE-0-ADDR-1
OR:BINALU:A-2
AND:BINALU:A-2
)

(
BINALU-AND.0 
LATCH:BINALU:AND-2
AND:BINALU:A-3
)

(
BUSB.1 
LG:BUSB-1-1
LATCH:BINALU:B-3
SOCKET:BUSAB-10
LATCH:RC:SETB-18
LATCH:GPR:RB-18
LATCH:BINALU:ADDER-3
SOCKET:DEVICE-3-ADDR-2
SOCKET:DEVICE-2-ADDR-2
SOCKET:DEVICE-1-ADDR-2
SOCKET:DEVICE-0-ADDR-2
OR:BINALU:A-5
AND:BINALU:A-5
)

(
BINALU-AND.1 
LATCH:BINALU:AND-3
AND:BINALU:A-6
)

(
BINALU-AND.3 
LATCH:BINALU:AND-5
AND:BINALU:A-8
)

(
BUSB.3 
LG:BUSB-3-1
LATCH:BINALU:B-5
SOCKET:BUSAB-12
LATCH:RC:SETB-16
LATCH:GPR:RB-16
LATCH:BINALU:ADDER-5
SOCKET:DEVICE-3-ADDR-4
SOCKET:DEVICE-2-ADDR-4
SOCKET:DEVICE-1-ADDR-4
SOCKET:DEVICE-0-ADDR-4
OR:BINALU:A-9
AND:BINALU:A-9
)

(
BINALU-AND.2 
LATCH:BINALU:AND-4
AND:BINALU:A-11
)

(
BUSB.2 
LG:BUSB-2-1
LATCH:BINALU:B-4
SOCKET:BUSAB-11
LATCH:RC:SETB-17
LATCH:GPR:RB-17
LATCH:BINALU:ADDER-4
SOCKET:DEVICE-3-ADDR-3
SOCKET:DEVICE-2-ADDR-3
SOCKET:DEVICE-1-ADDR-3
SOCKET:DEVICE-0-ADDR-3
OR:BINALU:A-12
AND:BINALU:A-12
)

(
BUSB.4 
LG:BUSB-4-1
LATCH:BINALU:B-6
SOCKET:BUSAB-13
LATCH:RC:SETB-15
LATCH:GPR:RB-15
LATCH:BINALU:ADDER-6
SOCKET:DEVICE-3-ADDR-5
SOCKET:DEVICE-2-ADDR-5
SOCKET:DEVICE-1-ADDR-5
SOCKET:DEVICE-0-ADDR-5
OR:BINALU:B-2
AND:BINALU:B-2
)

(
BINALU-AND.4 
LATCH:BINALU:AND-6
AND:BINALU:B-3
)

(
BUSB.5 
LG:BUSB-5-1
LATCH:BINALU:B-7
SOCKET:BUSAB-14
LATCH:RC:SETB-14
LATCH:GPR:RB-14
LATCH:BINALU:ADDER-7
SOCKET:DEVICE-3-ADDR-6
SOCKET:DEVICE-2-ADDR-6
SOCKET:DEVICE-1-ADDR-6
SOCKET:DEVICE-0-ADDR-6
OR:BINALU:B-5
AND:BINALU:B-5
)

(
BINALU-AND.5 
LATCH:BINALU:AND-7
AND:BINALU:B-6
)

(
BINALU-AND.7 
LATCH:BINALU:AND-9
AND:BINALU:B-8
)

(
BUSB.7 
LG:BUSB-7-1
LATCH:BINALU:B-9
SOCKET:BUSAB-16
LATCH:RC:SETB-12
LATCH:GPR:RB-12
LATCH:BINALU:ADDER-9
SOCKET:DEVICE-3-ADDR-8
SOCKET:DEVICE-2-ADDR-8
SOCKET:DEVICE-1-ADDR-8
SOCKET:DEVICE-0-ADDR-8
OR:BINALU:B-9
AND:BINALU:B-9
)

(
BINALU-AND.6 
LATCH:BINALU:AND-8
AND:BINALU:B-11
)

(
BUSB.6 
LG:BUSB-6-1
LATCH:BINALU:B-8
SOCKET:BUSAB-15
LATCH:RC:SETB-13
LATCH:GPR:RB-13
LATCH:BINALU:ADDER-8
SOCKET:DEVICE-3-ADDR-7
SOCKET:DEVICE-2-ADDR-7
SOCKET:DEVICE-1-ADDR-7
SOCKET:DEVICE-0-ADDR-7
OR:BINALU:B-12
AND:BINALU:B-12
)

(
STAGE-GET 
LG:GET-1
AND:MEM:TEMP-2
TEMPORAL-5
LATCH:MEM:A-TO-IO1-16
AND:COUNTER:HALT-13
AND:MEM:GETA-MI-5
AND:MEM:GETA-MI-9
REG:RC-11
SOCKET:STAGES-6
INV:COUNTER:STAGE-GET-2
AND:BRANCH:FLAGS-CLK-1
)

(
PHASE-EXE 
LG:PHASE-EXE-1
AND:MEM:TEMP-5
AND:COUNTER:HALT-10
DEC:DEC:IA-6
SOCKET:STAGES-2
INV:COUNTER:PHASE-FETCH-EXE-2
COUNTER-6
AND:BRANCH:FLAGS-CLK-2
)

(
AND:BRANCH:FLAGS-CLK_3 
AND:BRANCH:FLAGS-CLK-4
AND:BRANCH:FLAGS-CLK-3
)

(
I-BRANCH# 
INV:BRANCH:I-BRANCH-4
AND:BRANCH:FLAGS-CLK-5
)

(
GETD-RC 
D:RC:GETD-2
INV:RC:GETD-2
LATCH:RC:BUSD-11
AND:BRANCH:FLAGS-CLK-8
)

(
FLAG-IS-TRUE 
SOCKET:FLAGS-4
AND:BRANCH:FLAGS-CLK-9
INV:BRANCH:ACTIVE-FLAG-2
AND:BRANCH:FLAGS-SELECTOR-6
AND:BRANCH:FLAGS-SELECTOR-3
AND:BRANCH:FLAGS-SELECTOR-11
AND:BRANCH:FLAGS-SELECTOR-8
)

(
AND:COUNTER:HALT_3 
AND:COUNTER:HALT-4
AND:COUNTER:HALT-3
)

(
HALT-CODE 
AND:COUNTER:HALT-9
AND:COUNTER:HALT-6
)

(
AND:MEM:GETA-MI_3 
AND:MEM:GETA-MI-4
AND:MEM:GETA-MI-3
)

(
AND:MEM:GETA-MI_10 
AND:MEM:GETA-MI-10
AND:MEM:GETA-MI-11
)

(
AND:MEM:TEMP_3 
AND:MEM:TEMP-4
AND:MEM:TEMP-3
)

(
RESETCOUNTER 
D:COUNTER:RESET-1
COUNTER-11
COUNTER-15
COUNTER-14
COUNTER-13
COUNTER-12
COUNTER-5
COUNTER-4
COUNTER-3
COUNTER-2
COUNTER-1
)

(
STAGE.1 
SOCKET:STAGES-8
DEC:COUNTER:STAGE-2
COUNTER-7
)

(
STAGE.0 
SOCKET:STAGES-7
DEC:COUNTER:STAGE-1
COUNTER-9
)

(
CLK 
LATCH:MEM:A-TO-IO1-1
LG:CLK-1
LATCH:MEM:A-TO-IO2-19
COUNTER-10
)

(
BUSD-ZERO# 
INV:BRANCH:BUSD-ZERO-2
LATCH:BRANCH:FLAGS#-2
D:BRANCH:BUSD7-1
D:BRANCH:BUSD6-1
D:BRANCH:BUSD5-1
D:BRANCH:BUSD4-1
D:BRANCH:BUSD3-1
D:BRANCH:BUSD2-1
D:BRANCH:BUSD1-1
D:BRANCH:BUSD0-1
)

(
RESET 
SOCKET:ESSENTIALS-5
INV:COUNTER:RESET-2
D:COUNTER:RESET-2
)

(
RI[0,6]-ZERO# 
INV:COUNTER:RI[1,7]-ZERO-2
D:COUNTER:RI0-1
D:COUNTER:RI1-1
D:COUNTER:RI2-1
D:COUNTER:RI3-1
D:COUNTER:RI4-1
D:COUNTER:RI5-1
D:COUNTER:RI6-1
)

(
SETAB-GPR 
INV:GPR:SETAB-2
SOCKET:INSTRUCTION-13
D:DEC:I-UNYALU-0-1
D:DEC:I-MI=RA-1
D:DEC:I-STORE-1
D:DEC:I-LOAD-0-1
D:DEC:I-BINALU-0-1
)

(
GETINC-RC 
SOCKET:INSTRUCTION-12
D:RC:GETINC-2
LATCH:RC:ADDER-11
INV:RC:GETINC-2
AND:BRANCH:FLAGS-CLK-11
D:DEC:I-RA=#-2-1
D:DEC:I-FETCH-2-1
)

(
PHASE-FETCH 
LG:PHASE-FETCH-1
AND:COUNTER:HALT-12
SOCKET:STAGES-1
INV:COUNTER:PHASE-FETCH-EXE-4
D:DEC:I-FETCH-1-2
D:DEC:I-FETCH-0-2
D:DEC:I-FETCH-2-2
D:MEM:FETCH-USEM0-2
)

(
LATCH:RC:GET_1 
D:RC:GETD-1
LATCH:RC:GET-1
D:RC:GETINC-1
)

(
RI.0 
LG:RI0-1
D:COUNTER:RI0-2
SOCKET:RI-RC-1
REG:RI-19
INV:BRANCH:RI7-2
LATCH:BRANCH:FLAGS-1
DEC#:UNYALU-1
DEC#:BINALU-1
)

(
RI.2 
LG:RI3-1
D:COUNTER:RI2-2
SOCKET:RI-RC-3
REG:RI-17
DEC:BRANCH:FLAGS-SELECTOR-1
DEC:GPR:GETD-RA-1
DEC#:GPR:SETRA-1
)

(
RI.3 
LG:RI2-1
D:COUNTER:RI3-2
SOCKET:RI-RC-4
REG:RI-16
DEC:BRANCH:FLAGS-SELECTOR-2
DEC:GPR:GETD-RA-2
DEC#:GPR:SETRA-2
)

(
RI.4 
LG:RI7-1
D:COUNTER:RI4-2
SOCKET:RI-RC-5
REG:RI-15
DEC:DEC:IB-1
DEC#:GPR:SETRB-1
)

(
RI.5 
LG:RI6-1
D:COUNTER:RI5-2
SOCKET:RI-RC-6
REG:RI-14
DEC:DEC:IB-2
DEC#:GPR:SETRB-2
)

(
SETD-UNYALU-INC# 
INV:UNYALU:INC-2
LATCH:UNYALU:INC-1
DEC#:UNYALU-13
)

(
JN 
SOCKET:FLAGS-8
AND:BRANCH:FLAGS-SELECTOR-13
DEC:BRANCH:FLAGS-SELECTOR-12
)

(
JC 
SOCKET:FLAGS-7
AND:BRANCH:FLAGS-SELECTOR-10
DEC:BRANCH:FLAGS-SELECTOR-13
)

(
JZ 
SOCKET:FLAGS-6
AND:BRANCH:FLAGS-SELECTOR-4
DEC:BRANCH:FLAGS-SELECTOR-14
)

(
JMP 
SOCKET:FLAGS-5
AND:BRANCH:FLAGS-SELECTOR-1
DEC:BRANCH:FLAGS-SELECTOR-15
)

(
DEC:COUNTER:STAGE_13 
LATCH:MEM:A-TO-IO1-4
DEC:COUNTER:STAGE-13
)

(
DEC:COUNTER:STAGE_15 
LATCH:MEM:A-TO-IO1-2
DEC:COUNTER:STAGE-15
)

(
RI.6 
LG:RI4-1
D:COUNTER:RI6-2
SOCKET:RI-RC-7
REG:RI-13
DEC:DEC:IA-1
)

(
RI.7 
LG:RI5-1
AND:COUNTER:HALT-2
SOCKET:RI-RC-8
REG:RI-12
DEC:DEC:IA-2
)

(
ENABLE-DEC-B 
DEC:DEC:IB-6
DEC:DEC:IA-12
)

(
I-WRITE 
LG:I-WRITE-1
AND:MEM:TEMP-1
SOCKET:INSTRUCTION-3
D:DEC:I-STORE-2
INV:MEM:WRITE-2
DEC:DEC:IA-13
)

(
I-READ 
LG:I-READ-1
SOCKET:INSTRUCTION-2
D:DEC:I-LOAD-1-2
D:DEC:I-LOAD-0-2
D:DEC:I-LOAD-2-2
DEC:DEC:IA-14
)

(
I-BINALU 
LG:I-BINALU-1
SOCKET:INSTRUCTION-1
D:DEC:I-BINALU-1-2
D:DEC:I-BINALU-0-2
DEC#:BINALU-6
DEC:DEC:IA-15
)

(
I-BRANCH 
LG:I-BRANCH-1
INV:BRANCH:I-BRANCH-2
SOCKET:INSTRUCTION-7
AND:BRANCH:FLAGS-CLK-10
AND:BRANCH:FLAGS-CLK-13
D:DEC:I-BRANCH-1-2
D:DEC:I-BRANCH-0-2
DEC:DEC:IB-12
)

(
I-RA=# 
LG:I-RA=#-1
SOCKET:INSTRUCTION-6
D:DEC:I-RA=#-1-2
D:DEC:I-RA=#-0-2
D:DEC:I-RA=#-2-2
D:DEC:I-RA=#-3-2
DEC:DEC:IB-13
)

(
I-UNYALU 
LG:I-UNYALU-1
SOCKET:INSTRUCTION-5
D:DEC:I-UNYALU-1-2
D:DEC:I-UNYALU-0-2
DEC#:UNYALU-6
DEC:DEC:IB-14
)

(
I-MI=RA 
LG:I-MI=RA-1
AND:MEM:GETA-MI-13
SOCKET:INSTRUCTION-4
D:DEC:I-MI=RA-2
AND:MEM:GETA-MI-1
DEC:DEC:IB-15
)

(
STAGE-GET# 
INV:COUNTER:STAGE-GET-4
DEC:GPR:GETD-RA-5
)

(
GETD-RA 
SOCKET:INSTRUCTION-11
D:DEC:I-RA=#-0-1
D:DEC:I-UNYALU-1-1
D:DEC:I-LOAD-1-1
D:DEC:I-BINALU-1-1
DEC:GPR:GETD-RA-6
)

(
GETD-R0 
REG:GPR:R0-11
REG:GPR:R0-B-11
REG:GPR:R0-A-11
DEC:GPR:GETD-RA-15
)

(
ENABLE-DEVICE 
TEMPORAL-8
DEC:MEM:READ-DEVICE-6
)

(
ENABLE-DEVICE-7 
SOCKET:DEVICE-4567-ADDR-4
DEC:MEM:READ-DEVICE-7
)

(
ENABLE-DEVICE-6 
SOCKET:DEVICE-4567-ADDR-3
DEC:MEM:READ-DEVICE-9
)

(
ENABLE-DEVICE-5 
SOCKET:DEVICE-4567-ADDR-2
DEC:MEM:READ-DEVICE-10
)

(
ENABLE-DEVICE-4 
SOCKET:DEVICE-4567-ADDR-1
DEC:MEM:READ-DEVICE-11
)

(
ENABLE-DEVICE-3 
SOCKET:DEVICE-3-ADDR-15
DEC:MEM:READ-DEVICE-12
)

(
ENABLE-DEVICE-2 
SOCKET:DEVICE-2-ADDR-15
DEC:MEM:READ-DEVICE-13
)

(
ENABLE-DEVICE-1 
SOCKET:DEVICE-1-ADDR-15
DEC:MEM:READ-DEVICE-14
)

(
ENABLE-DEVICE-0 
SOCKET:DEVICE-0-ADDR-15
DEC:MEM:READ-DEVICE-15
)

(
SETD-ADDER 
SOCKET:INSTRUCTION-10
INV:ADDER:SETD-2
LATCH:UNYALU:DEFAULT-1
INV:UNYALU:DEC-4
INV:UNYALU:INC-4
INV:BINALU:SETD-ADDER-4
)

(
FLAG-IS-TRUE# 
AND:BRANCH:FLAGS-CLK-12
INV:BRANCH:ACTIVE-FLAG-4
)

(
ADDER-CARRY.7# 
LATCH:BRANCH:FLAGS#-4
INV:BRANCH:CARRY-4
)

(
HALT 
AND:COUNTER:HALT-8
INV:COUNTER:HALT-2
)

(
HALT# 
SR:COUNTER:HALT-4
INV:COUNTER:HALT-4
)

(
RESET# 
SR:COUNTER:HALT-1
INV:COUNTER:RESET-4
)

(
RI[0,6]-ZERO 
AND:COUNTER:HALT-1
INV:COUNTER:RI[1,7]-ZERO-4
)

(
M-READ 
TEMPORAL-9
SOCKET:INSTRUCTION-15
D:DEC:I-BRANCH-1-1
D:DEC:I-RA=#-3-1
D:DEC:I-LOAD-2-1
D:DEC:I-FETCH-0-1
INV:MEM:READ-2
)

(
RI.1# 
AND:MEM:GETA-MI-2
INV:MEM:RI1-4
)

(
RI.1 
LG:RI1-1
D:COUNTER:RI1-2
AND:MEM:GETA-MI-12
SOCKET:RI-RC-2
REG:RI-18
DEC#:UNYALU-2
DEC#:BINALU-2
INV:MEM:RI1-2
INV:MEM:USEI0-2
)

(
GETD-RC# 
LATCH:RC:BUSD-1
INV:RC:GETD-4
)

(
GETINC-RC# 
LATCH:RC:ADDER-1
INV:RC:GETINC-4
)

(
SETAB-RC 
SOCKET:INSTRUCTION-14
D:DEC:I-BRANCH-0-1
D:DEC:I-RA=#-1-1
D:DEC:I-FETCH-1-1
INV:RC:SETAB-2
)

(
SETAB-RC# 
LATCH:RC:SETB-1
LATCH:RC:SETA-1
INV:RC:SETAB-4
)

(
SETD-ADDER# 
INV:ADDER:SETD-4
LATCH:ADDER-1
)

(
SETD-BINALU-ADDER# 
INV:BINALU:SETD-ADDER-2
DEC#:BINALU-12
LATCH:BINALU:ADDER-1
)

(
ADDER-NUM.7 
SOCKET:ADDER-16
LATCH:UNYALU:DEFAULT-12
LATCH:UNYALU:DEC-12
LATCH:UNYALU:INC-12
AND:ADDER:3-12
XOR:ADDER:3-12
LATCH:BINALU:ADDER-12
)

(
ADDER-NUM.6 
SOCKET:ADDER-15
LATCH:UNYALU:DEFAULT-13
LATCH:UNYALU:DEC-13
LATCH:UNYALU:INC-13
AND:ADDER:3-5
XOR:ADDER:3-5
LATCH:BINALU:ADDER-13
)

(
ADDER-NUM.5 
SOCKET:ADDER-14
LATCH:UNYALU:DEFAULT-14
LATCH:UNYALU:DEC-14
LATCH:UNYALU:INC-14
AND:ADDER:3-2
XOR:ADDER:3-2
LATCH:BINALU:ADDER-14
)

(
ADDER-NUM.4 
SOCKET:ADDER-13
LATCH:UNYALU:DEFAULT-15
LATCH:UNYALU:DEC-15
LATCH:UNYALU:INC-15
AND:ADDER:2-9
XOR:ADDER:2-9
LATCH:BINALU:ADDER-15
)

(
ADDER-NUM.3 
SOCKET:ADDER-12
LATCH:UNYALU:DEFAULT-16
LATCH:UNYALU:DEC-16
LATCH:UNYALU:INC-16
AND:ADDER:2-12
XOR:ADDER:2-12
LATCH:BINALU:ADDER-16
)

(
ADDER-NUM.2 
SOCKET:ADDER-11
LATCH:UNYALU:DEFAULT-17
LATCH:UNYALU:DEC-17
LATCH:UNYALU:INC-17
AND:ADDER:2-5
XOR:ADDER:2-5
LATCH:BINALU:ADDER-17
)

(
ADDER-NUM.1 
SOCKET:ADDER-10
LATCH:UNYALU:DEFAULT-18
LATCH:UNYALU:DEC-18
LATCH:UNYALU:INC-18
AND:ADDER:2-2
XOR:ADDER:2-2
LATCH:BINALU:ADDER-18
)

(
ADDER-NUM.0 
SOCKET:ADDER-9
LATCH:UNYALU:DEFAULT-19
LATCH:UNYALU:DEC-19
LATCH:UNYALU:INC-19
AND:ADDER:0-2
XOR:ADDER:0-2
LATCH:BINALU:ADDER-19
)

(
SETD-BINALU-AND# 
DEC#:BINALU-14
LATCH:BINALU:AND-1
)

(
SETD-BINALU-B# 
DEC#:BINALU-15
LATCH:BINALU:B-1
)

(
SETD-BINALU-OR# 
DEC#:BINALU-13
LATCH:BINALU:OR-1
)

(
BINALU-OR.0 
OR:BINALU:A-3
LATCH:BINALU:OR-2
)

(
BINALU-OR.1 
OR:BINALU:A-6
LATCH:BINALU:OR-3
)

(
BINALU-OR.2 
OR:BINALU:A-11
LATCH:BINALU:OR-4
)

(
BINALU-OR.3 
OR:BINALU:A-8
LATCH:BINALU:OR-5
)

(
BINALU-OR.4 
OR:BINALU:B-3
LATCH:BINALU:OR-6
)

(
BINALU-OR.5 
OR:BINALU:B-6
LATCH:BINALU:OR-7
)

(
BINALU-OR.6 
OR:BINALU:B-11
LATCH:BINALU:OR-8
)

(
BINALU-OR.7 
OR:BINALU:B-8
LATCH:BINALU:OR-9
)

(
BUSD-ZERO 
INV:BRANCH:BUSD-ZERO-4
LATCH:BRANCH:FLAGS-2
)

(
GETD-FLAGS 
AND:BRANCH:FLAGS-CLK-6
LATCH:BRANCH:FLAGS#-11
LATCH:BRANCH:FLAGS-11
)

(
FLAG-CARRY 
SOCKET:FLAGS-3
AND:BRANCH:FLAGS-SELECTOR-9
LATCH:BRANCH:FLAGS#-17
LATCH:BRANCH:FLAGS-17
)

(
FLAG-NEG 
SOCKET:FLAGS-2
AND:BRANCH:FLAGS-SELECTOR-12
LATCH:BRANCH:FLAGS#-18
LATCH:BRANCH:FLAGS-18
)

(
FLAG-ZERO 
SOCKET:FLAGS-1
AND:BRANCH:FLAGS-SELECTOR-5
LATCH:BRANCH:FLAGS#-19
LATCH:BRANCH:FLAGS-19
)

(
RI.0# 
INV:BRANCH:RI7-4
LATCH:BRANCH:FLAGS#-1
)

(
BUSD.7# 
INV:BRANCH:BUSD7-4
LATCH:BRANCH:FLAGS#-3
)

(
SETAB-GPR# 
INV:GPR:SETAB-4
LATCH:GPR:RA-1
LATCH:GPR:RB-1
)

(
M-WRITE# 
INV:MEM:WRITE-4
LATCH:MEM:A-TO-IO-1
)

(
BUSIO.7 
LG:IO-7-1
SOCKET:DEVICE-3-IO-8
SOCKET:DEVICE-2-IO-8
SOCKET:DEVICE-1-IO-8
SOCKET:DEVICE-0-IO-8
LATCH:MEM:IO-TO-D-9
LATCH:MEM:A-TO-IO-12
)

(
BUSIO.6 
LG:IO-6-1
SOCKET:DEVICE-3-IO-7
SOCKET:DEVICE-2-IO-7
SOCKET:DEVICE-1-IO-7
SOCKET:DEVICE-0-IO-7
LATCH:MEM:IO-TO-D-8
LATCH:MEM:A-TO-IO-13
)

(
BUSIO.5 
LG:IO-5-1
SOCKET:DEVICE-3-IO-6
SOCKET:DEVICE-2-IO-6
SOCKET:DEVICE-1-IO-6
SOCKET:DEVICE-0-IO-6
LATCH:MEM:IO-TO-D-7
LATCH:MEM:A-TO-IO-14
)

(
BUSIO.4 
LG:IO-4-1
SOCKET:DEVICE-3-IO-5
SOCKET:DEVICE-2-IO-5
SOCKET:DEVICE-1-IO-5
SOCKET:DEVICE-0-IO-5
LATCH:MEM:IO-TO-D-6
LATCH:MEM:A-TO-IO-15
)

(
BUSIO.3 
LG:IO-3-1
SOCKET:DEVICE-3-IO-4
SOCKET:DEVICE-2-IO-4
SOCKET:DEVICE-1-IO-4
SOCKET:DEVICE-0-IO-4
LATCH:MEM:IO-TO-D-5
LATCH:MEM:A-TO-IO-16
)

(
BUSIO.2 
LG:IO-2-1
SOCKET:DEVICE-3-IO-3
SOCKET:DEVICE-2-IO-3
SOCKET:DEVICE-1-IO-3
SOCKET:DEVICE-0-IO-3
LATCH:MEM:IO-TO-D-4
LATCH:MEM:A-TO-IO-17
)

(
BUSIO.1 
LG:IO-1-1
SOCKET:DEVICE-3-IO-2
SOCKET:DEVICE-2-IO-2
SOCKET:DEVICE-1-IO-2
SOCKET:DEVICE-0-IO-2
LATCH:MEM:IO-TO-D-3
LATCH:MEM:A-TO-IO-18
)

(
BUSIO.0 
LG:IO-0-1
SOCKET:DEVICE-3-IO-1
SOCKET:DEVICE-2-IO-1
SOCKET:DEVICE-1-IO-1
SOCKET:DEVICE-0-IO-1
LATCH:MEM:IO-TO-D-2
LATCH:MEM:A-TO-IO-19
)

(
DEC:COUNTER:STAGE_14 
DEC:COUNTER:STAGE-14
LATCH:MEM:A-TO-IO1-3
)

(
DEC:COUNTER:STAGE_12 
DEC:COUNTER:STAGE-12
LATCH:MEM:A-TO-IO1-5
)

(
NON-HALT-CLK 
LG:NON-HALT-CLK-1
SOCKET:ESSENTIALS-4
LATCH:MEM:A-TO-IO2-2
)

(
M-READ# 
SOCKET:INSTRUCTION-9
SOCKET:DEVICE-3-ADDR-14
SOCKET:DEVICE-2-ADDR-14
SOCKET:DEVICE-1-ADDR-14
SOCKET:DEVICE-0-ADDR-14
INV:MEM:READ-4
LATCH:MEM:IO-TO-D-1
)

(
USE-M0# 
INV:MEM:USEI1-4
LATCH:MEM:M0-1
)

(
GETA-I0 
AND:MEM:GETA-MI-6
LATCH:MEM:M0-11
)

(
M-PAGE.7 
DEC:MEM:READ-DEVICE-3
LATCH:MEM:M1-12
LATCH:MEM:M0-12
)

(
M-PAGE.6 
DEC:MEM:READ-DEVICE-2
LATCH:MEM:M1-13
LATCH:MEM:M0-13
)

(
M-PAGE.5 
DEC:MEM:READ-DEVICE-1
LATCH:MEM:M1-14
LATCH:MEM:M0-14
)

(
M-PAGE.4 
SOCKET:DEVICE-3-ADDR-13
SOCKET:DEVICE-2-ADDR-13
SOCKET:DEVICE-1-ADDR-13
SOCKET:DEVICE-0-ADDR-13
LATCH:MEM:M1-15
LATCH:MEM:M0-15
)

(
M-PAGE.3 
SOCKET:DEVICE-3-ADDR-12
SOCKET:DEVICE-2-ADDR-12
SOCKET:DEVICE-1-ADDR-12
SOCKET:DEVICE-0-ADDR-12
LATCH:MEM:M1-16
LATCH:MEM:M0-16
)

(
M-PAGE.2 
SOCKET:DEVICE-3-ADDR-11
SOCKET:DEVICE-2-ADDR-11
SOCKET:DEVICE-1-ADDR-11
SOCKET:DEVICE-0-ADDR-11
LATCH:MEM:M1-17
LATCH:MEM:M0-17
)

(
M-PAGE.1 
SOCKET:DEVICE-3-ADDR-10
SOCKET:DEVICE-2-ADDR-10
SOCKET:DEVICE-1-ADDR-10
SOCKET:DEVICE-0-ADDR-10
LATCH:MEM:M1-18
LATCH:MEM:M0-18
)

(
M-PAGE.0 
SOCKET:DEVICE-3-ADDR-9
SOCKET:DEVICE-2-ADDR-9
SOCKET:DEVICE-1-ADDR-9
SOCKET:DEVICE-0-ADDR-9
LATCH:MEM:M1-19
LATCH:MEM:M0-19
)

(
USE-M0 
D:MEM:FETCH-USEM0-1
INV:MEM:USEI0-4
INV:MEM:USEI1-2
LATCH:MEM:M1-1
)

(
GETA-I1 
AND:MEM:GETA-MI-8
LATCH:MEM:M1-11
)

(
STAGE-SET 
LG:SET-1
TEMPORAL-1
LATCH:MEM:A-TO-IO1-18
LATCH:RC:GET-11
SOCKET:STAGES-4
LATCH:GPR:RB-11
LATCH:GPR:RA-11
LATCH:RC:SETB-11
LATCH:RC:SETA-11
)

(
BUSA.7 
LG:BUSA-7-1
LATCH:GPR:RA-12
SOCKET:BUSAB-8
AND:ADDER:3-13
XOR:ADDER:3-13
LATCH:MEM:M1-9
LATCH:MEM:M0-9
LATCH:MEM:A-TO-IO-9
LATCH:UNYALU:SHIFT-8
INV:UNYALU:B-3
OR:BINALU:B-10
AND:BINALU:B-10
LATCH:RC:SETA-12
)

(
BUSA.6 
LG:BUSA-6-1
LATCH:GPR:RA-13
SOCKET:BUSAB-7
AND:ADDER:3-4
XOR:ADDER:3-4
LATCH:MEM:M1-8
LATCH:MEM:M0-8
LATCH:MEM:A-TO-IO-8
LATCH:UNYALU:SHIFT-7
INV:UNYALU:B-1
OR:BINALU:B-13
AND:BINALU:B-13
LATCH:RC:SETA-13
)

(
BUSA.5 
LG:BUSA-5-1
LATCH:GPR:RA-14
SOCKET:BUSAB-6
AND:ADDER:3-1
XOR:ADDER:3-1
LATCH:MEM:M1-7
LATCH:MEM:M0-7
LATCH:MEM:A-TO-IO-7
LATCH:UNYALU:SHIFT-6
INV:UNYALU:A-13
OR:BINALU:B-4
AND:BINALU:B-4
LATCH:RC:SETA-14
)

(
BUSA.4 
LG:BUSA-4-1
LATCH:GPR:RA-15
SOCKET:BUSAB-5
AND:ADDER:2-10
XOR:ADDER:2-10
LATCH:MEM:M1-6
LATCH:MEM:M0-6
LATCH:MEM:A-TO-IO-6
LATCH:UNYALU:SHIFT-5
INV:UNYALU:A-11
OR:BINALU:B-1
AND:BINALU:B-1
LATCH:RC:SETA-15
)

(
BUSA.3 
LG:BUSA-3-1
LATCH:GPR:RA-16
SOCKET:BUSAB-4
AND:ADDER:2-13
XOR:ADDER:2-13
LATCH:MEM:M1-5
LATCH:MEM:M0-5
LATCH:MEM:A-TO-IO-5
LATCH:UNYALU:SHIFT-4
INV:UNYALU:A-9
OR:BINALU:A-10
AND:BINALU:A-10
LATCH:RC:SETA-16
)

(
BUSA.2 
LG:BUSA-2-1
LATCH:GPR:RA-17
SOCKET:BUSAB-3
AND:ADDER:2-4
XOR:ADDER:2-4
LATCH:MEM:M1-4
LATCH:MEM:M0-4
LATCH:MEM:A-TO-IO-4
LATCH:UNYALU:SHIFT-3
INV:UNYALU:A-5
OR:BINALU:A-13
AND:BINALU:A-13
LATCH:RC:SETA-17
)

(
BUSA.1 
LG:BUSA-1-1
LATCH:GPR:RA-18
SOCKET:BUSAB-2
AND:ADDER:2-1
XOR:ADDER:2-1
LATCH:MEM:M1-3
LATCH:MEM:M0-3
LATCH:MEM:A-TO-IO-3
LATCH:UNYALU:SHIFT-2
INV:UNYALU:A-3
OR:BINALU:A-4
AND:BINALU:A-4
LATCH:RC:SETA-18
)

(
BUSA.0 
LG:BUSA-0-1
LATCH:GPR:RA-19
SOCKET:BUSAB-1
AND:ADDER:0-1
XOR:ADDER:0-1
LATCH:MEM:M1-2
LATCH:MEM:M0-2
LATCH:MEM:A-TO-IO-2
INV:UNYALU:A-1
OR:BINALU:A-1
AND:BINALU:A-1
LATCH:RC:SETA-19
)

(
SETD-UNYALU-DEC# 
INV:UNYALU:DEC-2
DEC#:UNYALU-12
LATCH:UNYALU:DEC-1
)

(
SETD-UNYALU-INV# 
DEC#:UNYALU-15
LATCH:UNYALU:INV-1
)

(
UNYALU-INV.0 
INV:UNYALU:A-2
LATCH:UNYALU:INV-2
)

(
UNYALU-INV.1 
INV:UNYALU:A-4
LATCH:UNYALU:INV-3
)

(
UNYALU-INV.2 
INV:UNYALU:A-6
LATCH:UNYALU:INV-4
)

(
UNYALU-INV.3 
INV:UNYALU:A-8
LATCH:UNYALU:INV-5
)

(
UNYALU-INV.4 
INV:UNYALU:A-10
LATCH:UNYALU:INV-6
)

(
UNYALU-INV.5 
INV:UNYALU:A-12
LATCH:UNYALU:INV-7
)

(
UNYALU-INV.6 
INV:UNYALU:B-2
LATCH:UNYALU:INV-8
)

(
UNYALU-INV.7 
INV:UNYALU:B-4
LATCH:UNYALU:INV-9
)

(
SETD-UNYALU-SHIFT# 
DEC#:UNYALU-14
LATCH:UNYALU:SHIFT-1
)

(
R:BUSA-0_1 
LG:BUSA-0-2
R:BUSA-0-1
)

(
LG:BUSA-1_2 
LG:BUSA-1-2
R:BUSA-1-1
)

(
LG:BUSA-2_2 
LG:BUSA-2-2
R:BUSA-2-1
)

(
LG:BUSA-3_2 
LG:BUSA-3-2
R:BUSA-3-1
)

(
LG:BUSA-4_2 
LG:BUSA-4-2
R:BUSA-4-1
)

(
LG:BUSA-5_2 
LG:BUSA-5-2
R:BUSA-5-1
)

(
LG:BUSA-6_2 
LG:BUSA-6-2
R:BUSA-6-1
)

(
LG:BUSA-7_2 
LG:BUSA-7-2
R:BUSA-7-1
)

(
LG:BUSB-0_2 
LG:BUSB-0-2
R:BUSB-0-1
)

(
R:BUSB-1_1 
LG:BUSB-1-2
R:BUSB-1-1
)

(
R:BUSB-2_1 
LG:BUSB-2-2
R:BUSB-2-1
)

(
R:BUSB-3_1 
LG:BUSB-3-2
R:BUSB-3-1
)

(
R:BUSB-4_1 
LG:BUSB-4-2
R:BUSB-4-1
)

(
R:BUSB-5_1 
LG:BUSB-5-2
R:BUSB-5-1
)

(
R:BUSB-6_1 
LG:BUSB-6-2
R:BUSB-6-1
)

(
R:BUSB-7_1 
LG:BUSB-7-2
R:BUSB-7-1
)

(
R:BUSD-0_1 
LG:BUSD-0-2
R:BUSD-0-1
)

(
LG:BUSD-1_2 
LG:BUSD-1-2
R:BUSD-1-1
)

(
LG:BUSD-2_2 
LG:BUSD-2-2
R:BUSD-2-1
)

(
LG:BUSD-3_2 
LG:BUSD-3-2
R:BUSD-3-1
)

(
LG:BUSD-4_2 
LG:BUSD-4-2
R:BUSD-4-1
)

(
LG:BUSD-5_2 
LG:BUSD-5-2
R:BUSD-5-1
)

(
LG:BUSD-6_2 
LG:BUSD-6-2
R:BUSD-6-1
)

(
LG:BUSD-7_2 
LG:BUSD-7-2
R:BUSD-7-1
)

(
R:CALC_1 
LG:CALC-2
R:CALC-1
)

(
R:CLK_1 
LG:CLK-2
R:CLK-1
)

(
LG:DECODE_2 
LG:DECODE-2
R:DECODE-1
)

(
R:GET_1 
LG:GET-2
R:GET-1
)

(
R:I-BINALU_1 
LG:I-BINALU-2
R:I-BINALU-1
)

(
R:I-BRANCH_1 
LG:I-BRANCH-2
R:I-BRANCH-1
)

(
R:I-MI=RA_1 
LG:I-MI=RA-2
R:I-MI=RA-1
)

(
R:I-RA=#_1 
LG:I-RA=#-2
R:I-RA=#-1
)

(
R:I-READ_1 
LG:I-READ-2
R:I-READ-1
)

(
R:I-UNYALU_1 
LG:I-UNYALU-2
R:I-UNYALU-1
)

(
R:I-WRITE_1 
LG:I-WRITE-2
R:I-WRITE-1
)

(
R:IO-0_1 
LG:IO-0-2
R:IO-0-1
)

(
LG:IO-1_2 
LG:IO-1-2
R:IO-1-1
)

(
LG:IO-2_2 
LG:IO-2-2
R:IO-2-1
)

(
LG:IO-3_2 
LG:IO-3-2
R:IO-3-1
)

(
LG:IO-4_2 
LG:IO-4-2
R:IO-4-1
)

(
LG:IO-5_2 
LG:IO-5-2
R:IO-5-1
)

(
LG:IO-6_2 
LG:IO-6-2
R:IO-6-1
)

(
LG:IO-7_2 
LG:IO-7-2
R:IO-7-1
)

(
LG:NON-HALT-CLK_2 
LG:NON-HALT-CLK-2
R:NON-HALT-CLK-1
)

(
R:PHASE-EXE_1 
LG:PHASE-EXE-2
R:PHASE-EXE-1
)

(
LG:PHASE-FETCH_2 
LG:PHASE-FETCH-2
R:PHASE-FETCH-1
)

(
LG:R0-0_2 
LG:R0-0-2
R:R0-0-1
)

(
R:R0-1_1 
LG:R0-1-2
R:R0-1-1
)

(
R:R0-2_1 
LG:R0-2-2
R:R0-2-1
)

(
R:R0-3_1 
LG:R0-3-2
R:R0-3-1
)

(
R-R0-4_1 
LG:R0-4-2
R-R0-4-1
)

(
R:R0-5_1 
LG:R0-5-2
R:R0-5-1
)

(
R:R0-6_1 
LG:R0-6-2
R:R0-6-1
)

(
R:R0-7_1 
LG:R0-7-2
R:R0-7-1
)

(
R:R1-0_1 
LG:R1-0-2
R:R1-0-1
)

(
LG:R1-1_2 
LG:R1-1-2
R:R1-1-1
)

(
LG:R1-2_2 
LG:R1-2-2
R:R1-2-1
)

(
LG:R1-3_2 
LG:R1-3-2
R:R1-3-1
)

(
LG:R1-4_2 
LG:R1-4-2
R:R1-4-1
)

(
R:R1-5_1 
LG:R1-5-2
R:R1-5-1
)

(
R:R1-6_1 
LG:R1-6-2
R:R1-6-1
)

(
R:R1-7_1 
LG:R1-7-2
R:R1-7-1
)

(
LG:R2-0_2 
LG:R2-0-2
R:R2-0-1
)

(
R:R2-1_1 
LG:R2-1-2
R:R2-1-1
)

(
R:R2-2_1 
LG:R2-2-2
R:R2-2-1
)

(
R:R2-3_1 
LG:R2-3-2
R:R2-3-1
)

(
R:R2-4_1 
LG:R2-4-2
R:R2-4-1
)

(
R:R2-5_1 
LG:R2-5-2
R:R2-5-1
)

(
R:R2-6_1 
LG:R2-6-2
R:R2-6-1
)

(
R:R2-7_1 
LG:R2-7-2
R:R2-7-1
)

(
R:RC0_1 
LG:RC0-2
R:RC0-1
)

(
LG:RC1_2 
LG:RC1-2
R:RC1-1
)

(
LG:RC2_2 
LG:RC2-2
R:RC2-1
)

(
LG:RC3_2 
LG:RC3-2
R:RC3-1
)

(
LG:RC4_2 
LG:RC4-2
R:RC4-1
)

(
LG:RC5_2 
LG:RC5-2
R:RC5-1
)

(
LG:RC6_2 
LG:RC6-2
R:RC6-1
)

(
LG:RC7_2 
LG:RC7-2
R:RC7-1
)

(
R:RI0_1 
LG:RI0-2
R:RI0-1
)

(
R:RI1_1 
LG:RI1-2
R:RI1-1
)

(
LG:RI2_2 
LG:RI2-2
R:RI2-1
)

(
R:RI3_1 
LG:RI3-2
R:RI3-1
)

(
LG:RI4_2 
LG:RI4-2
R:RI4-1
)

(
R:RI5_1 
LG:RI5-2
R:RI5-1
)

(
LG:RI6_2 
LG:RI6-2
R:RI6-1
)

(
R:RI7_1 
LG:RI7-2
R:RI7-1
)

(
R:SET_1 
LG:SET-2
R:SET-1
)

(
R0.7 
LG:R0-7-1
SOCKET:R0-R1-8
REG:GPR:R0-12
)

(
R0.6 
LG:R0-6-1
SOCKET:R0-R1-7
REG:GPR:R0-13
)

(
R0.5 
LG:R0-5-1
SOCKET:R0-R1-6
REG:GPR:R0-14
)

(
R0.4 
LG:R0-4-1
SOCKET:R0-R1-5
REG:GPR:R0-15
)

(
R0.3 
LG:R0-3-1
SOCKET:R0-R1-4
REG:GPR:R0-16
)

(
R0.2 
LG:R0-2-1
SOCKET:R0-R1-3
REG:GPR:R0-17
)

(
R0.1 
LG:R0-1-1
SOCKET:R0-R1-2
REG:GPR:R0-18
)

(
R0.0 
LG:R0-0-1
SOCKET:R0-R1-1
REG:GPR:R0-19
)

(
SETRA-R0# 
DEC#:GPR:SETRA-15
REG:GPR:R0-A-1
)

(
BUSD.0 
LG:BUSD-0-1
REG:GPR:R3-2
REG:GPR:R2-2
REG:GPR:R1-2
REG:GPR:R0-2
SOCKET:BUSD-1
LATCH:RC:BUSD-2
LATCH:ADDER-19
D:BRANCH:BUSD0-2
LATCH:MEM:IO-TO-D-19
LATCH:UNYALU:SHIFT-19
LATCH:UNYALU:INV-19
LATCH:BINALU:B-19
LATCH:BINALU:OR-19
LATCH:BINALU:AND-19
REG:RI-2
REG:GPR:R3-B-2
REG:GPR:R3-A-2
REG:GPR:R2-B-2
REG:GPR:R2-A-2
REG:GPR:R1-B-2
REG:GPR:R1-A-2
REG:GPR:R0-B-2
REG:GPR:R0-A-2
)

(
BUSD.1 
LG:BUSD-1-1
REG:GPR:R3-3
REG:GPR:R2-3
REG:GPR:R1-3
REG:GPR:R0-3
SOCKET:BUSD-2
LATCH:RC:BUSD-3
LATCH:ADDER-18
D:BRANCH:BUSD1-2
LATCH:MEM:IO-TO-D-18
LATCH:UNYALU:SHIFT-18
LATCH:UNYALU:INV-18
LATCH:BINALU:B-18
LATCH:BINALU:OR-18
LATCH:BINALU:AND-18
REG:RI-3
REG:GPR:R3-B-3
REG:GPR:R3-A-3
REG:GPR:R2-B-3
REG:GPR:R2-A-3
REG:GPR:R1-B-3
REG:GPR:R1-A-3
REG:GPR:R0-B-3
REG:GPR:R0-A-3
)

(
BUSD.2 
LG:BUSD-2-1
REG:GPR:R3-4
REG:GPR:R2-4
REG:GPR:R1-4
REG:GPR:R0-4
SOCKET:BUSD-3
LATCH:RC:BUSD-4
LATCH:ADDER-17
D:BRANCH:BUSD2-2
LATCH:MEM:IO-TO-D-17
LATCH:UNYALU:SHIFT-17
LATCH:UNYALU:INV-17
LATCH:BINALU:B-17
LATCH:BINALU:OR-17
LATCH:BINALU:AND-17
REG:RI-4
REG:GPR:R3-B-4
REG:GPR:R3-A-4
REG:GPR:R2-B-4
REG:GPR:R2-A-4
REG:GPR:R1-B-4
REG:GPR:R1-A-4
REG:GPR:R0-B-4
REG:GPR:R0-A-4
)

(
BUSD.3 
LG:BUSD-3-1
REG:GPR:R3-5
REG:GPR:R2-5
REG:GPR:R1-5
REG:GPR:R0-5
SOCKET:BUSD-4
LATCH:RC:BUSD-5
LATCH:ADDER-16
D:BRANCH:BUSD3-2
LATCH:MEM:IO-TO-D-16
LATCH:UNYALU:SHIFT-16
LATCH:UNYALU:INV-16
LATCH:BINALU:B-16
LATCH:BINALU:OR-16
LATCH:BINALU:AND-16
REG:RI-5
REG:GPR:R3-B-5
REG:GPR:R3-A-5
REG:GPR:R2-B-5
REG:GPR:R2-A-5
REG:GPR:R1-B-5
REG:GPR:R1-A-5
REG:GPR:R0-B-5
REG:GPR:R0-A-5
)

(
BUSD.4 
LG:BUSD-4-1
REG:GPR:R3-6
REG:GPR:R2-6
REG:GPR:R1-6
REG:GPR:R0-6
SOCKET:BUSD-5
LATCH:RC:BUSD-6
LATCH:ADDER-15
D:BRANCH:BUSD4-2
LATCH:MEM:IO-TO-D-15
LATCH:UNYALU:SHIFT-15
LATCH:UNYALU:INV-15
LATCH:BINALU:B-15
LATCH:BINALU:OR-15
LATCH:BINALU:AND-15
REG:RI-6
REG:GPR:R3-B-6
REG:GPR:R3-A-6
REG:GPR:R2-B-6
REG:GPR:R2-A-6
REG:GPR:R1-B-6
REG:GPR:R1-A-6
REG:GPR:R0-B-6
REG:GPR:R0-A-6
)

(
BUSD.5 
LG:BUSD-5-1
REG:GPR:R3-7
REG:GPR:R2-7
REG:GPR:R1-7
REG:GPR:R0-7
SOCKET:BUSD-6
LATCH:RC:BUSD-7
LATCH:ADDER-14
D:BRANCH:BUSD5-2
LATCH:MEM:IO-TO-D-14
LATCH:UNYALU:SHIFT-14
LATCH:UNYALU:INV-14
LATCH:BINALU:B-14
LATCH:BINALU:OR-14
LATCH:BINALU:AND-14
REG:RI-7
REG:GPR:R3-B-7
REG:GPR:R3-A-7
REG:GPR:R2-B-7
REG:GPR:R2-A-7
REG:GPR:R1-B-7
REG:GPR:R1-A-7
REG:GPR:R0-B-7
REG:GPR:R0-A-7
)

(
BUSD.6 
LG:BUSD-6-1
REG:GPR:R3-8
REG:GPR:R2-8
REG:GPR:R1-8
REG:GPR:R0-8
SOCKET:BUSD-7
LATCH:RC:BUSD-8
LATCH:ADDER-13
D:BRANCH:BUSD6-2
LATCH:MEM:IO-TO-D-13
LATCH:UNYALU:SHIFT-13
LATCH:UNYALU:INV-13
LATCH:BINALU:B-13
LATCH:BINALU:OR-13
LATCH:BINALU:AND-13
REG:RI-8
REG:GPR:R3-B-8
REG:GPR:R3-A-8
REG:GPR:R2-B-8
REG:GPR:R2-A-8
REG:GPR:R1-B-8
REG:GPR:R1-A-8
REG:GPR:R0-B-8
REG:GPR:R0-A-8
)

(
BUSD.7 
LG:BUSD-7-1
REG:GPR:R3-9
REG:GPR:R2-9
REG:GPR:R1-9
REG:GPR:R0-9
SOCKET:BUSD-8
LATCH:RC:BUSD-9
LATCH:ADDER-12
D:BRANCH:BUSD7-2
INV:BRANCH:BUSD7-2
LATCH:BRANCH:FLAGS-3
LATCH:MEM:IO-TO-D-12
LATCH:UNYALU:SHIFT-12
LATCH:UNYALU:INV-12
LATCH:BINALU:B-12
LATCH:BINALU:OR-12
LATCH:BINALU:AND-12
REG:RI-9
REG:GPR:R3-B-9
REG:GPR:R3-A-9
REG:GPR:R2-B-9
REG:GPR:R2-A-9
REG:GPR:R1-B-9
REG:GPR:R1-A-9
REG:GPR:R0-B-9
REG:GPR:R0-A-9
)

(
+3V 
LATCH:MEM:A-TO-IO1-11
AND:MEM:TEMP-14
TEMPORAL-14
LATCH:MEM:A-TO-IO1-20
DEC:COUNTER:STAGE-6
INV:GPR:SETAB-5
DEC#:GPR:SETRB-6
DEC#:GPR:SETRA-6
REG:GPR:R3-20
REG:GPR:R2-20
REG:GPR:R1-20
REG:GPR:R0-20
LATCH:MEM:A-TO-IO2-20
LATCH:MEM:A-TO-IO2-11
INV:BRANCH:I-BRANCH-5
INV:RC:GETD-5
LATCH:RC:GET-20
REG:RC-20
INV:COUNTER:RESET-5
INV:ADDER:SETD-5
SR:COUNTER:HALT-10
SR:COUNTER:HALT-13
INV:COUNTER:STAGE-GET-5
INV:COUNTER:HALT-5
INV:COUNTER:RI[1,7]-ZERO-5
SR:COUNTER:HALT-14
INV:COUNTER:PHASE-FETCH-EXE-5
AND:COUNTER:HALT-14
DEC:COUNTER:STAGE-16
COUNTER-16
LATCH:UNYALU:DEFAULT-11
LATCH:UNYALU:DEFAULT-20
LATCH:UNYALU:DEFAULT-2
INV:UNYALU:DEC-5
INV:BINALU:SETD-ADDER-5
LATCH:RC:SETB-20
REG:RI-20
LATCH:GPR:RA-20
LATCH:GPR:RB-20
INV:RC:GETINC-5
LATCH:RC:ADDER-20
LATCH:RC:BUSD-20
INV:UNYALU:INC-5
SOCKET:ESSENTIALS-1
LATCH:UNYALU:DEC-2
LATCH:UNYALU:DEC-3
LATCH:UNYALU:DEC-4
LATCH:UNYALU:DEC-5
LATCH:UNYALU:DEC-6
LATCH:UNYALU:DEC-7
LATCH:UNYALU:DEC-8
LATCH:UNYALU:DEC-9
LATCH:UNYALU:INC-2
LATCH:ADDER-20
LATCH:ADDER-11
AND:ADDER:3-14
AND:ADDER:2-14
AND:ADDER:1-14
XOR:ADDER:3-14
XOR:ADDER:2-14
XOR:ADDER:1-14
AND:ADDER:0-14
XOR:ADDER:0-14
INV:BRANCH:ACTIVE-FLAG-5
DEC:BRANCH:FLAGS-SELECTOR-6
DEC:BRANCH:FLAGS-SELECTOR-16
AND:BRANCH:FLAGS-SELECTOR-2
AND:BRANCH:FLAGS-SELECTOR-14
INV:BRANCH:RI7-5
INV:BRANCH:CARRY-5
INV:BRANCH:BUSD-ZERO-5
INV:BRANCH:BUSD7-5
AND:MEM:GETA-MI-14
AND:BRANCH:FLAGS-CLK-14
LATCH:BRANCH:FLAGS#-20
LATCH:BRANCH:FLAGS-20
INV:RC:SETAB-5
DEC#:UNYALU-16
DEC#:BINALU-16
INV:MEM:RI1-5
INV:MEM:USEI1-5
INV:MEM:USEI0-5
LATCH:MEM:M1-20
LATCH:MEM:M0-20
INV:MEM:READ-5
INV:MEM:WRITE-5
LATCH:MEM:IO-TO-D-20
LATCH:MEM:IO-TO-D-11
LATCH:MEM:A-TO-IO-11
LATCH:MEM:A-TO-IO-20
DEC:MEM:READ-DEVICE-16
LATCH:UNYALU:SHIFT-11
LATCH:UNYALU:SHIFT-20
INV:UNYALU:B-14
INV:UNYALU:A-14
LATCH:UNYALU:INV-20
LATCH:UNYALU:INV-11
LATCH:UNYALU:DEC-11
LATCH:UNYALU:DEC-20
LATCH:UNYALU:INC-20
LATCH:UNYALU:INC-11
LATCH:BINALU:B-11
LATCH:BINALU:B-20
OR:BINALU:A-14
OR:BINALU:B-14
LATCH:BINALU:OR-20
LATCH:BINALU:OR-11
LATCH:BINALU:AND-11
LATCH:BINALU:AND-20
AND:BINALU:B-14
AND:BINALU:A-14
LATCH:BINALU:ADDER-11
LATCH:BINALU:ADDER-20
DEC:DEC:IB-16
DEC:DEC:IA-16
LATCH:RC:SETA-20
DEC:GPR:GETD-RA-16
DEC#:GPR:SETRA-16
DEC#:GPR:SETRB-16
REG:GPR:R3-B-20
REG:GPR:R3-A-20
REG:GPR:R2-B-20
REG:GPR:R2-A-20
REG:GPR:R1-B-20
REG:GPR:R1-A-20
REG:GPR:R0-B-20
REG:GPR:R0-A-20
)

(
SETRB-R0# 
DEC#:GPR:SETRB-15
REG:GPR:R0-B-1
)

(
BUSRB.7 
SOCKET:BUSRAB-16
LATCH:GPR:RB-9
REG:GPR:R3-B-12
REG:GPR:R2-B-12
REG:GPR:R1-B-12
REG:GPR:R0-B-12
)

(
BUSRB.6 
SOCKET:BUSRAB-15
LATCH:GPR:RB-8
REG:GPR:R3-B-13
REG:GPR:R2-B-13
REG:GPR:R1-B-13
REG:GPR:R0-B-13
)

(
BUSRB.5 
SOCKET:BUSRAB-14
LATCH:GPR:RB-7
REG:GPR:R3-B-14
REG:GPR:R2-B-14
REG:GPR:R1-B-14
REG:GPR:R0-B-14
)

(
BUSRB.4 
SOCKET:BUSRAB-13
LATCH:GPR:RB-6
REG:GPR:R3-B-15
REG:GPR:R2-B-15
REG:GPR:R1-B-15
REG:GPR:R0-B-15
)

(
BUSRB.3 
SOCKET:BUSRAB-12
LATCH:GPR:RB-5
REG:GPR:R3-B-16
REG:GPR:R2-B-16
REG:GPR:R1-B-16
REG:GPR:R0-B-16
)

(
BUSRB.2 
SOCKET:BUSRAB-11
LATCH:GPR:RB-4
REG:GPR:R3-B-17
REG:GPR:R2-B-17
REG:GPR:R1-B-17
REG:GPR:R0-B-17
)

(
BUSRB.1 
SOCKET:BUSRAB-10
LATCH:GPR:RB-3
REG:GPR:R3-B-18
REG:GPR:R2-B-18
REG:GPR:R1-B-18
REG:GPR:R0-B-18
)

(
BUSRB.0 
SOCKET:BUSRAB-9
LATCH:GPR:RB-2
REG:GPR:R3-B-19
REG:GPR:R2-B-19
REG:GPR:R1-B-19
REG:GPR:R0-B-19
)

(
R1.7 
LG:R1-7-1
SOCKET:R0-R1-16
REG:GPR:R1-12
)

(
R1.6 
LG:R1-6-1
SOCKET:R0-R1-15
REG:GPR:R1-13
)

(
R1.5 
LG:R1-5-1
SOCKET:R0-R1-14
REG:GPR:R1-14
)

(
R1.4 
LG:R1-4-1
SOCKET:R0-R1-13
REG:GPR:R1-15
)

(
R1.3 
LG:R1-3-1
SOCKET:R0-R1-12
REG:GPR:R1-16
)

(
R1.2 
LG:R1-2-1
SOCKET:R0-R1-11
REG:GPR:R1-17
)

(
R1.1 
LG:R1-1-1
SOCKET:R0-R1-10
REG:GPR:R1-18
)

(
R1.0 
LG:R1-0-1
SOCKET:R0-R1-9
REG:GPR:R1-19
)

(
SETRA-R1# 
DEC#:GPR:SETRA-14
REG:GPR:R1-A-1
)

(
GETD-R1 
REG:GPR:R1-11
DEC:GPR:GETD-RA-14
REG:GPR:R1-B-11
REG:GPR:R1-A-11
)

(
SETRB-R1# 
DEC#:GPR:SETRB-14
REG:GPR:R1-B-1
)

(
R2.7 
LG:R2-7-1
SOCKET:R2-R3-8
REG:GPR:R2-12
)

(
R2.6 
LG:R2-6-1
SOCKET:R2-R3-7
REG:GPR:R2-13
)

(
R2.5 
LG:R2-5-1
SOCKET:R2-R3-6
REG:GPR:R2-14
)

(
R2.4 
LG:R2-4-1
SOCKET:R2-R3-5
REG:GPR:R2-15
)

(
R2.3 
LG:R2-3-1
SOCKET:R2-R3-4
REG:GPR:R2-16
)

(
R2.2 
LG:R2-2-1
SOCKET:R2-R3-3
REG:GPR:R2-17
)

(
R2.1 
LG:R2-1-1
SOCKET:R2-R3-2
REG:GPR:R2-18
)

(
R2.0 
LG:R2-0-1
SOCKET:R2-R3-1
REG:GPR:R2-19
)

(
SETRA-R2# 
DEC#:GPR:SETRA-13
REG:GPR:R2-A-1
)

(
GETD-R2 
REG:GPR:R2-11
DEC:GPR:GETD-RA-13
REG:GPR:R2-B-11
REG:GPR:R2-A-11
)

(
SETRB-R2# 
DEC#:GPR:SETRB-13
REG:GPR:R2-B-1
)

(
R3.7 
SOCKET:R2-R3-16
REG:GPR:R3-12
)

(
R3.6 
SOCKET:R2-R3-15
REG:GPR:R3-13
)

(
R3.5 
SOCKET:R2-R3-14
REG:GPR:R3-14
)

(
R3.4 
SOCKET:R2-R3-13
REG:GPR:R3-15
)

(
R3.3 
SOCKET:R2-R3-12
REG:GPR:R3-16
)

(
R3.2 
SOCKET:R2-R3-11
REG:GPR:R3-17
)

(
R3.1 
SOCKET:R2-R3-10
REG:GPR:R3-18
)

(
R3.0 
SOCKET:R2-R3-9
REG:GPR:R3-19
)

(
SETRA-R3# 
DEC#:GPR:SETRA-12
REG:GPR:R3-A-1
)

(
GETD-R3 
REG:GPR:R3-11
DEC:GPR:GETD-RA-12
REG:GPR:R3-B-11
REG:GPR:R3-A-11
)

(
BUSRA.7 
SOCKET:BUSRAB-8
LATCH:GPR:RA-9
REG:GPR:R1-A-12
REG:GPR:R0-A-12
REG:GPR:R2-A-12
REG:GPR:R3-A-12
)

(
BUSRA.6 
SOCKET:BUSRAB-7
LATCH:GPR:RA-8
REG:GPR:R1-A-13
REG:GPR:R0-A-13
REG:GPR:R2-A-13
REG:GPR:R3-A-13
)

(
BUSRA.5 
SOCKET:BUSRAB-6
LATCH:GPR:RA-7
REG:GPR:R1-A-14
REG:GPR:R0-A-14
REG:GPR:R2-A-14
REG:GPR:R3-A-14
)

(
BUSRA.4 
SOCKET:BUSRAB-5
LATCH:GPR:RA-6
REG:GPR:R1-A-15
REG:GPR:R0-A-15
REG:GPR:R2-A-15
REG:GPR:R3-A-15
)

(
BUSRA.3 
SOCKET:BUSRAB-4
LATCH:GPR:RA-5
REG:GPR:R1-A-16
REG:GPR:R0-A-16
REG:GPR:R2-A-16
REG:GPR:R3-A-16
)

(
BUSRA.2 
SOCKET:BUSRAB-3
LATCH:GPR:RA-4
REG:GPR:R1-A-17
REG:GPR:R0-A-17
REG:GPR:R2-A-17
REG:GPR:R3-A-17
)

(
BUSRA.1 
SOCKET:BUSRAB-2
LATCH:GPR:RA-3
REG:GPR:R1-A-18
REG:GPR:R0-A-18
REG:GPR:R2-A-18
REG:GPR:R3-A-18
)

(
BUSRA.0 
SOCKET:BUSRAB-1
LATCH:GPR:RA-2
REG:GPR:R1-A-19
REG:GPR:R0-A-19
REG:GPR:R2-A-19
REG:GPR:R3-A-19
)

(
SETRB-R3# 
DEC#:GPR:SETRB-12
REG:GPR:R3-B-1
)

(
GND 
LATCH:MEM:A-TO-IO1-6
LATCH:MEM:A-TO-IO1-7
AND:MEM:TEMP-7
TEMPORAL-7
DEC:MEM:READ-DEVICE-4
DEC:MEM:READ-DEVICE-5
LATCH:MEM:A-TO-IO2-3
LATCH:MEM:A-TO-IO2-4
LATCH:MEM:A-TO-IO1-9
LATCH:MEM:A-TO-IO1-8
LATCH:MEM:A-TO-IO1-10
DEC:COUNTER:STAGE-5
INV:GPR:SETAB-3
REG:GPR:R3-1
REG:GPR:R2-1
REG:GPR:R1-1
REG:GPR:R0-1
REG:GPR:R3-10
REG:GPR:R2-10
REG:GPR:R1-10
REG:GPR:R0-10
SR:COUNTER:HALT-3
SR:COUNTER:HALT-2
LATCH:MEM:A-TO-IO2-9
LATCH:MEM:A-TO-IO2-8
LATCH:MEM:A-TO-IO2-7
LATCH:MEM:A-TO-IO2-6
LATCH:MEM:A-TO-IO2-5
LATCH:MEM:A-TO-IO2-10
INV:BRANCH:I-BRANCH-3
INV:RC:GETD-3
LATCH:RC:GET-10
REG:RC-1
REG:RC-10
INV:COUNTER:RESET-3
INV:ADDER:SETD-3
SR:COUNTER:HALT-12
SR:COUNTER:HALT-11
INV:COUNTER:STAGE-GET-3
INV:COUNTER:HALT-3
INV:COUNTER:RI[1,7]-ZERO-3
SR:COUNTER:HALT-7
INV:COUNTER:PHASE-FETCH-EXE-3
AND:COUNTER:HALT-7
DEC:COUNTER:STAGE-4
DEC:COUNTER:STAGE-8
DEC:COUNTER:STAGE-3
COUNTER-8
LATCH:UNYALU:DEFAULT-10
LATCH:UNYALU:DEFAULT-9
LATCH:UNYALU:DEFAULT-8
LATCH:UNYALU:DEFAULT-7
LATCH:UNYALU:DEFAULT-6
LATCH:UNYALU:DEFAULT-5
LATCH:UNYALU:DEFAULT-4
LATCH:UNYALU:DEFAULT-3
INV:UNYALU:DEC-3
INV:BINALU:SETD-ADDER-3
LATCH:RC:SETB-10
LATCH:GPR:RB-10
LATCH:GPR:RA-10
DEC#:GPR:SETRA-5
INV:RC:GETINC-3
LATCH:RC:ADDER-10
LATCH:RC:BUSD-10
INV:UNYALU:INC-3
SOCKET:ESSENTIALS-2
LATCH:UNYALU:INC-3
LATCH:UNYALU:INC-4
LATCH:UNYALU:INC-5
LATCH:UNYALU:INC-6
LATCH:UNYALU:INC-7
LATCH:UNYALU:INC-8
LATCH:UNYALU:INC-9
LATCH:BINALU:ADDER-10
LATCH:ADDER-10
AND:ADDER:3-9
AND:ADDER:3-10
AND:ADDER:3-7
AND:ADDER:2-7
AND:ADDER:1-7
XOR:ADDER:3-10
XOR:ADDER:3-9
XOR:ADDER:3-7
XOR:ADDER:2-7
XOR:ADDER:1-7
AND:ADDER:0-7
XOR:ADDER:0-7
INV:BRANCH:ACTIVE-FLAG-3
DEC:BRANCH:FLAGS-SELECTOR-3
DEC:BRANCH:FLAGS-SELECTOR-8
DEC:BRANCH:FLAGS-SELECTOR-5
DEC:BRANCH:FLAGS-SELECTOR-4
AND:BRANCH:FLAGS-SELECTOR-7
INV:BRANCH:RI7-3
INV:BRANCH:CARRY-3
INV:BRANCH:BUSD-ZERO-3
INV:BRANCH:BUSD7-3
AND:MEM:GETA-MI-7
AND:BRANCH:FLAGS-CLK-7
LATCH:BRANCH:FLAGS#-10
LATCH:BRANCH:FLAGS-10
INV:RC:SETAB-3
DEC#:UNYALU-8
DEC#:UNYALU-3
DEC#:UNYALU-5
DEC#:UNYALU-4
DEC#:BINALU-4
DEC#:BINALU-5
DEC#:BINALU-3
DEC#:BINALU-8
INV:MEM:RI1-3
INV:MEM:USEI1-3
INV:MEM:USEI0-3
LATCH:MEM:M1-10
LATCH:MEM:M0-10
INV:MEM:READ-3
INV:MEM:WRITE-3
LATCH:MEM:IO-TO-D-10
LATCH:MEM:A-TO-IO-10
DEC:MEM:READ-DEVICE-8
LATCH:UNYALU:SHIFT-9
LATCH:UNYALU:SHIFT-10
INV:UNYALU:A-7
INV:UNYALU:B-13
INV:UNYALU:B-11
INV:UNYALU:B-9
INV:UNYALU:B-7
INV:UNYALU:B-5
LATCH:UNYALU:INV-10
LATCH:UNYALU:DEC-10
LATCH:UNYALU:INC-10
LATCH:BINALU:B-10
OR:BINALU:B-7
OR:BINALU:A-7
LATCH:BINALU:OR-10
LATCH:BINALU:AND-10
AND:BINALU:A-7
AND:BINALU:B-7
DEC:DEC:IA-3
DEC:DEC:IB-3
DEC:DEC:IB-8
DEC:DEC:IB-4
DEC:DEC:IB-5
DEC:DEC:IA-4
DEC:DEC:IA-5
DEC:DEC:IA-8
LATCH:RC:SETA-10
REG:RI-1
REG:RI-10
DEC:GPR:GETD-RA-3
DEC:GPR:GETD-RA-8
DEC:GPR:GETD-RA-4
DEC#:GPR:SETRA-8
DEC#:GPR:SETRA-4
DEC#:GPR:SETRA-3
DEC#:GPR:SETRB-3
DEC#:GPR:SETRB-4
DEC#:GPR:SETRB-5
DEC#:GPR:SETRB-8
REG:GPR:R0-A-10
REG:GPR:R0-B-10
REG:GPR:R1-A-10
REG:GPR:R1-B-10
REG:GPR:R2-A-10
REG:GPR:R2-B-10
REG:GPR:R3-A-10
REG:GPR:R3-B-10
)

(
PRE-RC.0 
LATCH:RC:GET-19
LATCH:RC:BUSD-19
LATCH:RC:ADDER-19
REG:RC-2
)

(
PRE-RC.1 
LATCH:RC:GET-18
LATCH:RC:BUSD-18
LATCH:RC:ADDER-18
REG:RC-3
)

(
PRE-RC.2 
LATCH:RC:GET-17
LATCH:RC:BUSD-17
LATCH:RC:ADDER-17
REG:RC-4
)

(
PRE-RC.3 
LATCH:RC:GET-16
LATCH:RC:BUSD-16
LATCH:RC:ADDER-16
REG:RC-5
)

(
PRE-RC.4 
LATCH:RC:GET-15
LATCH:RC:BUSD-15
LATCH:RC:ADDER-15
REG:RC-6
)

(
PRE-RC.5 
LATCH:RC:GET-14
LATCH:RC:BUSD-14
LATCH:RC:ADDER-14
REG:RC-7
)

(
PRE-RC.6 
LATCH:RC:GET-13
LATCH:RC:BUSD-13
LATCH:RC:ADDER-13
REG:RC-8
)

(
PRE-RC.7 
LATCH:RC:GET-12
LATCH:RC:BUSD-12
LATCH:RC:ADDER-12
REG:RC-9
)

(
RC.7 
LG:RC7-1
SOCKET:RI-RC-16
LATCH:RC:GET-9
LATCH:RC:SETB-9
LATCH:RC:SETA-9
REG:RC-12
)

(
RC.6 
LG:RC6-1
SOCKET:RI-RC-15
LATCH:RC:GET-8
LATCH:RC:SETB-8
LATCH:RC:SETA-8
REG:RC-13
)

(
RC.5 
LG:RC5-1
SOCKET:RI-RC-14
LATCH:RC:GET-7
LATCH:RC:SETB-7
LATCH:RC:SETA-7
REG:RC-14
)

(
RC.4 
LG:RC4-1
SOCKET:RI-RC-13
LATCH:RC:GET-6
LATCH:RC:SETB-6
LATCH:RC:SETA-6
REG:RC-15
)

(
RC.3 
LG:RC3-1
SOCKET:RI-RC-12
LATCH:RC:GET-5
LATCH:RC:SETB-5
LATCH:RC:SETA-5
REG:RC-16
)

(
RC.2 
LG:RC2-1
SOCKET:RI-RC-11
LATCH:RC:GET-4
LATCH:RC:SETB-4
LATCH:RC:SETA-4
REG:RC-17
)

(
RC.1 
LG:RC1-1
SOCKET:RI-RC-10
LATCH:RC:GET-3
LATCH:RC:SETB-3
LATCH:RC:SETA-3
REG:RC-18
)

(
RC.0 
LG:RC0-1
SOCKET:RI-RC-9
LATCH:RC:GET-2
LATCH:RC:SETB-2
LATCH:RC:SETA-2
REG:RC-19
)

(
GETD-RI 
AND:COUNTER:HALT-11
REG:RI-11
)

(
LED-GND 
R:RI0-2
R:RI1-2
R:RI2-2
R:RI3-2
R:RI4-2
R:RI5-2
R:RI6-2
R:RI7-2
R:RC0-2
R:RC1-2
R:RC2-2
R:RC3-2
R:RC4-2
R:RC5-2
R:RC6-2
R:RC7-2
R:PHASE-FETCH-2
R:PHASE-EXE-2
R:NON-HALT-CLK-2
R:DECODE-2
R:SET-2
R:CALC-2
R:GET-2
R:CLK-2
R:R0-0-2
R:R0-1-2
R:R0-2-2
R:R0-3-2
R-R0-4-2
R:R0-5-2
R:R0-6-2
R:R0-7-2
R:R1-0-2
R:R1-1-2
R:R1-2-2
R:R1-3-2
R:R1-7-2
R:R1-6-2
R:R1-5-2
R:R1-4-2
R:R2-0-2
R:R2-1-2
R:R2-2-2
R:R2-3-2
R:R2-4-2
R:R2-5-2
R:R2-6-2
R:R2-7-2
R:BUSA-0-2
R:BUSA-1-2
R:BUSA-2-2
R:BUSA-3-2
R:BUSA-4-2
R:BUSA-5-2
R:BUSA-6-2
R:BUSA-7-2
R:BUSB-0-2
R:BUSB-1-2
R:BUSB-2-2
R:BUSB-3-2
R:BUSB-4-2
R:BUSB-5-2
R:BUSB-6-2
R:BUSB-7-2
R:BUSD-0-2
R:BUSD-1-2
R:BUSD-2-2
R:BUSD-3-2
R:BUSD-4-2
R:BUSD-5-2
R:BUSD-6-2
R:BUSD-7-2
R:I-BRANCH-2
R:I-RA=#-2
R:I-UNYALU-2
R:I-MI=RA-2
R:I-WRITE-2
R:I-READ-2
R:I-BINALU-2
R:IO-0-2
R:IO-1-2
R:IO-2-2
R:IO-3-2
R:IO-4-2
R:IO-5-2
R:IO-6-2
R:IO-7-2
SOCKET:ESSENTIALS-3
)

(
STAGE-DECODE 
LG:DECODE-1
AND:COUNTER:HALT-5
LATCH:MEM:A-TO-IO1-19
SOCKET:STAGES-3
)

(
STAGE-CALC 
LG:CALC-1
TEMPORAL-2
LATCH:MEM:A-TO-IO1-17
SOCKET:STAGES-5
)

(
HALTED 
LATCH:MEM:A-TO-IO2-1
SOCKET:INSTRUCTION-8
SR:COUNTER:HALT-5
)

(
TEMPORAL_3 
TEMPORAL-4
TEMPORAL-3
)

(
STAGE-READ 
TEMPORAL-6
)

(
WRITE 
AND:MEM:TEMP-6
TEMPORAL-10
)

(
ADDER-RESULT.0 
SOCKET:ADDER-1
LATCH:RC:ADDER-2
LATCH:ADDER-2
XOR:ADDER:0-3
)

(
ADDER-CARRY.0 
AND:ADDER:0-4
AND:ADDER:0-3
XOR:ADDER:0-4
)

(
ADDER-XOR.1 
AND:ADDER:0-5
XOR:ADDER:2-3
XOR:ADDER:0-5
)

(
ADDER-RESULT.1 
SOCKET:ADDER-2
LATCH:RC:ADDER-3
LATCH:ADDER-3
XOR:ADDER:0-6
)

(
ADDER-RESULT.3 
SOCKET:ADDER-4
LATCH:RC:ADDER-5
LATCH:ADDER-5
XOR:ADDER:0-8
)

(
ADDER-XOR.3 
AND:ADDER:0-9
XOR:ADDER:2-11
XOR:ADDER:0-9
)

(
ADDER-CARRY.2 
AND:ADDER:2-6
AND:ADDER:0-11
AND:ADDER:0-10
XOR:ADDER:0-10
)

(
ADDER-RESULT.2 
SOCKET:ADDER-3
LATCH:RC:ADDER-4
LATCH:ADDER-4
XOR:ADDER:0-11
)

(
ADDER-XOR.2 
AND:ADDER:0-12
XOR:ADDER:2-6
XOR:ADDER:0-12
)

(
ADDER-CARRY.1 
AND:ADDER:2-3
AND:ADDER:0-13
AND:ADDER:0-6
XOR:ADDER:0-13
)

(
ADDER-CARRY.3 
AND:ADDER:2-11
AND:ADDER:1-1
AND:ADDER:0-8
XOR:ADDER:1-1
)

(
ADDER-XOR.4 
AND:ADDER:1-2
XOR:ADDER:2-8
XOR:ADDER:1-2
)

(
ADDER-RESULT.4 
SOCKET:ADDER-5
LATCH:RC:ADDER-6
LATCH:ADDER-6
XOR:ADDER:1-3
)

(
ADDER-CARRY.4 
AND:ADDER:2-8
AND:ADDER:1-4
AND:ADDER:1-3
XOR:ADDER:1-4
)

(
ADDER-XOR.5 
AND:ADDER:1-5
XOR:ADDER:3-3
XOR:ADDER:1-5
)

(
ADDER-RESULT.5 
SOCKET:ADDER-6
LATCH:RC:ADDER-7
LATCH:ADDER-7
XOR:ADDER:1-6
)

(
ADDER-RESULT.7 
SOCKET:ADDER-8
LATCH:RC:ADDER-9
LATCH:ADDER-9
XOR:ADDER:1-8
)

(
ADDER-XOR.7 
AND:ADDER:1-9
XOR:ADDER:3-11
XOR:ADDER:1-9
)

(
ADDER-CARRY.6 
AND:ADDER:3-6
AND:ADDER:1-10
AND:ADDER:1-11
XOR:ADDER:1-10
)

(
ADDER-RESULT.6 
SOCKET:ADDER-7
LATCH:RC:ADDER-8
LATCH:ADDER-8
XOR:ADDER:1-11
)

(
ADDER-XOR.6 
AND:ADDER:1-12
XOR:ADDER:3-6
XOR:ADDER:1-12
)

(
ADDER-CARRY.5 
AND:ADDER:3-3
AND:ADDER:1-13
AND:ADDER:1-6
XOR:ADDER:1-13
)
