{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625588877874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625588877874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 00:27:57 2021 " "Processing started: Wed Jul 07 00:27:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625588877874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625588877874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CPU -c CPU --generate_functional_sim_netlist " "Command: quartus_map CPU -c CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625588877874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625588878188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux81_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux81_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-bhv " "Found design unit 1: mux81-bhv" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878618 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux41_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux41_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_clk-bhv " "Found design unit 1: mux41_clk-bhv" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878620 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_clk " "Found entity 1: mux41_clk" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux21_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux21_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_S-bhv " "Found design unit 1: mux21_S-bhv" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878623 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_S " "Found entity 1: mux21_S" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-bhv " "Found design unit 1: mux21-bhv" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878625 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/data_rom/data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/data_rom/data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data-bhv " "Found design unit 1: data-bhv" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878628 ""} { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../data_rom/data4.bdf " "Can't analyze file -- file ../data_rom/data4.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1625588878632 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../data_rom/data_4.vhd " "Can't analyze file -- file ../data_rom/data_4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1625588878637 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ALU_CPU/ALU_CPU.bdf " "Can't analyze file -- file ../ALU_CPU/ALU_CPU.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1625588878641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/rom_ir/rom_ir_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /item/cpu_8bit/rom_ir/rom_ir_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_IR_8bit " "Found entity 1: ROM_IR_8bit" {  } { { "../ROM_IR/ROM_IR_8bit.bdf" "" { Schematic "F:/item/CPU_8bit/ROM_IR/ROM_IR_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/rom_ir/rom_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/rom_ir/rom_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ir-SYN " "Found design unit 1: rom_ir-SYN" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878646 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_IR " "Found entity 1: ROM_IR" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/rom_ir/rom_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/rom_ir/rom_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_8bit-SYN " "Found design unit 1: rom_8bit-SYN" {  } { { "../ROM_IR/rom_8bit.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/rom_8bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878648 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_8bit " "Found entity 1: rom_8bit" {  } { { "../ROM_IR/rom_8bit.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/rom_8bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Found design unit 1: PC-bhv" {  } { { "../PC/PC.vhd" "" { Text "F:/item/CPU_8bit/PC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878651 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "F:/item/CPU_8bit/PC/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/ir/ir_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/ir/ir_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_8bit-bhv " "Found design unit 1: IR_8bit-bhv" {  } { { "../IR/IR_8bit.vhd" "" { Text "F:/item/CPU_8bit/IR/IR_8bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878653 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_8bit " "Found entity 1: IR_8bit" {  } { { "../IR/IR_8bit.vhd" "" { Text "F:/item/CPU_8bit/IR/IR_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/dr/dr_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/dr/dr_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR_8bit-bhv " "Found design unit 1: DR_8bit-bhv" {  } { { "../DR/DR_8bit.vhd" "" { Text "F:/item/CPU_8bit/DR/DR_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878685 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR_8bit " "Found entity 1: DR_8bit" {  } { { "../DR/DR_8bit.vhd" "" { Text "F:/item/CPU_8bit/DR/DR_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/data_register/dr_r.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /item/cpu_8bit/data_register/dr_r.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DR_R " "Found entity 1: DR_R" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/data_register/data_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/data_register/data_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Reg-bhv " "Found design unit 1: Data_Reg-bhv" {  } { { "../Data_Register/Data_Reg.vhd" "" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Reg " "Found entity 1: Data_Reg" {  } { { "../Data_Register/Data_Reg.vhd" "" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/beat_pulse/beat_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/beat_pulse/beat_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beat_pulse-bhv " "Found design unit 1: Beat_pulse-bhv" {  } { { "../beat_pulse/beat_pulse.vhd" "" { Text "F:/item/CPU_8bit/beat_pulse/beat_pulse.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878693 ""} { "Info" "ISGN_ENTITY_NAME" "1 beat_pulse " "Found entity 1: beat_pulse" {  } { { "../beat_pulse/beat_pulse.vhd" "" { Text "F:/item/CPU_8bit/beat_pulse/beat_pulse.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/alu4/alu_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/alu4/alu_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_4bit-bhv " "Found design unit 1: ALU_4bit-bhv" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878695 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_s-bhv " "Found design unit 1: tri_s-bhv" {  } { { "TRI_S.vhd" "" { Text "F:/item/CPU_8bit/CPU_simple/TRI_S.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878741 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_s " "Found entity 1: tri_s" {  } { { "TRI_S.vhd" "" { Text "F:/item/CPU_8bit/CPU_simple/TRI_S.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878741 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../data_rom/dff8.vhd " "Can't analyze file -- file ../data_rom/dff8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1625588878745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625588878780 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878784 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878784 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878784 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[1..0\] R1..0 " "Converted element name(s) from \"R\[1..0\]\" to \"R1..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878791 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878791 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[1..0\] R01..0 " "Converted element name(s) from \"R0\[1..0\]\" to \"R01..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878791 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878791 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[1..0\] R11..0 " "Converted element name(s) from \"R1\[1..0\]\" to \"R11..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878791 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878791 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878792 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878792 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878838 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878838 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878838 ""}  } { { "CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588878838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR_8bit DR_8bit:inst19 " "Elaborating entity \"DR_8bit\" for hierarchy \"DR_8bit:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 992 776 936 1136 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_8bit IR_8bit:inst4 " "Elaborating entity \"IR_8bit\" for hierarchy \"IR_8bit:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 792 736 896 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat_pulse beat_pulse:inst23 " "Elaborating entity \"beat_pulse\" for hierarchy \"beat_pulse:inst23\"" {  } { { "CPU.bdf" "inst23" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 544 720 848 656 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_IR_8bit ROM_IR_8bit:inst8 " "Elaborating entity \"ROM_IR_8bit\" for hierarchy \"ROM_IR_8bit:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 760 488 624 856 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_IR ROM_IR_8bit:inst8\|ROM_IR:inst1 " "Elaborating entity \"ROM_IR\" for hierarchy \"ROM_IR_8bit:inst8\|ROM_IR:inst1\"" {  } { { "../ROM_IR/ROM_IR_8bit.bdf" "inst1" { Schematic "F:/item/CPU_8bit/ROM_IR/ROM_IR_8bit.bdf" { { 360 368 584 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\"" {  } { { "../ROM_IR/ROM_IR.vhd" "altsyncram_component" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\"" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file app.hex " "Parameter \"init_file\" = \"app.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878915 ""}  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588878915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_re71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_re71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_re71 " "Found entity 1: altsyncram_re71" {  } { { "db/altsyncram_re71.tdf" "" { Text "F:/item/CPU_8bit/CPU_simple/db/altsyncram_re71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588878973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588878973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_re71 ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\|altsyncram_re71:auto_generated " "Elaborating entity \"altsyncram_re71\" for hierarchy \"ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\|altsyncram_re71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588878974 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "app.hex " "Byte addressed memory initialization file \"app.hex\" was read in the word-addressed format" {  } { { "F:/item/CPU_8bit/ROM_IR/app.hex" "" { Text "F:/item/CPU_8bit/ROM_IR/app.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1625588878980 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "16 32 F:/item/CPU_8bit/ROM_IR/app.hex " "Memory depth (16) in the design file differs from memory depth (32) in the Memory Initialization File \"F:/item/CPU_8bit/ROM_IR/app.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1625588878981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst3 " "Elaborating entity \"PC\" for hierarchy \"PC:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 744 264 440 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst_mux21 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst_mux21\"" {  } { { "CPU.bdf" "inst_mux21" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux21.vhd(17) " "VHDL Process Statement warning at mux21.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879007 "|CPU|mux21:inst_mux21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux21.vhd(18) " "VHDL Process Statement warning at mux21.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879007 "|CPU|mux21:inst_mux21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_4bit ALU_4bit:inst1 " "Elaborating entity \"ALU_4bit\" for hierarchy \"ALU_4bit:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1016 528 696 1128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(31) " "VHDL Process Statement warning at ALU_4bit.vhd(31): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879011 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(31) " "VHDL Process Statement warning at ALU_4bit.vhd(31): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879011 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(32) " "VHDL Process Statement warning at ALU_4bit.vhd(32): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879011 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(32) " "VHDL Process Statement warning at ALU_4bit.vhd(32): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879011 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(33) " "VHDL Process Statement warning at ALU_4bit.vhd(33): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(34) " "VHDL Process Statement warning at ALU_4bit.vhd(34): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(35) " "VHDL Process Statement warning at ALU_4bit.vhd(35): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(36) " "VHDL Process Statement warning at ALU_4bit.vhd(36): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(36) " "VHDL Process Statement warning at ALU_4bit.vhd(36): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(37) " "VHDL Process Statement warning at ALU_4bit.vhd(37): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(37) " "VHDL Process Statement warning at ALU_4bit.vhd(37): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879014 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(38) " "VHDL Process Statement warning at ALU_4bit.vhd(38): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879063 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(39) " "VHDL Process Statement warning at ALU_4bit.vhd(39): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879064 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(40) " "VHDL Process Statement warning at ALU_4bit.vhd(40): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879064 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(41) " "VHDL Process Statement warning at ALU_4bit.vhd(41): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879064 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(41) " "VHDL Process Statement warning at ALU_4bit.vhd(41): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879064 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(42) " "VHDL Process Statement warning at ALU_4bit.vhd(42): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879064 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(42) " "VHDL Process Statement warning at ALU_4bit.vhd(42): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(43) " "VHDL Process Statement warning at ALU_4bit.vhd(43): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(44) " "VHDL Process Statement warning at ALU_4bit.vhd(44): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(45) " "VHDL Process Statement warning at ALU_4bit.vhd(45): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(46) " "VHDL Process Statement warning at ALU_4bit.vhd(46): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(46) " "VHDL Process Statement warning at ALU_4bit.vhd(46): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(47) " "VHDL Process Statement warning at ALU_4bit.vhd(47): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879125 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(47) " "VHDL Process Statement warning at ALU_4bit.vhd(47): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879179 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(48) " "VHDL Process Statement warning at ALU_4bit.vhd(48): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879180 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(49) " "VHDL Process Statement warning at ALU_4bit.vhd(49): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879180 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(50) " "VHDL Process Statement warning at ALU_4bit.vhd(50): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879180 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(51) " "VHDL Process Statement warning at ALU_4bit.vhd(51): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879180 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(52) " "VHDL Process Statement warning at ALU_4bit.vhd(52): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879180 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(53) " "VHDL Process Statement warning at ALU_4bit.vhd(53): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879180 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(54) " "VHDL Process Statement warning at ALU_4bit.vhd(54): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879241 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(55) " "VHDL Process Statement warning at ALU_4bit.vhd(55): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879241 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(56) " "VHDL Process Statement warning at ALU_4bit.vhd(56): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879241 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(56) " "VHDL Process Statement warning at ALU_4bit.vhd(56): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879241 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(57) " "VHDL Process Statement warning at ALU_4bit.vhd(57): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879242 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(57) " "VHDL Process Statement warning at ALU_4bit.vhd(57): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879242 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(58) " "VHDL Process Statement warning at ALU_4bit.vhd(58): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879242 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(59) " "VHDL Process Statement warning at ALU_4bit.vhd(59): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879303 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(60) " "VHDL Process Statement warning at ALU_4bit.vhd(60): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879304 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(61) " "VHDL Process Statement warning at ALU_4bit.vhd(61): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879304 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(61) " "VHDL Process Statement warning at ALU_4bit.vhd(61): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879304 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(62) " "VHDL Process Statement warning at ALU_4bit.vhd(62): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879304 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(62) " "VHDL Process Statement warning at ALU_4bit.vhd(62): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879304 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(63) " "VHDL Process Statement warning at ALU_4bit.vhd(63): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879304 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(64) " "VHDL Process Statement warning at ALU_4bit.vhd(64): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(65) " "VHDL Process Statement warning at ALU_4bit.vhd(65): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(66) " "VHDL Process Statement warning at ALU_4bit.vhd(66): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(66) " "VHDL Process Statement warning at ALU_4bit.vhd(66): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(67) " "VHDL Process Statement warning at ALU_4bit.vhd(67): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(67) " "VHDL Process Statement warning at ALU_4bit.vhd(67): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(68) " "VHDL Process Statement warning at ALU_4bit.vhd(68): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879365 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(69) " "VHDL Process Statement warning at ALU_4bit.vhd(69): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879427 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(70) " "VHDL Process Statement warning at ALU_4bit.vhd(70): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879427 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 ALU_4bit.vhd(74) " "VHDL Process Statement warning at ALU_4bit.vhd(74): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879428 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(78) " "VHDL Process Statement warning at ALU_4bit.vhd(78): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879430 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(79) " "VHDL Process Statement warning at ALU_4bit.vhd(79): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879430 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(80) " "VHDL Process Statement warning at ALU_4bit.vhd(80): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879430 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(80) " "VHDL Process Statement warning at ALU_4bit.vhd(80): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879430 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(83) " "VHDL Process Statement warning at ALU_4bit.vhd(83): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879489 "|CPU|ALU_4bit:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_ov ALU_4bit.vhd(20) " "VHDL Process Statement warning at ALU_4bit.vhd(20): inferring latch(es) for signal or variable \"F_ov\", which holds its previous value in one or more paths through the process" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1625588879490 "|CPU|ALU_4bit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_ov\[7\] ALU_4bit.vhd(20) " "Inferred latch for \"F_ov\[7\]\" at ALU_4bit.vhd(20)" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625588879491 "|CPU|ALU_4bit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_ov\[8\] ALU_4bit.vhd(20) " "Inferred latch for \"F_ov\[8\]\" at ALU_4bit.vhd(20)" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625588879491 "|CPU|ALU_4bit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR_R DR_R:inst " "Elaborating entity \"DR_R\" for hierarchy \"DR_R:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1048 240 392 1208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879496 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879497 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879497 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879497 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879497 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879550 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879550 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[7..0\] R27..0 " "Converted element name(s) from \"R2\[7..0\]\" to \"R27..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879551 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[7..0\] R37..0 " "Converted element name(s) from \"R3\[7..0\]\" to \"R37..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879551 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879551 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879551 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879616 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879616 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[7..0\] R27..0 " "Converted element name(s) from \"R2\[7..0\]\" to \"R27..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879616 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879616 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[7..0\] R37..0 " "Converted element name(s) from \"R3\[7..0\]\" to \"R37..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879616 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588879616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_clk DR_R:inst\|mux41_clk:inst " "Elaborating entity \"mux41_clk\" for hierarchy \"DR_R:inst\|mux41_clk:inst\"" {  } { { "../Data_Register/DR_R.bdf" "inst" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux41_clk.vhd(17) " "VHDL Process Statement warning at mux41_clk.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879620 "|CPU|DR_R:inst|mux41_clk:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux41_clk.vhd(18) " "VHDL Process Statement warning at mux41_clk.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879672 "|CPU|DR_R:inst|mux41_clk:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 mux41_clk.vhd(19) " "VHDL Process Statement warning at mux41_clk.vhd(19): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879673 "|CPU|DR_R:inst|mux41_clk:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 mux41_clk.vhd(20) " "VHDL Process Statement warning at mux41_clk.vhd(20): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879673 "|CPU|DR_R:inst|mux41_clk:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Reg DR_R:inst\|Data_Reg:inst1 " "Elaborating entity \"Data_Reg\" for hierarchy \"DR_R:inst\|Data_Reg:inst1\"" {  } { { "../Data_Register/DR_R.bdf" "inst1" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 248 344 520 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 mux81:inst5 " "Elaborating entity \"mux81\" for hierarchy \"mux81:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux81_clk.vhd(17) " "VHDL Process Statement warning at mux81_clk.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879683 "|CPU|mux81:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux81_clk.vhd(18) " "VHDL Process Statement warning at mux81_clk.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879684 "|CPU|mux81:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:inst27 " "Elaborating entity \"data\" for hierarchy \"data:inst27\"" {  } { { "CPU.bdf" "inst27" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 424 -120 40 504 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_S mux21_S:inst3_mux " "Elaborating entity \"mux21_S\" for hierarchy \"mux21_S:inst3_mux\"" {  } { { "CPU.bdf" "inst3_mux" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879720 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux21_S.vhd(17) " "VHDL Process Statement warning at mux21_S.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879720 "|CPU|mux21_S:inst3_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux21_S.vhd(18) " "VHDL Process Statement warning at mux21_S.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588879720 "|CPU|mux21_S:inst3_mux"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "69 " "Inferred 69 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux0\"" {  } { { "../data_rom/data.vhd" "Mux0" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux1\"" {  } { { "../data_rom/data.vhd" "Mux1" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux2\"" {  } { { "../data_rom/data.vhd" "Mux2" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux3\"" {  } { { "../data_rom/data.vhd" "Mux3" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux4\"" {  } { { "../data_rom/data.vhd" "Mux4" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux5\"" {  } { { "../data_rom/data.vhd" "Mux5" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "data:inst27\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"data:inst27\|Mux6\"" {  } { { "../data_rom/data.vhd" "Mux6" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux0\"" {  } { { "../mux/mux41_clk.vhd" "Mux0" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux1\"" {  } { { "../mux/mux41_clk.vhd" "Mux1" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux2\"" {  } { { "../mux/mux41_clk.vhd" "Mux2" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux3\"" {  } { { "../mux/mux41_clk.vhd" "Mux3" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux4\"" {  } { { "../mux/mux41_clk.vhd" "Mux4" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux5\"" {  } { { "../mux/mux41_clk.vhd" "Mux5" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux6\"" {  } { { "../mux/mux41_clk.vhd" "Mux6" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst3\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst3\|Mux7\"" {  } { { "../mux/mux41_clk.vhd" "Mux7" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux0\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux0" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux1\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux1" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux2\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux2" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux3\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux3" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux4\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux4" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux5\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux5" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux6\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux6" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux7\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux7" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux8\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux8" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux9\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux9" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux10\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux10" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux11\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux11" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux12\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux12" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux13\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux13" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux14\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux14" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux15\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux15" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux16\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux16" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux17\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux17" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux18\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux18" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux19\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux19" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux20\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux20" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux21\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux21" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux22\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux22" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux23\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux23" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux24\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux24" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux25\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux25" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux26\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux26" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux27\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux27" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux28\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux28" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux29\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux29" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux30\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux30" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|Data_Reg:inst1\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|Data_Reg:inst1\|Mux31\"" {  } { { "../Data_Register/Data_Reg.vhd" "Mux31" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux0\"" {  } { { "../mux/mux41_clk.vhd" "Mux0" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux1\"" {  } { { "../mux/mux41_clk.vhd" "Mux1" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux2\"" {  } { { "../mux/mux41_clk.vhd" "Mux2" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux3\"" {  } { { "../mux/mux41_clk.vhd" "Mux3" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux4\"" {  } { { "../mux/mux41_clk.vhd" "Mux4" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux5\"" {  } { { "../mux/mux41_clk.vhd" "Mux5" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux6\"" {  } { { "../mux/mux41_clk.vhd" "Mux6" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "DR_R:inst\|mux41_clk:inst\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DR_R:inst\|mux41_clk:inst\|Mux7\"" {  } { { "../mux/mux41_clk.vhd" "Mux7" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux0\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux0" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux1\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux1" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux2\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux2" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux3\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux3" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux4\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux4" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux5\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux5" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux6\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux6" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux7\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux7" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux8\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux8" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux9\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux9" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux10\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux10" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux11\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux11" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux12\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux12" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:inst1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:inst1\|Mux13\"" {  } { { "../ALU4/ALU_4bit.vhd" "Mux13" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879778 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1625588879778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data:inst27\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"data:inst27\|lpm_mux:Mux0\"" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:inst27\|lpm_mux:Mux0 " "Instantiated megafunction \"data:inst27\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879866 ""}  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588879866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "F:/item/CPU_8bit/CPU_simple/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588879926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588879926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data:inst27\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"data:inst27\|lpm_mux:Mux1\"" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:inst27\|lpm_mux:Mux1 " "Instantiated megafunction \"data:inst27\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879935 ""}  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588879935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data:inst27\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"data:inst27\|lpm_mux:Mux6\"" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588879956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:inst27\|lpm_mux:Mux6 " "Instantiated megafunction \"data:inst27\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588879956 ""}  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588879956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DR_R:inst\|mux41_clk:inst3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"DR_R:inst\|mux41_clk:inst3\|lpm_mux:Mux0\"" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588880289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DR_R:inst\|mux41_clk:inst3\|lpm_mux:Mux0 " "Instantiated megafunction \"DR_R:inst\|mux41_clk:inst3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880289 ""}  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588880289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_4bit:inst1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU_4bit:inst1\|lpm_mux:Mux0\"" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588880473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_4bit:inst1\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU_4bit:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880473 ""}  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588880473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "F:/item/CPU_8bit/CPU_simple/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588880529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588880529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_4bit:inst1\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALU_4bit:inst1\|lpm_mux:Mux1\"" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588880540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_4bit:inst1\|lpm_mux:Mux1 " "Instantiated megafunction \"ALU_4bit:inst1\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880540 ""}  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588880540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_4bit:inst1\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"ALU_4bit:inst1\|lpm_mux:Mux11\"" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588880582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_4bit:inst1\|lpm_mux:Mux11 " "Instantiated megafunction \"ALU_4bit:inst1\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588880582 ""}  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588880582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625588880722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 00:28:00 2021 " "Processing ended: Wed Jul 07 00:28:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625588880722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625588880722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625588880722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625588880722 ""}
