Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Jun  6 17:28:47 2018
| Host         : quagmire running 64-bit unknown
| Command      : report_control_sets -verbose -file dual_port_ram_control_sets_placed.rpt
| Design       : dual_port_ram
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     12 |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              |                  |                5 |              8 |
|  clk_IBUF_BUFG | ram_reg_0_63_0_2_i_1_n_0     |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_128_191_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_256_319_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_832_895_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_768_831_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_704_767_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_64_127_0_2_i_1_n_0   |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_576_639_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_448_511_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_320_383_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_512_575_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_960_1023_0_2_i_1_n_0 |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_896_959_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_384_447_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_192_255_0_2_i_1_n_0  |                  |                3 |             12 |
|  clk_IBUF_BUFG | ram_reg_640_703_0_2_i_1_n_0  |                  |                3 |             12 |
+----------------+------------------------------+------------------+------------------+----------------+


