#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 17 21:50:58 2019
# Process ID: 9528
# Current directory: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1
# Command line: vivado.exe -log master_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source master_controller.tcl
# Log file: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/master_controller.vds
# Journal file: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source master_controller.tcl -notrace
Command: synth_design -top master_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 354.063 ; gain = 102.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'master_controller' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:31]
INFO: [Synth 8-3491] module 'sampling' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:13' bound to instance 'SAMP' of component 'sampling' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:121]
INFO: [Synth 8-638] synthesizing module 'sampling' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sampling' (1#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:31]
INFO: [Synth 8-3491] module 'memo_controller' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:6' bound to instance 'RAM' of component 'memo_controller' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:136]
INFO: [Synth 8-638] synthesizing module 'memo_controller' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:17]
INFO: [Synth 8-3491] module 'ram_memory' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/realtime/ram_memory_stub.vhdl:5' bound to instance 'ram' of component 'ram_memory' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:33]
INFO: [Synth 8-638] synthesizing module 'ram_memory' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/realtime/ram_memory_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'memo_controller' (2#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:17]
INFO: [Synth 8-3491] module 'shift_register' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:10' bound to instance 'SHFT' of component 'shift_register' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:145]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (3#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:18]
INFO: [Synth 8-3491] module 'display_interface' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:12' bound to instance 'displays' of component 'display_interface' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:153]
INFO: [Synth 8-638] synthesizing module 'display_interface' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:21]
INFO: [Synth 8-3491] module 'display_counter' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:12' bound to instance 'counter_assig' of component 'display_counter' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:35]
INFO: [Synth 8-638] synthesizing module 'display_counter' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'display_counter' (4#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:20]
INFO: [Synth 8-226] default block is never used [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'display_interface' (5#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:21]
INFO: [Synth 8-3491] module 'clk_generator' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/realtime/clk_generator_stub.vhdl:5' bound to instance 'clk_gen' of component 'clk_generator' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:160]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/realtime/clk_generator_stub.vhdl:14]
INFO: [Synth 8-3491] module 'window_controller' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:13' bound to instance 'WIN' of component 'window_controller' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:166]
INFO: [Synth 8-638] synthesizing module 'window_controller' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:29]
INFO: [Synth 8-3491] module 'stft_window_rom' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd:8' bound to instance 'STFT' of component 'stft_window_rom' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:50]
INFO: [Synth 8-638] synthesizing module 'stft_window_rom' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'stft_window_rom' (6#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd:14]
INFO: [Synth 8-3491] module 'istft_window_rom' declared at 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd:8' bound to instance 'iSTFT' of component 'istft_window_rom' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:55]
INFO: [Synth 8-638] synthesizing module 'istft_window_rom' [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'istft_window_rom' (7#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'window_controller' (8#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:29]
INFO: [Synth 8-226] default block is never used [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:387]
WARNING: [Synth 8-6014] Unused sequential element change_memo_out_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element buffer1_out_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element buffer2_out_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element val2_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'master_controller' (9#1) [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 406.980 ; gain = 154.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 406.980 ; gain = 154.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/dcp2/ram_memory_in_context.xdc] for cell 'RAM/ram'
Finished Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/dcp2/ram_memory_in_context.xdc] for cell 'RAM/ram'
Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/dcp3/clk_generator_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/dcp3/clk_generator_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/master_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/master_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 764.672 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RAM/ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 764.672 ; gain = 512.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 764.672 ; gain = 512.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_fpga. (constraint file  D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/dcp3/clk_generator_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_fpga. (constraint file  D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-9528-DESKTOP-DR3C0JT/dcp3/clk_generator_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for RAM/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 764.672 ; gain = 512.609
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:47]
INFO: [Synth 8-5544] ROM "factor_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "factor_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_reg_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_reg_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_reg2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_resultSTFT_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_resultiSTFT_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ended_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ended_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "working_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "change_memo_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memo_state_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 764.672 ; gain = 512.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module sampling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module display_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module display_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module window_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SAMP/half_sc_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element WIN/mult_reg_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element WIN/mult_reg2_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element displays/counter_assig/counter_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element SAMP/count_reg was removed.  [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:47]
DSP Report: Generating DSP WIN/pre_resultiSTFT_next0, operation Mode is: C'+A2*B.
DSP Report: register WIN/mult_reg2_reg is absorbed into DSP WIN/pre_resultiSTFT_next0.
DSP Report: register WIN/pre_resultiSTFT_reg is absorbed into DSP WIN/pre_resultiSTFT_next0.
DSP Report: operator WIN/pre_resultiSTFT_next0 is absorbed into DSP WIN/pre_resultiSTFT_next0.
DSP Report: operator WIN/pre_resultiSTFT_next1 is absorbed into DSP WIN/pre_resultiSTFT_next0.
DSP Report: Generating DSP WIN/pre_resultiSTFT_next0, operation Mode is: A2*B.
DSP Report: register WIN/mult_reg_reg is absorbed into DSP WIN/pre_resultiSTFT_next0.
DSP Report: operator WIN/pre_resultiSTFT_next0 is absorbed into DSP WIN/pre_resultiSTFT_next0.
DSP Report: Generating DSP WIN/pre_resultSTFT_reg, operation Mode is: (A2*B)'.
DSP Report: register WIN/mult_reg_reg is absorbed into DSP WIN/pre_resultSTFT_reg.
DSP Report: register WIN/pre_resultSTFT_reg is absorbed into DSP WIN/pre_resultSTFT_reg.
DSP Report: operator WIN/pre_resultSTFT_next0 is absorbed into DSP WIN/pre_resultSTFT_reg.
INFO: [Synth 8-3886] merging instance 'write_address1_reg[1]' (FDR) to 'buffer1_reg[1]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[2]' (FDR) to 'buffer1_reg[2]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[3]' (FDR) to 'buffer1_reg[3]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[4]' (FDR) to 'buffer1_reg[4]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[5]' (FDR) to 'buffer1_reg[5]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[6]' (FDR) to 'buffer1_reg[6]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[7]' (FDR) to 'buffer1_reg[7]'
INFO: [Synth 8-3886] merging instance 'write_address1_reg[8]' (FDR) to 'buffer1_reg[8]'
INFO: [Synth 8-3886] merging instance 'buffer1_reg[9]' (FDR) to 'write_address1_reg[9]'
INFO: [Synth 8-3886] merging instance 'buffer1_reg[11]' (FDR) to 'write_address1_reg[11]'
WARNING: [Synth 8-3332] Sequential element (buffer2_reg[11]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (buffer2_reg[10]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (buffer2_reg[9]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (buffer1_reg[10]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[31]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[14]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[13]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[12]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[11]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[10]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[9]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[8]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[7]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[6]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[5]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[4]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[3]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[2]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[1]) is unused and will be removed from module master_controller.
WARNING: [Synth 8-3332] Sequential element (WIN/pre_resultiSTFT_reg[0]) is unused and will be removed from module master_controller.
INFO: [Synth 8-3886] merging instance 'write_address2_reg[1]' (FDR) to 'buffer2_reg[1]'
INFO: [Synth 8-3886] merging instance 'write_address2_reg[2]' (FDR) to 'buffer2_reg[2]'
INFO: [Synth 8-3886] merging instance 'write_address2_reg[3]' (FDR) to 'buffer2_reg[3]'
INFO: [Synth 8-3886] merging instance 'write_address2_reg[4]' (FDR) to 'buffer2_reg[4]'
INFO: [Synth 8-3886] merging instance 'write_address2_reg[5]' (FDR) to 'buffer2_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 764.672 ; gain = 512.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-------------------+---------------+----------------+
|Module Name       | RTL Object        | Depth x Width | Implemented As | 
+------------------+-------------------+---------------+----------------+
|stft_window_rom   | out_win           | 512x15        | LUT            | 
|istft_window_rom  | out_win           | 512x15        | LUT            | 
|master_controller | WIN/iSTFT/out_win | 512x15        | LUT            | 
|master_controller | WIN/STFT/out_win  | 512x15        | LUT            | 
+------------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|master_controller | C'+A2*B     | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|master_controller | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|master_controller | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_100MHz' to pin 'clk_gen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_50MHz' to pin 'clk_gen/bbstub_clk_50MHz/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 815.570 ; gain = 563.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 829.422 ; gain = 577.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'SAMP/count_reg[0]' (FD) to 'SAMP/mc_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_generator |         1|
|2     |ram_memory    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |clk_generator_bbox_1 |     1|
|2     |ram_memory_bbox_0    |     1|
|3     |CARRY4               |    16|
|4     |DSP48E1              |     2|
|5     |DSP48E1_1            |     1|
|6     |LUT1                 |    17|
|7     |LUT2                 |    28|
|8     |LUT3                 |    93|
|9     |LUT4                 |    36|
|10    |LUT5                 |    89|
|11    |LUT6                 |   271|
|12    |MUXF7                |   104|
|13    |FDCE                 |     5|
|14    |FDRE                 |   255|
|15    |FDSE                 |     4|
|16    |IBUF                 |     1|
|17    |OBUF                 |    22|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |   962|
|2     |  RAM             |memo_controller   |    16|
|3     |  SAMP            |sampling          |    88|
|4     |  SHFT            |shift_register    |    32|
|5     |  WIN             |window_controller |   560|
|6     |  displays        |display_interface |    68|
|7     |    counter_assig |display_counter   |    48|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 840.402 ; gain = 230.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 840.402 ; gain = 588.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 840.402 ; gain = 599.813
INFO: [Common 17-1381] The checkpoint 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/master_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file master_controller_utilization_synth.rpt -pb master_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 840.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 21:51:47 2019...
