A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN SER52.OBJ
ASSEMBLER INVOKED BY: E:\Program Files\Keil\C51\BIN\A51.EXE SER52.ASM SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     ;89c52 serial comm.
                       2     ;14/3/2008
                       3     ;ASTER
                       4     
                       5     $nomod51 
                       6     ;$include (AT89X52.h)
                +1     7     
                +1     8     
                +1     9     
                +1    10     
                +1    11     
                +1    12     
                +1    13     
                +1    14     
                +1    15     
                +1    16     
                +1    17     
                +1    18     
                +1    19     
                +1    20     
  0080          +1    21     sfr P0      = 0x80;
  0081          +1    22     sfr SP      = 0x81;
  0082          +1    23     sfr DPL     = 0x82;
  0083          +1    24     sfr DPH     = 0x83;
  0087          +1    25     sfr PCON    = 0x87;
  0088          +1    26     sfr TCON    = 0x88;
  0089          +1    27     sfr TMOD    = 0x89;
  008A          +1    28     sfr TL0     = 0x8A;
  008B          +1    29     sfr TL1     = 0x8B;
  008C          +1    30     sfr TH0     = 0x8C;
  008D          +1    31     sfr TH1     = 0x8D;
  0090          +1    32     sfr P1      = 0x90;
  0098          +1    33     sfr SCON    = 0x98;
  0099          +1    34     sfr SBUF    = 0x99;
  00A0          +1    35     sfr P2      = 0xA0;
  00A8          +1    36     sfr IE      = 0xA8;
  00B0          +1    37     sfr P3      = 0xB0;
  00B8          +1    38     sfr IP      = 0xB8;
  00C8          +1    39     sfr T2CON   = 0xC8;
  00C9          +1    40     sfr T2MOD   = 0xC9;
  00CA          +1    41     sfr RCAP2L  = 0xCA;
  00CB          +1    42     sfr RCAP2H  = 0xCB;
  00CC          +1    43     sfr TL2     = 0xCC;
  00CD          +1    44     sfr TH2     = 0xCD;
  00D0          +1    45     sfr PSW     = 0xD0;
  00E0          +1    46     sfr ACC     = 0xE0;
  00F0          +1    47     sfr B       = 0xF0;
                +1    48     
                +1    49     
                +1    50     
                +1    51     
  0080          +1    52     sbit P0_0 = 0x80;
  0081          +1    53     sbit P0_1 = 0x81;
  0082          +1    54     sbit P0_2 = 0x82;
  0083          +1    55     sbit P0_3 = 0x83;
  0084          +1    56     sbit P0_4 = 0x84;
  0085          +1    57     sbit P0_5 = 0x85;
  0086          +1    58     sbit P0_6 = 0x86;
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     2

  0087          +1    59     sbit P0_7 = 0x87;
                +1    60     
                +1    61     
                +1    62     
                +1    63     
                +1    64     
                +1    65     
                +1    66     
                +1    67     
                +1    68     
                +1    69     
                +1    70     
                +1    71     
                +1    72     
                +1    73     
                +1    74     
                +1    75     
  0088          +1    76     sbit IT0  = 0x88;
  0089          +1    77     sbit IE0  = 0x89;
  008A          +1    78     sbit IT1  = 0x8A;
  008B          +1    79     sbit IE1  = 0x8B;
  008C          +1    80     sbit TR0  = 0x8C;
  008D          +1    81     sbit TF0  = 0x8D;
  008E          +1    82     sbit TR1  = 0x8E;
  008F          +1    83     sbit TF1  = 0x8F;
                +1    84     
                +1    85     
                +1    86     
                +1    87     
                +1    88     
                +1    89     
                +1    90     
                +1    91     
                +1    92     
                +1    93     
                +1    94     
                +1    95     
                +1    96     
                +1    97     
                +1    98     
                +1    99     
                +1   100     
                +1   101     
                +1   102     
  0090          +1   103     sbit P1_0 = 0x90;
  0091          +1   104     sbit P1_1 = 0x91;
  0092          +1   105     sbit P1_2 = 0x92;
  0093          +1   106     sbit P1_3 = 0x93;
  0094          +1   107     sbit P1_4 = 0x94;
  0095          +1   108     sbit P1_5 = 0x95;
  0096          +1   109     sbit P1_6 = 0x96;
  0097          +1   110     sbit P1_7 = 0x97;
                +1   111     
  0090          +1   112     sbit T2   = 0x90;       /* External input to Timer/Counter 2, clock out */
  0091          +1   113     sbit T2EX = 0x91;       /* Timer/Counter 2 capture/reload trigger & dir ctl */
                +1   114     
                +1   115     
                +1   116     
                +1   117     
  0098          +1   118     sbit RI   = 0x98;
  0099          +1   119     sbit TI   = 0x99;
  009A          +1   120     sbit RB8  = 0x9A;
  009B          +1   121     sbit TB8  = 0x9B;
  009C          +1   122     sbit REN  = 0x9C;
  009D          +1   123     sbit SM2  = 0x9D;
  009E          +1   124     sbit SM1  = 0x9E;
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     3

  009F          +1   125     sbit SM0  = 0x9F;
                +1   126     
                +1   127     
                +1   128     
                +1   129     
  00A0          +1   130     sbit P2_0 = 0xA0;
  00A1          +1   131     sbit P2_1 = 0xA1;
  00A2          +1   132     sbit P2_2 = 0xA2;
  00A3          +1   133     sbit P2_3 = 0xA3;
  00A4          +1   134     sbit P2_4 = 0xA4;
  00A5          +1   135     sbit P2_5 = 0xA5;
  00A6          +1   136     sbit P2_6 = 0xA6;
  00A7          +1   137     sbit P2_7 = 0xA7;
                +1   138     
                +1   139     
                +1   140     
                +1   141     
  00A8          +1   142     sbit EX0  = 0xA8;       /* 1=Enable External interrupt 0 */
  00A9          +1   143     sbit ET0  = 0xA9;       /* 1=Enable Timer 0 interrupt */
  00AA          +1   144     sbit EX1  = 0xAA;       /* 1=Enable External interrupt 1 */
  00AB          +1   145     sbit ET1  = 0xAB;       /* 1=Enable Timer 1 interrupt */
  00AC          +1   146     sbit ES   = 0xAC;       /* 1=Enable Serial port interrupt */
  00AD          +1   147     sbit ET2  = 0xAD;       /* 1=Enable Timer 2 interrupt */
                +1   148     
  00AF          +1   149     sbit EA   = 0xAF;       /* 0=Disable all interrupts */
                +1   150     
                +1   151     
                +1   152     
                +1   153     
  00B0          +1   154     sbit P3_0 = 0xB0;
  00B1          +1   155     sbit P3_1 = 0xB1;
  00B2          +1   156     sbit P3_2 = 0xB2;
  00B3          +1   157     sbit P3_3 = 0xB3;
  00B4          +1   158     sbit P3_4 = 0xB4;
  00B5          +1   159     sbit P3_5 = 0xB5;
  00B6          +1   160     sbit P3_6 = 0xB6;
  00B7          +1   161     sbit P3_7 = 0xB7;
                +1   162     
  00B0          +1   163     sbit RXD  = 0xB0;       /* Serial data input */
  00B1          +1   164     sbit TXD  = 0xB1;       /* Serial data output */
  00B2          +1   165     sbit INT0 = 0xB2;       /* External interrupt 0 */
  00B3          +1   166     sbit INT1 = 0xB3;       /* External interrupt 1 */
  00B4          +1   167     sbit T0   = 0xB4;       /* Timer 0 external input */
  00B5          +1   168     sbit T1   = 0xB5;       /* Timer 1 external input */
  00B6          +1   169     sbit WR   = 0xB6;       /* External data memory write strobe */
  00B7          +1   170     sbit RD   = 0xB7;       /* External data memory read strobe */
                +1   171     
                +1   172     
                +1   173     
                +1   174     
  00B8          +1   175     sbit PX0  = 0xB8;
  00B9          +1   176     sbit PT0  = 0xB9;
  00BA          +1   177     sbit PX1  = 0xBA;
  00BB          +1   178     sbit PT1  = 0xBB;
  00BC          +1   179     sbit PS   = 0xBC;
  00BD          +1   180     sbit PT2  = 0xBD;
                +1   181     
                +1   182     
                +1   183     
                +1   184     
  00C8          +1   185     sbit CP_RL2= 0xC8;      /* 0=Reload, 1=Capture select */
  00C9          +1   186     sbit C_T2 = 0xC9;       /* 0=Timer, 1=Counter */
  00CA          +1   187     sbit TR2  = 0xCA;       /* 0=Stop timer, 1=Start timer */
  00CB          +1   188     sbit EXEN2= 0xCB;       /* Timer 2 external enable */
  00CC          +1   189     sbit TCLK = 0xCC;       /* 0=Serial clock uses Timer 1 overflow, 1=Timer 2 */
  00CD          +1   190     sbit RCLK = 0xCD;       /* 0=Serial clock uses Timer 1 overflow, 1=Timer 2 */
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     4

  00CE          +1   191     sbit EXF2 = 0xCE;       /* Timer 2 external flag */
  00CF          +1   192     sbit TF2  = 0xCF;       /* Timer 2 overflow flag */
                +1   193     
                +1   194     
                +1   195     
                +1   196     
                +1   197     
                +1   198     
                +1   199     
                +1   200     
                +1   201     
                +1   202     
  00D0          +1   203     sbit P    = 0xD0;
  00D1          +1   204     sbit F1   = 0xD1;
  00D2          +1   205     sbit OV   = 0xD2;
  00D3          +1   206     sbit RS0  = 0xD3;
  00D4          +1   207     sbit RS1  = 0xD4;
  00D5          +1   208     sbit F0   = 0xD5;
  00D6          +1   209     sbit AC   = 0xD6;
  00D7          +1   210     sbit CY   = 0xD7;
                +1   211     
                +1   212     
                +1   213     
                +1   214     
                +1   215     
                +1   216     
                +1   217     
                +1   218     
                +1   219     
                +1   220     
                +1   221     
                +1   222     
                +1   223     
                +1   224     
                +1   225     
                +1   226     
                +1   227     
                     228     
                     229     
                     230     
0000                 231     ORG 0000H
0000 802E            232     SJMP 0030H
                     233     
0030                 234     ORG 0030H
                     235     
                     236     
                     237     
                     238     
0030 759840          239     START:          MOV SCON,#40H
0033 53877F          240                     ANL PCON,#7FH
                     241                     
0036 75A890          242                     MOV IE,#90H
0039 75B810          243                     MOV IP,#10H
                     244     
003C 75C830          245                     MOV T2CON,#30H
003F 75CBFF          246                     MOV RCAP2H,#0FFH        ;9600 bps
0042 75CADC          247                     MOV RCAP2L,#0DCH
                     248                     
0045 D2CA            249                     SETB TR2
                     250                     
                     251     
0047 E4              252                     CLR A
0048 900F00          253                     MOV DPTR,#MSG4          
004B 114F            254                     ACALL XMIT
                     255     
004D 80FE            256     HERE:           SJMP HERE
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     5

                     257     
                     258     
                     259     
004F E4              260     XMIT:           CLR A 
0050 93              261                     MOVC A,@A+DPTR
0051 B4FF09          262                     CJNE A,#0FFH,CONT
0054 900F00          263                     MOV DPTR,#MSG4
0057 740D            264                     MOV A,#0DH
0059 F599            265                     MOV SBUF,A
005B 8003            266                     SJMP DONE
005D F599            267     CONT:           MOV SBUF,A
005F A3              268                     INC DPTR
0060 22              269     DONE:           RET
                     270     
                     271     
0023                 272     ORG 0023H
                     273     
0023 020900          274     LJMP 0900H
                     275     
0900                 276     ORG 0900H
                     277                     
0900 00              278     SER_INT:        NOP
0901 C299            279                     CLR TI
0903 00              280                     NOP
0904 12004F          281                     LCALL XMIT
0907 32              282                     RETI
                     283     
                     284     
0F00                 285     ORG 0F00H
                     286             
                     287     
0F00 53455249        288     MSG4: DB 'SERIAL COMM. CHECK'
0F04 414C2043                
0F08 4F4D4D2E                
0F0C 20434845                
0F10 434B                    
                     289     
                     290     END
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     6

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
CONT . . . . . . .  C ADDR   005DH   A   
CP_RL2 . . . . . .  B ADDR   00C8H.0 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
C_T2 . . . . . . .  B ADDR   00C8H.1 A   
DONE . . . . . . .  C ADDR   0060H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
HERE . . . . . . .  C ADDR   004DH   A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
IP . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
MSG4 . . . . . . .  C ADDR   0F00H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P0_0 . . . . . . .  B ADDR   0080H.0 A   
P0_1 . . . . . . .  B ADDR   0080H.1 A   
P0_2 . . . . . . .  B ADDR   0080H.2 A   
P0_3 . . . . . . .  B ADDR   0080H.3 A   
P0_4 . . . . . . .  B ADDR   0080H.4 A   
P0_5 . . . . . . .  B ADDR   0080H.5 A   
P0_6 . . . . . . .  B ADDR   0080H.6 A   
P0_7 . . . . . . .  B ADDR   0080H.7 A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1_0 . . . . . . .  B ADDR   0090H.0 A   
P1_1 . . . . . . .  B ADDR   0090H.1 A   
P1_2 . . . . . . .  B ADDR   0090H.2 A   
P1_3 . . . . . . .  B ADDR   0090H.3 A   
P1_4 . . . . . . .  B ADDR   0090H.4 A   
P1_5 . . . . . . .  B ADDR   0090H.5 A   
P1_6 . . . . . . .  B ADDR   0090H.6 A   
P1_7 . . . . . . .  B ADDR   0090H.7 A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2_0 . . . . . . .  B ADDR   00A0H.0 A   
P2_1 . . . . . . .  B ADDR   00A0H.1 A   
P2_2 . . . . . . .  B ADDR   00A0H.2 A   
P2_3 . . . . . . .  B ADDR   00A0H.3 A   
P2_4 . . . . . . .  B ADDR   00A0H.4 A   
P2_5 . . . . . . .  B ADDR   00A0H.5 A   
P2_6 . . . . . . .  B ADDR   00A0H.6 A   
P2_7 . . . . . . .  B ADDR   00A0H.7 A   
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     7

P3 . . . . . . . .  D ADDR   00B0H   A   
P3_0 . . . . . . .  B ADDR   00B0H.0 A   
P3_1 . . . . . . .  B ADDR   00B0H.1 A   
P3_2 . . . . . . .  B ADDR   00B0H.2 A   
P3_3 . . . . . . .  B ADDR   00B0H.3 A   
P3_4 . . . . . . .  B ADDR   00B0H.4 A   
P3_5 . . . . . . .  B ADDR   00B0H.5 A   
P3_6 . . . . . . .  B ADDR   00B0H.6 A   
P3_7 . . . . . . .  B ADDR   00B0H.7 A   
PCON . . . . . . .  D ADDR   0087H   A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SER_INT. . . . . .  C ADDR   0900H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
START. . . . . . .  C ADDR   0030H   A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . .  B ADDR   0090H.1 A   
T2MOD. . . . . . .  D ADDR   00C9H   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
WR . . . . . . . .  B ADDR   00B0H.6 A   
XMIT . . . . . . .  C ADDR   004FH   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
A51 MACRO ASSEMBLER  SER52                                                                03/08/2009 22:40:29 PAGE     8

