Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 20 09:47:00 2019
| Host         : DESKTOP-52MUKO7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LAB_5_top_control_sets_placed.rpt
| Design       : LAB_5_top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             122 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            1 |
| Yes          | No                    | Yes                    |             160 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |                     Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-------------------------------------------------------+------------------+------------------+----------------+
|  pulserClk_BUFG   | n_reset                                               |                  |                1 |              6 |
|  pulserClk_BUFG   | pulserGen[2].pulser/E[0]                              | reset_IBUF       |                3 |             16 |
|  pulserClk_BUFG   | pulserGen[2].pulser/greenBrightness_reg[0][0]         | reset_IBUF       |                3 |             16 |
|  pulserClk_BUFG   | pulserGen[2].pulser/repeatIntervalInt[7]_i_1__0_n_0   | reset_IBUF       |                4 |             16 |
|  pulserClk_BUFG   | pulserGen[2].pulser/redBrightness_reg[0][0]           | reset_IBUF       |                3 |             16 |
|  pulserClk_BUFG   | pulserGen[3].pulser/repeatIntervalInt[7]_i_1__1_n_0   | reset_IBUF       |                3 |             16 |
|  pulserClk_BUFG   | channelPulser/repeatIntervalInt[8]_i_1_n_0            | reset_IBUF       |                4 |             18 |
|  pulserClk_BUFG   | pulserGen[2].pulser/startRepeatDelayInt[9]_i_1__0_n_0 | reset_IBUF       |                4 |             20 |
|  pulserClk_BUFG   | pulserGen[3].pulser/startRepeatDelayInt[9]_i_1__1_n_0 | reset_IBUF       |                3 |             20 |
|  PWM_clk/CLK      |                                                       | reset_IBUF       |                5 |             22 |
|  pulserClk_BUFG   | channelPulser/startRepeatDelayInt[10]_i_1_n_0         | reset_IBUF       |                4 |             22 |
|  pulserClk_BUFG   |                                                       | reset_IBUF       |                8 |             36 |
|  sysclk_IBUF_BUFG |                                                       | reset_IBUF       |               12 |             64 |
+-------------------+-------------------------------------------------------+------------------+------------------+----------------+


