// Seed: 2260371395
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
endmodule
module module_1 #(
    parameter id_8 = 32'd43
) (
    output tri id_0,
    output tri id_1,
    input wor id_2,
    output logic id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri0 _id_8,
    output wor id_9[id_8 : id_8]
);
  assign id_0 = 1;
  wire id_11;
  wire id_12;
  if (1) initial id_3 <= -1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
