module UART_MUX (
    input wire [2:0] mux_sel,
    input wire       start_bit,
    input wire       stop_bit,
    input wire       ser_data,
    input wire       par_bit,
    input wire       CLK,
    input wire       RST,
    output reg       TX_OUT
);
    reg mux_out;
    
    always @(*) begin
        case (mux_sel)
            3'b111: mux_out = start_bit;
            3'b001: mux_out = stop_bit;
            3'b010: mux_out = ser_data;
            3'b011: mux_out = par_bit;
            default: mux_out = 1'b0;
        endcase
    end

    always @(posedge CLK or negedge RST) begin
        if (!RST) begin
            TX_OUT <= 1'b0;
        end else begin
            TX_OUT <= mux_out;
        end
    end
endmodule
