<stg><name>lab2_z1</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph:0 %res = alloca i32 1

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:6 %in_r_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph:7 %sext_ln6 = sext i16 %in_r_read

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph:8 %store_ln6 = store i16 1, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:9 %store_ln6 = store i32 1, i32 %res

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:10 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %i_2 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:1 %zext_ln6 = zext i16 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="16">
<![CDATA[
:2 %zext_ln6_1 = zext i16 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln6_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %icmp_ln6 = icmp_sgt  i17 %zext_ln6_1, i17 %sext_ln6

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6 = br i1 %icmp_ln6, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %res_load = load i32 %res

]]></Node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %res_1 = mul i32 %zext_ln6, i32 %res_load

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:4 %i_3 = add i16 %i_2, i16 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:5 %store_ln6 = store i16 %i_3, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %res_load_1 = load i32 %res

]]></Node>
<StgValue><ssdm name="res_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:1 %ret_ln12 = ret i32 %res_load_1

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %res_1 = mul i32 %zext_ln6, i32 %res_load

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 12, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:6 %store_ln10 = store i32 %res_1, i32 %res

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="res" fromId="38" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_38" to="i" fromId="38" toId="6">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specbitsmap_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="48" from="empty_1" to="spectopmodule_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="50" from="in_r" to="specbitsmap_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="53" from="in_r" to="specinterface_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="55" from="empty" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i16" to="in_r_read" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="in_r" to="in_r_read" fromId="37" toId="11">
</dataflow>
<dataflow id="74" from="in_r_read" to="sext_ln6" fromId="11" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="store_ln6" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="i" to="store_ln6" fromId="6" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_38" to="store_ln6" fromId="38" toId="14">
</dataflow>
<dataflow id="79" from="res" to="store_ln6" fromId="5" toId="14">
</dataflow>
<dataflow id="80" from="i" to="i_2" fromId="6" toId="16">
</dataflow>
<dataflow id="81" from="i_2" to="zext_ln6" fromId="16" toId="17">
</dataflow>
<dataflow id="82" from="i_2" to="zext_ln6_1" fromId="16" toId="18">
</dataflow>
<dataflow id="83" from="zext_ln6_1" to="icmp_ln6" fromId="18" toId="19">
</dataflow>
<dataflow id="84" from="sext_ln6" to="icmp_ln6" fromId="12" toId="19">
</dataflow>
<dataflow id="85" from="icmp_ln6" to="br_ln6" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="res" to="res_load" fromId="5" toId="21">
</dataflow>
<dataflow id="87" from="zext_ln6" to="res_1" fromId="17" toId="22">
</dataflow>
<dataflow id="88" from="res_load" to="res_1" fromId="21" toId="22">
</dataflow>
<dataflow id="89" from="i_2" to="i_3" fromId="16" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_75" to="i_3" fromId="75" toId="23">
</dataflow>
<dataflow id="91" from="i_3" to="store_ln6" fromId="23" toId="24">
</dataflow>
<dataflow id="92" from="i" to="store_ln6" fromId="6" toId="24">
</dataflow>
<dataflow id="93" from="res" to="res_load_1" fromId="5" toId="25">
</dataflow>
<dataflow id="94" from="res_load_1" to="ret_ln12" fromId="25" toId="26">
</dataflow>
<dataflow id="95" from="zext_ln6" to="res_1" fromId="17" toId="27">
</dataflow>
<dataflow id="96" from="res_load" to="res_1" fromId="21" toId="27">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="97" toId="28">
</dataflow>
<dataflow id="100" from="StgValue_99" to="speclooptripcount_ln5" fromId="99" toId="28">
</dataflow>
<dataflow id="102" from="StgValue_101" to="speclooptripcount_ln5" fromId="101" toId="28">
</dataflow>
<dataflow id="104" from="StgValue_103" to="speclooptripcount_ln5" fromId="103" toId="28">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="105" toId="29">
</dataflow>
<dataflow id="108" from="empty_2" to="specloopname_ln5" fromId="107" toId="29">
</dataflow>
<dataflow id="109" from="res_1" to="store_ln10" fromId="27" toId="30">
</dataflow>
<dataflow id="110" from="res" to="store_ln10" fromId="5" toId="30">
</dataflow>
<dataflow id="111" from="icmp_ln6" to="StgValue_2" fromId="19" toId="2">
</dataflow>
</dataflows>


</stg>
