void __init at91_add_device_hdmac(void)\r\n{\r\nplatform_device_register(&at_hdmac_device);\r\n}\r\nvoid __init at91_add_device_hdmac(void) {}\r\nvoid __init at91_add_device_usba(struct usba_platform_data *data)\r\n{\r\nusba_udc_data.pdata.vbus_pin = -EINVAL;\r\nusba_udc_data.pdata.num_ep = ARRAY_SIZE(usba_udc_ep);\r\nmemcpy(usba_udc_data.ep, usba_udc_ep, sizeof(usba_udc_ep));\r\nif (data && gpio_is_valid(data->vbus_pin)) {\r\nat91_set_gpio_input(data->vbus_pin, 0);\r\nat91_set_deglitch(data->vbus_pin, 1);\r\nusba_udc_data.pdata.vbus_pin = data->vbus_pin;\r\n}\r\nplatform_device_register(&at91_usba_udc_device);\r\n}\r\nvoid __init at91_add_device_usba(struct usba_platform_data *data) {}\r\nvoid __init at91_add_device_mci(short mmc_id, struct mci_platform_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nif (data->slot[0].bus_width) {\r\nif (gpio_is_valid(data->slot[0].detect_pin)) {\r\nat91_set_gpio_input(data->slot[0].detect_pin, 1);\r\nat91_set_deglitch(data->slot[0].detect_pin, 1);\r\n}\r\nif (gpio_is_valid(data->slot[0].wp_pin))\r\nat91_set_gpio_input(data->slot[0].wp_pin, 1);\r\nat91_set_A_periph(AT91_PIN_PA2, 0);\r\nat91_set_A_periph(AT91_PIN_PA1, 1);\r\nat91_set_A_periph(AT91_PIN_PA0, 1);\r\nif (data->slot[0].bus_width == 4) {\r\nat91_set_A_periph(AT91_PIN_PA3, 1);\r\nat91_set_A_periph(AT91_PIN_PA4, 1);\r\nat91_set_A_periph(AT91_PIN_PA5, 1);\r\n}\r\nmmc_data = *data;\r\nplatform_device_register(&at91sam9rl_mmc_device);\r\n}\r\n}\r\nvoid __init at91_add_device_mci(short mmc_id, struct mci_platform_data *data) {}\r\nvoid __init at91_add_device_nand(struct atmel_nand_data *data)\r\n{\r\nunsigned long csa;\r\nif (!data)\r\nreturn;\r\ncsa = at91_matrix_read(AT91_MATRIX_EBICSA);\r\nat91_matrix_write(AT91_MATRIX_EBICSA, csa | AT91_MATRIX_CS3A_SMC_SMARTMEDIA);\r\nif (gpio_is_valid(data->enable_pin))\r\nat91_set_gpio_output(data->enable_pin, 1);\r\nif (gpio_is_valid(data->rdy_pin))\r\nat91_set_gpio_input(data->rdy_pin, 1);\r\nif (gpio_is_valid(data->det_pin))\r\nat91_set_gpio_input(data->det_pin, 1);\r\nat91_set_A_periph(AT91_PIN_PB4, 0);\r\nat91_set_A_periph(AT91_PIN_PB5, 0);\r\nnand_data = *data;\r\nplatform_device_register(&atmel_nand_device);\r\n}\r\nvoid __init at91_add_device_nand(struct atmel_nand_data *data) {}\r\nvoid __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)\r\n{\r\nat91_set_GPIO_periph(AT91_PIN_PA23, 1);\r\nat91_set_multi_drive(AT91_PIN_PA23, 1);\r\nat91_set_GPIO_periph(AT91_PIN_PA24, 1);\r\nat91_set_multi_drive(AT91_PIN_PA24, 1);\r\ni2c_register_board_info(0, devices, nr_devices);\r\nplatform_device_register(&at91sam9rl_twi_device);\r\n}\r\nvoid __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)\r\n{\r\nat91_set_A_periph(AT91_PIN_PA23, 0);\r\nat91_set_multi_drive(AT91_PIN_PA23, 1);\r\nat91_set_A_periph(AT91_PIN_PA24, 0);\r\nat91_set_multi_drive(AT91_PIN_PA24, 1);\r\ni2c_register_board_info(0, devices, nr_devices);\r\nplatform_device_register(&at91sam9rl_twi_device);\r\n}\r\nvoid __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) {}\r\nvoid __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices)\r\n{\r\nint i;\r\nunsigned long cs_pin;\r\nat91_set_A_periph(AT91_PIN_PA25, 0);\r\nat91_set_A_periph(AT91_PIN_PA26, 0);\r\nat91_set_A_periph(AT91_PIN_PA27, 0);\r\nfor (i = 0; i < nr_devices; i++) {\r\nif (devices[i].controller_data)\r\ncs_pin = (unsigned long) devices[i].controller_data;\r\nelse\r\ncs_pin = spi_standard_cs[devices[i].chip_select];\r\nif (!gpio_is_valid(cs_pin))\r\ncontinue;\r\nat91_set_gpio_output(cs_pin, 1);\r\ndevices[i].controller_data = (void *) cs_pin;\r\n}\r\nspi_register_board_info(devices, nr_devices);\r\nplatform_device_register(&at91sam9rl_spi_device);\r\n}\r\nvoid __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices) {}\r\nvoid __init at91_add_device_ac97(struct ac97c_platform_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nat91_set_A_periph(AT91_PIN_PD1, 0);\r\nat91_set_A_periph(AT91_PIN_PD2, 0);\r\nat91_set_A_periph(AT91_PIN_PD3, 0);\r\nat91_set_A_periph(AT91_PIN_PD4, 0);\r\nif (gpio_is_valid(data->reset_pin))\r\nat91_set_gpio_output(data->reset_pin, 0);\r\nac97_data = *data;\r\nplatform_device_register(&at91sam9rl_ac97_device);\r\n}\r\nvoid __init at91_add_device_ac97(struct ac97c_platform_data *data) {}\r\nvoid __init at91_add_device_lcdc(struct atmel_lcdfb_pdata *data)\r\n{\r\nif (!data) {\r\nreturn;\r\n}\r\nat91_set_B_periph(AT91_PIN_PC1, 0);\r\nat91_set_A_periph(AT91_PIN_PC5, 0);\r\nat91_set_A_periph(AT91_PIN_PC6, 0);\r\nat91_set_A_periph(AT91_PIN_PC7, 0);\r\nat91_set_A_periph(AT91_PIN_PC3, 0);\r\nat91_set_B_periph(AT91_PIN_PC9, 0);\r\nat91_set_B_periph(AT91_PIN_PC10, 0);\r\nat91_set_B_periph(AT91_PIN_PC11, 0);\r\nat91_set_B_periph(AT91_PIN_PC12, 0);\r\nat91_set_B_periph(AT91_PIN_PC13, 0);\r\nat91_set_B_periph(AT91_PIN_PC15, 0);\r\nat91_set_B_periph(AT91_PIN_PC16, 0);\r\nat91_set_B_periph(AT91_PIN_PC17, 0);\r\nat91_set_B_periph(AT91_PIN_PC18, 0);\r\nat91_set_B_periph(AT91_PIN_PC19, 0);\r\nat91_set_B_periph(AT91_PIN_PC20, 0);\r\nat91_set_B_periph(AT91_PIN_PC21, 0);\r\nat91_set_B_periph(AT91_PIN_PC22, 0);\r\nat91_set_B_periph(AT91_PIN_PC23, 0);\r\nat91_set_B_periph(AT91_PIN_PC24, 0);\r\nat91_set_B_periph(AT91_PIN_PC25, 0);\r\nlcdc_data = *data;\r\nplatform_device_register(&at91_lcdc_device);\r\n}\r\nvoid __init at91_add_device_lcdc(struct atmel_lcdfb_pdata *data) {}\r\nstatic void __init at91_add_device_tc(void)\r\n{\r\nplatform_device_register(&at91sam9rl_tcb_device);\r\n}\r\nstatic void __init at91_add_device_tc(void) { }\r\nvoid __init at91_add_device_tsadcc(struct at91_tsadcc_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nat91_set_A_periph(AT91_PIN_PA17, 0);\r\nat91_set_A_periph(AT91_PIN_PA18, 0);\r\nat91_set_A_periph(AT91_PIN_PA19, 0);\r\nat91_set_A_periph(AT91_PIN_PA20, 0);\r\ntsadcc_data = *data;\r\nplatform_device_register(&at91sam9rl_tsadcc_device);\r\n}\r\nvoid __init at91_add_device_tsadcc(struct at91_tsadcc_data *data) {}\r\nstatic void __init at91_add_device_rtc(void)\r\n{\r\nplatform_device_register(&at91sam9rl_rtc_device);\r\n}\r\nstatic void __init at91_add_device_rtc(void) {}\r\nstatic void __init at91_add_device_rtt_rtc(void)\r\n{\r\nat91sam9rl_rtt_device.name = "rtc-at91sam9";\r\nat91sam9rl_rtt_device.num_resources = 3;\r\nrtt_resources[1].start = AT91SAM9RL_BASE_GPBR +\r\n4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;\r\nrtt_resources[1].end = rtt_resources[1].start + 3;\r\nrtt_resources[2].start = NR_IRQS_LEGACY + AT91_ID_SYS;\r\nrtt_resources[2].end = NR_IRQS_LEGACY + AT91_ID_SYS;\r\n}\r\nstatic void __init at91_add_device_rtt_rtc(void)\r\n{\r\nat91sam9rl_rtt_device.num_resources = 1;\r\n}\r\nstatic void __init at91_add_device_rtt(void)\r\n{\r\nat91_add_device_rtt_rtc();\r\nplatform_device_register(&at91sam9rl_rtt_device);\r\n}\r\nstatic void __init at91_add_device_watchdog(void)\r\n{\r\nplatform_device_register(&at91sam9rl_wdt_device);\r\n}\r\nstatic void __init at91_add_device_watchdog(void) {}\r\nvoid __init at91_add_device_pwm(u32 mask)\r\n{\r\nif (mask & (1 << AT91_PWM0))\r\nat91_set_B_periph(AT91_PIN_PB8, 1);\r\nif (mask & (1 << AT91_PWM1))\r\nat91_set_B_periph(AT91_PIN_PB9, 1);\r\nif (mask & (1 << AT91_PWM2))\r\nat91_set_B_periph(AT91_PIN_PD5, 1);\r\nif (mask & (1 << AT91_PWM3))\r\nat91_set_B_periph(AT91_PIN_PD8, 1);\r\npwm_mask = mask;\r\nplatform_device_register(&at91sam9rl_pwm0_device);\r\n}\r\nvoid __init at91_add_device_pwm(u32 mask) {}\r\nstatic inline void configure_ssc0_pins(unsigned pins)\r\n{\r\nif (pins & ATMEL_SSC_TF)\r\nat91_set_A_periph(AT91_PIN_PC0, 1);\r\nif (pins & ATMEL_SSC_TK)\r\nat91_set_A_periph(AT91_PIN_PC1, 1);\r\nif (pins & ATMEL_SSC_TD)\r\nat91_set_A_periph(AT91_PIN_PA15, 1);\r\nif (pins & ATMEL_SSC_RD)\r\nat91_set_A_periph(AT91_PIN_PA16, 1);\r\nif (pins & ATMEL_SSC_RK)\r\nat91_set_B_periph(AT91_PIN_PA10, 1);\r\nif (pins & ATMEL_SSC_RF)\r\nat91_set_B_periph(AT91_PIN_PA22, 1);\r\n}\r\nstatic inline void configure_ssc1_pins(unsigned pins)\r\n{\r\nif (pins & ATMEL_SSC_TF)\r\nat91_set_B_periph(AT91_PIN_PA29, 1);\r\nif (pins & ATMEL_SSC_TK)\r\nat91_set_B_periph(AT91_PIN_PA30, 1);\r\nif (pins & ATMEL_SSC_TD)\r\nat91_set_B_periph(AT91_PIN_PA13, 1);\r\nif (pins & ATMEL_SSC_RD)\r\nat91_set_B_periph(AT91_PIN_PA14, 1);\r\nif (pins & ATMEL_SSC_RK)\r\nat91_set_B_periph(AT91_PIN_PA9, 1);\r\nif (pins & ATMEL_SSC_RF)\r\nat91_set_B_periph(AT91_PIN_PA8, 1);\r\n}\r\nvoid __init at91_add_device_ssc(unsigned id, unsigned pins)\r\n{\r\nstruct platform_device *pdev;\r\nswitch (id) {\r\ncase AT91SAM9RL_ID_SSC0:\r\npdev = &at91sam9rl_ssc0_device;\r\nconfigure_ssc0_pins(pins);\r\nbreak;\r\ncase AT91SAM9RL_ID_SSC1:\r\npdev = &at91sam9rl_ssc1_device;\r\nconfigure_ssc1_pins(pins);\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nplatform_device_register(pdev);\r\n}\r\nvoid __init at91_add_device_ssc(unsigned id, unsigned pins) {}\r\nstatic inline void configure_dbgu_pins(void)\r\n{\r\nat91_set_A_periph(AT91_PIN_PA21, 0);\r\nat91_set_A_periph(AT91_PIN_PA22, 1);\r\n}\r\nstatic inline void configure_usart0_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PA6, 1);\r\nat91_set_A_periph(AT91_PIN_PA7, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_A_periph(AT91_PIN_PA9, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_A_periph(AT91_PIN_PA10, 0);\r\nif (pins & ATMEL_UART_DSR)\r\nat91_set_A_periph(AT91_PIN_PD14, 0);\r\nif (pins & ATMEL_UART_DTR)\r\nat91_set_A_periph(AT91_PIN_PD15, 0);\r\nif (pins & ATMEL_UART_DCD)\r\nat91_set_A_periph(AT91_PIN_PD16, 0);\r\nif (pins & ATMEL_UART_RI)\r\nat91_set_A_periph(AT91_PIN_PD17, 0);\r\n}\r\nstatic inline void configure_usart1_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PA11, 1);\r\nat91_set_A_periph(AT91_PIN_PA12, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_B_periph(AT91_PIN_PA18, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_B_periph(AT91_PIN_PA19, 0);\r\n}\r\nstatic inline void configure_usart2_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PA13, 1);\r\nat91_set_A_periph(AT91_PIN_PA14, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_A_periph(AT91_PIN_PA29, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_A_periph(AT91_PIN_PA30, 0);\r\n}\r\nstatic inline void configure_usart3_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB0, 1);\r\nat91_set_A_periph(AT91_PIN_PB1, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_B_periph(AT91_PIN_PD4, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_B_periph(AT91_PIN_PD3, 0);\r\n}\r\nvoid __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins)\r\n{\r\nstruct platform_device *pdev;\r\nstruct atmel_uart_data *pdata;\r\nswitch (id) {\r\ncase 0:\r\npdev = &at91sam9rl_dbgu_device;\r\nconfigure_dbgu_pins();\r\nbreak;\r\ncase AT91SAM9RL_ID_US0:\r\npdev = &at91sam9rl_uart0_device;\r\nconfigure_usart0_pins(pins);\r\nbreak;\r\ncase AT91SAM9RL_ID_US1:\r\npdev = &at91sam9rl_uart1_device;\r\nconfigure_usart1_pins(pins);\r\nbreak;\r\ncase AT91SAM9RL_ID_US2:\r\npdev = &at91sam9rl_uart2_device;\r\nconfigure_usart2_pins(pins);\r\nbreak;\r\ncase AT91SAM9RL_ID_US3:\r\npdev = &at91sam9rl_uart3_device;\r\nconfigure_usart3_pins(pins);\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\npdata = pdev->dev.platform_data;\r\npdata->num = portnr;\r\nif (portnr < ATMEL_MAX_UART)\r\nat91_uarts[portnr] = pdev;\r\n}\r\nvoid __init at91_add_device_serial(void)\r\n{\r\nint i;\r\nfor (i = 0; i < ATMEL_MAX_UART; i++) {\r\nif (at91_uarts[i])\r\nplatform_device_register(at91_uarts[i]);\r\n}\r\n}\r\nvoid __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins) {}\r\nvoid __init at91_add_device_serial(void) {}\r\nstatic int __init at91_add_standard_devices(void)\r\n{\r\nat91_add_device_hdmac();\r\nat91_add_device_rtc();\r\nat91_add_device_rtt();\r\nat91_add_device_watchdog();\r\nat91_add_device_tc();\r\nreturn 0;\r\n}
