Loading db file '/home/ICer/Projects/Si_Acad_GP/Standard_Cells/LVT/saed32lvt_ss0p7v125c.db'
Loading db file '/home/ICer/Projects/Si_Acad_GP/Standard_Cells/HVT/saed32hvt_ss0p7v125c.db'
Loading db file '/home/ICer/Projects/Si_Acad_GP/Standard_Cells/RVT/saed32rvt_ss0p7v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Mon May 19 10:26:22 2025
****************************************


Library(s) Used:

    saed32lvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/LVT/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/RVT/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/HVT/saed32hvt_ss0p7v125c.db)


Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
dig_tx_system          8000              saed32hvt_ss0p7v125c
mux2X1_0               ForQA             saed32hvt_ss0p7v125c
dig_tx_clock_gating_0  ForQA             saed32hvt_ss0p7v125c
dig_tx_clock_gating_1  ForQA             saed32hvt_ss0p7v125c
dig_tx_rst_sync_test_0 ForQA             saed32hvt_ss0p7v125c
dig_tx_rst_sync_test_1 ForQA             saed32hvt_ss0p7v125c
spi_slave              8000              saed32hvt_ss0p7v125c
dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1
                       8000              saed32hvt_ss0p7v125c
dig_tx_pulse_delayed   ForQA             saed32hvt_ss0p7v125c
dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                       8000              saed32hvt_ss0p7v125c
dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                       8000              saed32hvt_ss0p7v125c
dig_tx_control_unit    8000              saed32hvt_ss0p7v125c
dig_tx_serializer_32_16_24_55557a
                       8000              saed32hvt_ss0p7v125c
dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                       8000              saed32hvt_ss0p7v125c
dig_tx_pow_man_unit    ForQA             saed32hvt_ss0p7v125c
spi_slave_DW01_inc_0   ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH3_0
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH3_1
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_re_ptr_handler_PTR_WIDTH3
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                       8000              saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH2_0
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH2_1
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_wr_ptr_handler_PTR_WIDTH2
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_re_ptr_handler_PTR_WIDTH2
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                       8000              saed32hvt_ss0p7v125c
mux2X1_1               ForQA             saed32hvt_ss0p7v125c
mux2X1_2               ForQA             saed32hvt_ss0p7v125c


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
dig_tx_system                            80.410  603.984 3.33e+08 1.02e+03 100.0
  u_dig_tx_pow_man_unit (dig_tx_pow_man_unit)
                                          0.000    0.000 4.81e+05    0.481   0.0
  u_dig_tx_crc (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                          1.120   85.503 2.33e+07  109.876  10.8
  u_dig_tx_serializer (dig_tx_serializer_32_16_24_55557a)
                                          0.558   42.940 2.89e+07   72.409   7.1
  u_dig_tx_control_unit (dig_tx_control_unit)
                                       1.85e-04    6.690 8.43e+06   15.123   1.5
  u_dig_tx_reg_file (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                          2.196   81.461 5.13e+07  134.914  13.3
  u_dig_tx_asyn_fifo_write (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                          0.630   68.921 3.86e+07  108.179  10.6
    fifom (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                          0.630   33.941 2.50e+07   59.554   5.9
    rptr_h (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                          0.000   10.042 4.12e+06   14.160   1.4
    wptr_h (dig_tx_fifo_wr_ptr_handler_PTR_WIDTH2)
                                       8.68e-05    7.677 6.36e+06   14.032   1.4
    sync_rptr (dig_tx_fifo_synchronizer_PTR_WIDTH2_1)
                                          0.000    7.733 1.98e+06    9.717   1.0
    sync_wptr (dig_tx_fifo_synchronizer_PTR_WIDTH2_0)
                                          0.000    9.528 1.19e+06   10.715   1.1
  u_dig_tx_pulse_delayed (dig_tx_pulse_delayed)
                                       3.17e-05    2.578 6.61e+05    3.239   0.3
  u_dig_tx_asyn_fifo_read (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                          3.495  231.388 1.30e+08  364.736  35.8
    fifom (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                          2.385  183.832 9.82e+07  284.379  27.9
    rptr_h (dig_tx_fifo_re_ptr_handler_PTR_WIDTH3)
                                          0.000   10.804 1.42e+07   25.039   2.5
    wptr_h (dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3)
                                       3.99e-04   12.378 1.16e+07   23.984   2.4
    sync_rptr (dig_tx_fifo_synchronizer_PTR_WIDTH3_1)
                                          0.000   13.637 2.70e+06   16.334   1.6
    sync_wptr (dig_tx_fifo_synchronizer_PTR_WIDTH3_0)
                                          0.000   10.351 2.64e+06   12.996   1.3
  u_spi_slave (spi_slave)                 2.908   73.966 4.41e+07  120.973  11.9
    r102 (spi_slave_DW01_inc_0)        1.80e-04 5.76e-04 3.18e+06    3.176   0.3
  u_dig_tx_rst_sync_sys (dig_tx_rst_sync_test_1)
                                       5.14e-02    2.485 8.18e+05    3.355   0.3
  u_dig_tx_rst_sync_spi (dig_tx_rst_sync_test_0)
                                          0.486    3.825 4.78e+05    4.789   0.5
  u_dig_tx_spi_clock_gating (dig_tx_clock_gating_1)
                                         32.192    0.477 1.08e+06   33.750   3.3
  u_dig_tx_sys_clock_gating (dig_tx_clock_gating_0)
                                         15.242    1.106 1.07e+06   17.421   1.7
  U4_mux2X1 (mux2X1_1)                    0.127 9.94e-02 2.50e+05    0.477   0.0
  U1_mux2X1 (mux2X1_2)                    0.192    0.376 2.50e+05    0.818   0.1
  U0_mux2X1 (mux2X1_0)                   18.582    0.220 2.50e+05   19.052   1.9
1
