strict digraph "collapse_pyr" {
0 [alap=4, asap=4, label=add0, op=add];
1 [alap=2, asap=2, label=reg1, op=reg];
2 [alap=7, asap=7, label=sub2, op=sub];
3 [alap=5, asap=5, label=sub3, op=sub];
4 [alap=4, asap=4, label=reg4, op=reg];
5 [alap=3, asap=3, label=reg5, op=reg];
6 [alap=1, asap=1, label=sub6, op=subi, value=2];
7 [alap=1, asap=1, label=sub7, op=subi, value=2];
8 [alap=7, asap=7, label=add8, op=add];
9 [alap=7, asap=7, label=add9, op=add];
10 [alap=6, asap=6, label=reg10, op=reg];
11 [alap=2, asap=2, label=mul11, op=muli, value=2];
12 [alap=8, asap=8, label=out12, op=out];
13 [alap=4, asap=4, label=reg13, op=reg];
14 [alap=3, asap=3, label=reg14, op=reg];
15 [alap=5, asap=5, label=add15, op=addi, value=2];
16 [alap=6, asap=6, label=out16, op=out];
17 [alap=10, asap=10, label=add17, op=addi, value=2];
18 [alap=1, asap=1, label=add18, op=addi, value=2];
19 [alap=3, asap=3, label=add19, op=addi, value=2];
20 [alap=8, asap=8, label=add20, op=add];
21 [alap=6, asap=6, label=reg21, op=reg];
22 [alap=2, asap=2, label=reg22, op=reg];
23 [alap=4, asap=4, label=out23, op=out];
24 [alap=5, asap=5, label=mul24, op=muli, value=2];
25 [alap=11, asap=11, label=out25, op=out];
26 [alap=3, asap=3, label=sub26, op=sub];
27 [alap=7, asap=7, label=sub27, op=sub];
28 [alap=2, asap=2, label=mul28, op=muli, value=2];
29 [alap=1, asap=1, label=add29, op=addi, value=2];
30 [alap=8, asap=8, label=add30, op=add];
31 [alap=1, asap=1, label=reg31, op=reg];
32 [alap=6, asap=6, label=reg32, op=reg];
33 [alap=6, asap=3, label=reg33, op=reg];
34 [alap=4, asap=4, label=mul34, op=muli, value=2];
35 [alap=5, asap=5, label=add35, op=addi, value=2];
36 [alap=4, asap=3, label=reg36, op=reg];
37 [alap=5, asap=5, label=sub37, op=sub];
38 [alap=4, asap=4, label=add38, op=addi, value=2];
39 [alap=7, asap=7, label=out39, op=out];
40 [alap=8, asap=8, label=out40, op=out];
41 [alap=3, asap=3, label=mul41, op=muli, value=2];
42 [alap=4, asap=4, label=mul42, op=muli, value=2];
43 [alap=4, asap=4, label=mul43, op=muli, value=2];
44 [alap=9, asap=9, label=reg44, op=reg];
45 [alap=3, asap=3, label=add45, op=addi, value=2];
46 [alap=5, asap=5, label=reg46, op=reg];
47 [alap=7, asap=3, label=reg47, op=reg];
48 [alap=4, asap=4, label=mul48, op=muli, value=2];
49 [alap=8, asap=8, label=add49, op=addi, value=2];
50 [alap=5, asap=5, label=add50, op=addi, value=2];
51 [alap=7, asap=7, label=add51, op=add];
52 [alap=5, asap=5, label=add52, op=addi, value=2];
53 [alap=3, asap=3, label=add53, op=addi, value=2];
54 [alap=2, asap=2, label=reg54, op=reg];
55 [alap=6, asap=6, label=reg55, op=reg];
56 [alap=6, asap=5, label=reg56, op=reg];
57 [alap=7, asap=7, label=mul57, op=muli, value=2];
58 [alap=6, asap=6, label=reg58, op=reg];
59 [alap=7, asap=7, label=reg59, op=reg];
60 [alap=5, asap=5, label=reg60, op=reg];
61 [alap=9, asap=9, label=out61, op=out];
62 [alap=6, asap=6, label=reg62, op=reg];
63 [alap=8, asap=8, label=add63, op=add];
64 [alap=6, asap=6, label=add64, op=addi, value=2];
65 [alap=3, asap=3, label=sub65, op=subi, value=2];
66 [alap=4, asap=4, label=reg66, op=reg];
67 [alap=8, asap=8, label=out67, op=out];
68 [alap=2, asap=2, label=reg68, op=reg];
69 [alap=5, asap=2, label=reg69, op=reg];
70 [alap=9, asap=9, label=add70, op=add];
71 [alap=6, asap=6, label=out71, op=out];
72 [alap=0, asap=0, label=in72, op=in];
73 [alap=0, asap=0, label=in73, op=in];
74 [alap=0, asap=0, label=in74, op=in];
75 [alap=0, asap=0, label=in75, op=in];
76 [alap=0, asap=0, label=in76, op=in];
77 [alap=6, asap=6, label=reg77, op=reg];
78 [alap=6, asap=6, label=out78, op=out];
79 [alap=4, asap=4, label=out79, op=out];
80 [alap=9, asap=9, label=out80, op=out];
81 [alap=5, asap=5, label=out81, op=out];
82 [alap=6, asap=6, label=out82, op=out];
83 [alap=10, asap=10, label=out83, op=out];
84 [alap=9, asap=9, label=out84, op=out];
85 [alap=6, asap=6, label=out85, op=out];
0 -> 24  [port=0, w=0];
1 -> 26  [port=0, w=0];
1 -> 41  [port=0, w=0];
2 -> 12  [port=0, w=0];
3 -> 16  [port=0, w=0];
4 -> 3  [port=0, w=0];
5 -> 0  [port=0, w=0];
5 -> 48  [port=0, w=0];
6 -> 11  [port=0, w=0];
7 -> 22  [port=0, w=0];
7 -> 54  [port=0, w=0];
8 -> 40  [port=0, w=0];
9 -> 63  [port=0, w=0];
10 -> 8  [port=0, w=0];
10 -> 63  [port=1, w=0];
11 -> 19  [port=0, w=0];
13 -> 37  [port=0, w=0];
14 -> 37  [port=1, w=0];
14 -> 66  [port=0, w=0];
15 -> 77  [port=0, w=0];
15 -> 58  [port=0, w=0];
17 -> 25  [port=0, w=0];
18 -> 0  [port=1, w=0];
18 -> 1  [port=0, w=0];
19 -> 13  [port=0, w=0];
19 -> 23  [port=0, w=0];
20 -> 61  [port=0, w=0];
21 -> 2  [port=0, w=0];
22 -> 5  [port=0, w=0];
22 -> 26  [port=1, w=0];
24 -> 64  [port=0, w=0];
26 -> 42  [port=0, w=0];
27 -> 67  [port=0, w=0];
28 -> 53  [port=0, w=0];
29 -> 28  [port=0, w=0];
30 -> 70  [port=0, w=0];
31 -> 68  [port=0, w=0];
31 -> 69  [port=0, w=0];
32 -> 51  [port=0, w=0];
33 -> 9  [port=0, w=0];
33 -> 27  [port=0, w=0];
34 -> 35  [port=0, w=0];
35 -> 62  [port=0, w=0];
35 -> 71  [port=0, w=0];
36 -> 3  [port=1, w=0];
36 -> 21  [port=0, w=0];
37 -> 78  [port=0, w=0];
38 -> 81  [port=0, w=0];
38 -> 56  [port=0, w=0];
41 -> 38  [port=0, w=0];
42 -> 52  [port=0, w=0];
43 -> 15  [port=0, w=0];
44 -> 17  [port=0, w=0];
45 -> 34  [port=0, w=0];
46 -> 10  [port=0, w=0];
46 -> 30  [port=0, w=0];
47 -> 20  [port=0, w=0];
47 -> 70  [port=1, w=0];
48 -> 50  [port=0, w=0];
49 -> 80  [port=0, w=0];
49 -> 44  [port=0, w=0];
50 -> 55  [port=0, w=0];
50 -> 82  [port=0, w=0];
51 -> 20  [port=1, w=0];
52 -> 32  [port=0, w=0];
52 -> 85  [port=0, w=0];
53 -> 4  [port=0, w=0];
53 -> 79  [port=0, w=0];
54 -> 45  [port=0, w=0];
54 -> 65  [port=0, w=0];
55 -> 27  [port=1, w=0];
56 -> 2  [port=1, w=0];
57 -> 49  [port=0, w=0];
58 -> 8  [port=1, w=0];
59 -> 30  [port=1, w=0];
60 -> 21  [port=1, w=0];
60 -> 51  [port=1, w=0];
62 -> 9  [port=1, w=0];
63 -> 84  [port=0, w=0];
64 -> 39  [port=0, w=0];
64 -> 59  [port=0, w=0];
65 -> 43  [port=0, w=0];
66 -> 46  [port=0, w=0];
66 -> 60  [port=0, w=0];
68 -> 14  [port=0, w=0];
68 -> 36  [port=0, w=0];
69 -> 33  [port=0, w=0];
69 -> 47  [port=0, w=0];
70 -> 83  [port=0, w=0];
72 -> 6  [port=0, w=0];
73 -> 29  [port=0, w=0];
74 -> 7  [port=0, w=0];
75 -> 18  [port=0, w=0];
76 -> 31  [port=0, w=0];
77 -> 57  [port=0, w=0];
}
