// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xlink_list.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XLink_list_CfgInitialize(XLink_list *InstancePtr, XLink_list_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cfg_BaseAddress = ConfigPtr->Cfg_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XLink_list_Start(XLink_list *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL) & 0x80;
    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL, Data | 0x01);
}

u32 XLink_list_IsDone(XLink_list *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XLink_list_IsIdle(XLink_list *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XLink_list_IsReady(XLink_list *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XLink_list_EnableAutoRestart(XLink_list *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL, 0x80);
}

void XLink_list_DisableAutoRestart(XLink_list *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_AP_CTRL, 0);
}

void XLink_list_Set_a(XLink_list *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_A_DATA, Data);
}

u32 XLink_list_Get_a(XLink_list *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_A_DATA);
    return Data;
}

void XLink_list_InterruptGlobalEnable(XLink_list *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_GIE, 1);
}

void XLink_list_InterruptGlobalDisable(XLink_list *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_GIE, 0);
}

void XLink_list_InterruptEnable(XLink_list *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_IER);
    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_IER, Register | Mask);
}

void XLink_list_InterruptDisable(XLink_list *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_IER);
    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_IER, Register & (~Mask));
}

void XLink_list_InterruptClear(XLink_list *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XLink_list_WriteReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_ISR, Mask);
}

u32 XLink_list_InterruptGetEnabled(XLink_list *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_IER);
}

u32 XLink_list_InterruptGetStatus(XLink_list *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XLink_list_ReadReg(InstancePtr->Cfg_BaseAddress, XLINK_LIST_CFG_ADDR_ISR);
}

