<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.5 SP3 (Version 11.5.3.10)</text>
<text>Date: Sun Feb 14 22:33:39 2016
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>mss_top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\vetal\Documents\copter\Astraeus\mss_example\synthesis\mss_top.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\vetal\Documents\copter\Astraeus\mss_example\constraint\io\mss_top.io.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>1418</cell>
 <cell>12084</cell>
 <cell>11.73</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>817</cell>
 <cell>12084</cell>
 <cell>6.76</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>10</cell>
 <cell>84</cell>
 <cell>11.90</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>10</cell>
 <cell>84</cell>
 <cell>11.90</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>37</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>4</cell>
 <cell>22</cell>
 <cell>18.18</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1274</cell>
 <cell>673</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>1418</cell>
 <cell>817</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>7</cell>
 <cell>14</cell>
</row>
<row>
 <cell>8</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>13</cell>
 <cell>2</cell>
</row>
<row>
 <cell>14</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>28</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>6</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 2</cell>
 <cell> 6</cell>
 <cell> 2</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 10</cell>
 <cell>100.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>682</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/FAB_CCC_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>636</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/MSS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>40</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/N_2065</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNICIEF8[0]</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/PRDATA_0_0_a2_5_out</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_5_s[9]</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0_INT[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon[3]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/PRDATA_m1_e_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI83HG_0[2]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[1]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[2]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[3]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/N_2006</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_a2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0_a2</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>40</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/N_2065</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNICIEF8[0]</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/PRDATA_0_0_a2_5_out</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_5_s[9]</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0_INT[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon[3]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/PRDATA_m1_e_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI83HG_0[2]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[1]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[2]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[3]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/N_2006</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_a2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0_a2</cell>
</row>
</table>
</doc>
