Command: /home/ICer/ic_prjs/pmod/my_pmod/my_axi_lite2uart/work/./simv +UVM_VERBOSITY=UVM_LOW -l vcs.log +UVM_TESTNAME=my_test -cm line+cond+fsm+branch+tgl -cm_name simv -cm_dir ./cov/mult_wr_trans.vdb +sva_success
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Nov  6 00:35 2024
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../tb/uvm_uart/axi2uart_simtop.sv(25) @ 0: reporter [simtop] ------uvm run test start--------
UVM_INFO ./my_test.sv(15) @ 0: uvm_test_top [testcase mult wr uart] -------testcase mult wr uart new----------
UVM_INFO @ 0: reporter [RNTST] Running test my_test...
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'testname.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the SVA assertions, layer (0).
*Verdi* : End of traversing the SVA assertions.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(31) @ 0: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] build phase
UVM_INFO ../tb/uvm_uart/uart_tx_driver.sv(31) @ 0: uvm_test_top.env0.uart_tx_agent0.drv [uart_tx_driver] build phase
mon connected
UVM_INFO ../tb/uvm_uart/axi_tx_agent.sv(34) @ 0: uvm_test_top.env0.axi_tx_agent0 [axi_tx_agent] connect ok
mon connected
UVM_INFO ../tb/uvm_uart/uart_tx_agent.sv(35) @ 0: uvm_test_top.env0.uart_tx_agent0 [uart_tx_agent] connect ok
UVM_INFO ../tb/uvm_uart/env.sv(37) @ 0: uvm_test_top.env0 [env] rd connect ok
UVM_INFO ../tb/uvm_uart/env.sv(41) @ 0: uvm_test_top.env0 [env] wr connect ok
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(48) @ 0: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] pre configure phase
UVM_INFO ../tb/uvm_uart/uart_tx_driver.sv(48) @ 0: uvm_test_top.env0.uart_tx_agent0.drv [uart_tx_driver] pre configure phase
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(61) @ 100: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] configure phase
UVM_INFO ../tb/uvm_uart/uart_tx_driver.sv(62) @ 100: uvm_test_top.env0.uart_tx_agent0.drv [uart_tx_driver] configure phase
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(68) @ 100: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] main phase
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(71) @ 100: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] main phase get xact before
*****main start******
*****prepare_exp_act******
*****main start******
*****prepare_exp_act******
UVM_INFO ../tb/uvm_uart/uart_tx_driver.sv(69) @ 100: uvm_test_top.env0.uart_tx_agent0.drv [uart_tx_driver] main phase
UVM_INFO ../tb/uvm_uart/uart_tx_driver.sv(72) @ 100: uvm_test_top.env0.uart_tx_agent0.drv [uart_tx_driver] main phase get xact before
UVM_INFO ../tb/uvm_uart/axi_tx_sequence.sv(26) @ 600: uvm_test_top.env0.axi_tx_agent0.sqr@@axi_tx_seq [tx_seq] body in
UVM_INFO ../tb/uvm_uart/axi_tx_sequence.sv(31) @ 600: uvm_test_top.env0.axi_tx_agent0.sqr@@axi_tx_seq [tx_seq] randomize
UVM_INFO ../tb/uvm_uart/axi_tx_sequence.sv(35) @ 600: uvm_test_top.env0.axi_tx_agent0.sqr@@axi_tx_seq [tx_seq] tr set special
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(73) @ 600: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] main phase get xact after
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(105) @ 600: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] send a transaction
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(107) @ 600: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] rwtype=1
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(109) @ 600: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] wstrb=100
UVM_INFO ../tb/uvm_uart/axi_tx_driver.sv(110) @ 600: uvm_test_top.env0.axi_tx_agent0.drv [axi_tx_driver] dat_in[0]=0x 2d
!!!!!!ERROR Timeout !!!!!!!! at time             20000000
$finish called from file "../tb/uvm_uart/axi2uart_simtop.sv", line 124.
$finish at simulation time             20000000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 20000000 ns
CPU Time:      5.730 seconds;       Data structure size:   0.6Mb
Wed Nov  6 00:35:40 2024
***PAT_NAME = mult_wr_trans ***
