
sharp_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800a0f4  0800a0f4  0000b0f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a290  0800a290  0000c080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a290  0800a290  0000b290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a298  0800a298  0000c080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a298  0800a298  0000b298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a29c  0800a29c  0000b29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800a2a0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c080  2**0
                  CONTENTS
 10 .bss          0000391c  20000080  20000080  0000c080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000399c  2000399c  0000c080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001512f  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039c7  00000000  00000000  000211df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e0  00000000  00000000  00024ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d9e  00000000  00000000  00025d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f00  00000000  00000000  00026b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017ba6  00000000  00000000  0004aa26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbe45  00000000  00000000  000625cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012e411  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004fd4  00000000  00000000  0012e454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00133428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0dc 	.word	0x0800a0dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800a0dc 	.word	0x0800a0dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <bitrev8>:
static char changed_lines[HEIGHT / 8];

static uint8_t sharp_vcom_bit = 0x40;

static uint8_t bitrev8(uint8_t v) 
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    v = (v & 0xF0) >> 4 | (v & 0x0F) << 4;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	091b      	lsrs	r3, r3, #4
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	b25a      	sxtb	r2, r3
 80005ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b2:	011b      	lsls	r3, r3, #4
 80005b4:	b25b      	sxtb	r3, r3
 80005b6:	4313      	orrs	r3, r2
 80005b8:	b25b      	sxtb	r3, r3
 80005ba:	71fb      	strb	r3, [r7, #7]
    v = (v & 0xCC) >> 2 | (v & 0x33) << 2;
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	109b      	asrs	r3, r3, #2
 80005c0:	b25b      	sxtb	r3, r3
 80005c2:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 80005c6:	b25a      	sxtb	r2, r3
 80005c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	b25b      	sxtb	r3, r3
 80005d0:	f023 0333 	bic.w	r3, r3, #51	@ 0x33
 80005d4:	b25b      	sxtb	r3, r3
 80005d6:	4313      	orrs	r3, r2
 80005d8:	b25b      	sxtb	r3, r3
 80005da:	71fb      	strb	r3, [r7, #7]
    v = (v & 0xAA) >> 1 | (v & 0x55) << 1;
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	105b      	asrs	r3, r3, #1
 80005e0:	b25b      	sxtb	r3, r3
 80005e2:	f003 0355 	and.w	r3, r3, #85	@ 0x55
 80005e6:	b25a      	sxtb	r2, r3
 80005e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	b25b      	sxtb	r3, r3
 80005f0:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 80005f4:	b25b      	sxtb	r3, r3
 80005f6:	4313      	orrs	r3, r2
 80005f8:	b25b      	sxtb	r3, r3
 80005fa:	71fb      	strb	r3, [r7, #7]
    return v;
 80005fc:	79fb      	ldrb	r3, [r7, #7]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
	...

0800060c <mark_all_dirty>:


static void mark_all_dirty(void) 
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
    memset(changed_lines, 0xFF, sizeof(changed_lines));
 8000610:	221e      	movs	r2, #30
 8000612:	21ff      	movs	r1, #255	@ 0xff
 8000614:	4802      	ldr	r0, [pc, #8]	@ (8000620 <mark_all_dirty+0x14>)
 8000616:	f009 f991 	bl	800993c <memset>
}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	20003070 	.word	0x20003070

08000624 <sharp_toggle_vcom_bit>:


static inline void sharp_toggle_vcom_bit(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
    sharp_vcom_bit = (sharp_vcom_bit ^ SHARP_VCOM_HIGH) & (0b01000000);
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <sharp_toggle_vcom_bit+0x24>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	f083 0340 	eor.w	r3, r3, #64	@ 0x40
 8000630:	b2db      	uxtb	r3, r3
 8000632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000636:	b2da      	uxtb	r2, r3
 8000638:	4b03      	ldr	r3, [pc, #12]	@ (8000648 <sharp_toggle_vcom_bit+0x24>)
 800063a:	701a      	strb	r2, [r3, #0]
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20000000 	.word	0x20000000

0800064c <sharp_select>:

static void sharp_select(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHARP_CS_GPIO_Port, SHARP_CS_Pin, GPIO_PIN_SET); // CS active
 8000650:	2201      	movs	r2, #1
 8000652:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000656:	4802      	ldr	r0, [pc, #8]	@ (8000660 <sharp_select+0x14>)
 8000658:	f001 fbf2 	bl	8001e40 <HAL_GPIO_WritePin>
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40020400 	.word	0x40020400

08000664 <sharp_deselect>:

static void sharp_deselect(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHARP_CS_GPIO_Port, SHARP_CS_Pin, GPIO_PIN_RESET); // CS idle
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800066e:	4802      	ldr	r0, [pc, #8]	@ (8000678 <sharp_deselect+0x14>)
 8000670:	f001 fbe6 	bl	8001e40 <HAL_GPIO_WritePin>
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40020400 	.word	0x40020400

0800067c <sharp_write8>:

static void sharp_write8(uint8_t b)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi2, &b, 1, HAL_MAX_DELAY);
 8000686:	1df9      	adds	r1, r7, #7
 8000688:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800068c:	2201      	movs	r2, #1
 800068e:	4803      	ldr	r0, [pc, #12]	@ (800069c <sharp_write8+0x20>)
 8000690:	f005 f94d 	bl	800592e <HAL_SPI_Transmit>
}
 8000694:	bf00      	nop
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000138 	.word	0x20000138

080006a0 <sharp_vcom>:

    sharp_toggle_vcom_bit();
}

static void sharp_vcom(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
    uint8_t cmd = SHARP_CMD_VCOM | sharp_vcom_bit;
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <sharp_vcom+0x30>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	71fb      	strb	r3, [r7, #7]
    sharp_select();
 80006ac:	f7ff ffce 	bl	800064c <sharp_select>
    sharp_write8(cmd);
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ffe2 	bl	800067c <sharp_write8>
    sharp_write8(0x00);
 80006b8:	2000      	movs	r0, #0
 80006ba:	f7ff ffdf 	bl	800067c <sharp_write8>
    sharp_deselect();
 80006be:	f7ff ffd1 	bl	8000664 <sharp_deselect>

    sharp_toggle_vcom_bit();
 80006c2:	f7ff ffaf 	bl	8000624 <sharp_toggle_vcom_bit>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000000 	.word	0x20000000

080006d4 <write_lines>:

static void write_lines(uint8_t *lines, uint8_t num_lines)
{
 80006d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006d8:	b087      	sub	sp, #28
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
 80006de:	460b      	mov	r3, r1
 80006e0:	70fb      	strb	r3, [r7, #3]
 80006e2:	466b      	mov	r3, sp
 80006e4:	461e      	mov	r6, r3
    uint8_t message[1 + num_lines * (1 + SHARP_BYTES_PER_LINE + 1) + 1];
 80006e6:	78fb      	ldrb	r3, [r7, #3]
 80006e8:	2234      	movs	r2, #52	@ 0x34
 80006ea:	fb02 f303 	mul.w	r3, r2, r3
 80006ee:	1c99      	adds	r1, r3, #2
 80006f0:	1e4b      	subs	r3, r1, #1
 80006f2:	613b      	str	r3, [r7, #16]
 80006f4:	460a      	mov	r2, r1
 80006f6:	2300      	movs	r3, #0
 80006f8:	4690      	mov	r8, r2
 80006fa:	4699      	mov	r9, r3
 80006fc:	f04f 0200 	mov.w	r2, #0
 8000700:	f04f 0300 	mov.w	r3, #0
 8000704:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000708:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800070c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000710:	460a      	mov	r2, r1
 8000712:	2300      	movs	r3, #0
 8000714:	4614      	mov	r4, r2
 8000716:	461d      	mov	r5, r3
 8000718:	f04f 0200 	mov.w	r2, #0
 800071c:	f04f 0300 	mov.w	r3, #0
 8000720:	00eb      	lsls	r3, r5, #3
 8000722:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000726:	00e2      	lsls	r2, r4, #3
 8000728:	460b      	mov	r3, r1
 800072a:	3307      	adds	r3, #7
 800072c:	08db      	lsrs	r3, r3, #3
 800072e:	00db      	lsls	r3, r3, #3
 8000730:	ebad 0d03 	sub.w	sp, sp, r3
 8000734:	466b      	mov	r3, sp
 8000736:	3300      	adds	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
    uint16_t idx = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	82fb      	strh	r3, [r7, #22]

    // Command byte
    message[idx++] = SHARP_CMD_WRITE_LINE | sharp_vcom_bit;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <write_lines+0x11c>)
 8000740:	781a      	ldrb	r2, [r3, #0]
 8000742:	8afb      	ldrh	r3, [r7, #22]
 8000744:	1c59      	adds	r1, r3, #1
 8000746:	82f9      	strh	r1, [r7, #22]
 8000748:	4619      	mov	r1, r3
 800074a:	f062 037f 	orn	r3, r2, #127	@ 0x7f
 800074e:	b2da      	uxtb	r2, r3
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	545a      	strb	r2, [r3, r1]

    for (uint8_t i = 0; i < num_lines; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	757b      	strb	r3, [r7, #21]
 8000758:	e02c      	b.n	80007b4 <write_lines+0xe0>
    {
        uint8_t y = lines[i];
 800075a:	7d7b      	ldrb	r3, [r7, #21]
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	72fb      	strb	r3, [r7, #11]

        // Line address (1-based, bit-reversed)
        message[idx++] = bitrev8(y + 1);
 8000764:	7afb      	ldrb	r3, [r7, #11]
 8000766:	3301      	adds	r3, #1
 8000768:	b2da      	uxtb	r2, r3
 800076a:	8afb      	ldrh	r3, [r7, #22]
 800076c:	1c59      	adds	r1, r3, #1
 800076e:	82f9      	strh	r1, [r7, #22]
 8000770:	461c      	mov	r4, r3
 8000772:	4610      	mov	r0, r2
 8000774:	f7ff ff12 	bl	800059c <bitrev8>
 8000778:	4603      	mov	r3, r0
 800077a:	461a      	mov	r2, r3
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	551a      	strb	r2, [r3, r4]

        // Pixel data (NOT bit-reversed)
        memcpy(&message[idx],
 8000780:	8afb      	ldrh	r3, [r7, #22]
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	18d0      	adds	r0, r2, r3
               &sharp_buffer[y * SHARP_BYTES_PER_LINE],
 8000786:	7afb      	ldrb	r3, [r7, #11]
 8000788:	2232      	movs	r2, #50	@ 0x32
 800078a:	fb02 f303 	mul.w	r3, r2, r3
 800078e:	4a19      	ldr	r2, [pc, #100]	@ (80007f4 <write_lines+0x120>)
 8000790:	4413      	add	r3, r2
        memcpy(&message[idx],
 8000792:	2232      	movs	r2, #50	@ 0x32
 8000794:	4619      	mov	r1, r3
 8000796:	f009 f915 	bl	80099c4 <memcpy>
               SHARP_BYTES_PER_LINE);
        idx += SHARP_BYTES_PER_LINE;
 800079a:	8afb      	ldrh	r3, [r7, #22]
 800079c:	3332      	adds	r3, #50	@ 0x32
 800079e:	82fb      	strh	r3, [r7, #22]

        // Line trailer
        message[idx++] = 0x00;
 80007a0:	8afb      	ldrh	r3, [r7, #22]
 80007a2:	1c5a      	adds	r2, r3, #1
 80007a4:	82fa      	strh	r2, [r7, #22]
 80007a6:	461a      	mov	r2, r3
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	2100      	movs	r1, #0
 80007ac:	5499      	strb	r1, [r3, r2]
    for (uint8_t i = 0; i < num_lines; i++)
 80007ae:	7d7b      	ldrb	r3, [r7, #21]
 80007b0:	3301      	adds	r3, #1
 80007b2:	757b      	strb	r3, [r7, #21]
 80007b4:	7d7a      	ldrb	r2, [r7, #21]
 80007b6:	78fb      	ldrb	r3, [r7, #3]
 80007b8:	429a      	cmp	r2, r3
 80007ba:	d3ce      	bcc.n	800075a <write_lines+0x86>
    }

    // End-of-frame trailer
    message[idx++] = 0x00;
 80007bc:	8afb      	ldrh	r3, [r7, #22]
 80007be:	1c5a      	adds	r2, r3, #1
 80007c0:	82fa      	strh	r2, [r7, #22]
 80007c2:	461a      	mov	r2, r3
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	2100      	movs	r1, #0
 80007c8:	5499      	strb	r1, [r3, r2]

    sharp_select();
 80007ca:	f7ff ff3f 	bl	800064c <sharp_select>
    HAL_SPI_Transmit(&hspi2, message, idx, HAL_MAX_DELAY);
 80007ce:	8afa      	ldrh	r2, [r7, #22]
 80007d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007d4:	68f9      	ldr	r1, [r7, #12]
 80007d6:	4808      	ldr	r0, [pc, #32]	@ (80007f8 <write_lines+0x124>)
 80007d8:	f005 f8a9 	bl	800592e <HAL_SPI_Transmit>
    sharp_deselect();
 80007dc:	f7ff ff42 	bl	8000664 <sharp_deselect>

    sharp_toggle_vcom_bit();
 80007e0:	f7ff ff20 	bl	8000624 <sharp_toggle_vcom_bit>
 80007e4:	46b5      	mov	sp, r6
}
 80007e6:	bf00      	nop
 80007e8:	371c      	adds	r7, #28
 80007ea:	46bd      	mov	sp, r7
 80007ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80007f0:	20000000 	.word	0x20000000
 80007f4:	20000190 	.word	0x20000190
 80007f8:	20000138 	.word	0x20000138

080007fc <build_pixel_cluster>:
}
*/


static void build_pixel_cluster(uint16_t start_x, uint16_t start_y, uint8_t size, unsigned char *data, uint8_t val)
{
 80007fc:	b490      	push	{r4, r7}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	4603      	mov	r3, r0
 8000806:	81fb      	strh	r3, [r7, #14]
 8000808:	460b      	mov	r3, r1
 800080a:	81bb      	strh	r3, [r7, #12]
 800080c:	4613      	mov	r3, r2
 800080e:	72fb      	strb	r3, [r7, #11]
    if (val == 1)
 8000810:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000814:	2b01      	cmp	r3, #1
 8000816:	d142      	bne.n	800089e <build_pixel_cluster+0xa2>
    {
        for (uint16_t y = 0; y < (size * 3); y++)
 8000818:	2300      	movs	r3, #0
 800081a:	82fb      	strh	r3, [r7, #22]
 800081c:	e037      	b.n	800088e <build_pixel_cluster+0x92>
        {
            for (uint16_t x = 0; x < size; x++)
 800081e:	2300      	movs	r3, #0
 8000820:	82bb      	strh	r3, [r7, #20]
 8000822:	e02c      	b.n	800087e <build_pixel_cluster+0x82>
            {
                data[(start_y + y) * size + ((start_x + x) >> 3)] |= (unsigned char)(0x80 >> (x + start_x) % 8);
 8000824:	89ba      	ldrh	r2, [r7, #12]
 8000826:	8afb      	ldrh	r3, [r7, #22]
 8000828:	4413      	add	r3, r2
 800082a:	7afa      	ldrb	r2, [r7, #11]
 800082c:	fb03 f202 	mul.w	r2, r3, r2
 8000830:	89f9      	ldrh	r1, [r7, #14]
 8000832:	8abb      	ldrh	r3, [r7, #20]
 8000834:	440b      	add	r3, r1
 8000836:	10db      	asrs	r3, r3, #3
 8000838:	4413      	add	r3, r2
 800083a:	461a      	mov	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	4413      	add	r3, r2
 8000840:	7819      	ldrb	r1, [r3, #0]
 8000842:	8aba      	ldrh	r2, [r7, #20]
 8000844:	89fb      	ldrh	r3, [r7, #14]
 8000846:	4413      	add	r3, r2
 8000848:	b29b      	uxth	r3, r3
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	2280      	movs	r2, #128	@ 0x80
 8000850:	fa42 f303 	asr.w	r3, r2, r3
 8000854:	b2da      	uxtb	r2, r3
 8000856:	89b8      	ldrh	r0, [r7, #12]
 8000858:	8afb      	ldrh	r3, [r7, #22]
 800085a:	4403      	add	r3, r0
 800085c:	7af8      	ldrb	r0, [r7, #11]
 800085e:	fb03 f000 	mul.w	r0, r3, r0
 8000862:	89fc      	ldrh	r4, [r7, #14]
 8000864:	8abb      	ldrh	r3, [r7, #20]
 8000866:	4423      	add	r3, r4
 8000868:	10db      	asrs	r3, r3, #3
 800086a:	4403      	add	r3, r0
 800086c:	4618      	mov	r0, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4403      	add	r3, r0
 8000872:	430a      	orrs	r2, r1
 8000874:	b2d2      	uxtb	r2, r2
 8000876:	701a      	strb	r2, [r3, #0]
            for (uint16_t x = 0; x < size; x++)
 8000878:	8abb      	ldrh	r3, [r7, #20]
 800087a:	3301      	adds	r3, #1
 800087c:	82bb      	strh	r3, [r7, #20]
 800087e:	7afb      	ldrb	r3, [r7, #11]
 8000880:	b29b      	uxth	r3, r3
 8000882:	8aba      	ldrh	r2, [r7, #20]
 8000884:	429a      	cmp	r2, r3
 8000886:	d3cd      	bcc.n	8000824 <build_pixel_cluster+0x28>
        for (uint16_t y = 0; y < (size * 3); y++)
 8000888:	8afb      	ldrh	r3, [r7, #22]
 800088a:	3301      	adds	r3, #1
 800088c:	82fb      	strh	r3, [r7, #22]
 800088e:	8af9      	ldrh	r1, [r7, #22]
 8000890:	7afa      	ldrb	r2, [r7, #11]
 8000892:	4613      	mov	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	4413      	add	r3, r2
 8000898:	4299      	cmp	r1, r3
 800089a:	dbc0      	blt.n	800081e <build_pixel_cluster+0x22>
                    //letter_buf[y + (x >> 3)] &= (unsigned char)~(0x80 >> x);
                data[(start_y + y) * size + ((start_x + x) >> 3)] &= (unsigned char)~(0x80 >> (x + start_x) % 8);
            }
        }
    }
}
 800089c:	e043      	b.n	8000926 <build_pixel_cluster+0x12a>
        for (uint16_t y = 0; y < size * 3; y++)
 800089e:	2300      	movs	r3, #0
 80008a0:	827b      	strh	r3, [r7, #18]
 80008a2:	e039      	b.n	8000918 <build_pixel_cluster+0x11c>
            for (uint16_t x = 0; x < size; x++)
 80008a4:	2300      	movs	r3, #0
 80008a6:	823b      	strh	r3, [r7, #16]
 80008a8:	e02e      	b.n	8000908 <build_pixel_cluster+0x10c>
                data[(start_y + y) * size + ((start_x + x) >> 3)] &= (unsigned char)~(0x80 >> (x + start_x) % 8);
 80008aa:	89ba      	ldrh	r2, [r7, #12]
 80008ac:	8a7b      	ldrh	r3, [r7, #18]
 80008ae:	4413      	add	r3, r2
 80008b0:	7afa      	ldrb	r2, [r7, #11]
 80008b2:	fb03 f202 	mul.w	r2, r3, r2
 80008b6:	89f9      	ldrh	r1, [r7, #14]
 80008b8:	8a3b      	ldrh	r3, [r7, #16]
 80008ba:	440b      	add	r3, r1
 80008bc:	10db      	asrs	r3, r3, #3
 80008be:	4413      	add	r3, r2
 80008c0:	461a      	mov	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4413      	add	r3, r2
 80008c6:	7819      	ldrb	r1, [r3, #0]
 80008c8:	8a3a      	ldrh	r2, [r7, #16]
 80008ca:	89fb      	ldrh	r3, [r7, #14]
 80008cc:	4413      	add	r3, r2
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	f003 0307 	and.w	r3, r3, #7
 80008d4:	2280      	movs	r2, #128	@ 0x80
 80008d6:	fa42 f303 	asr.w	r3, r2, r3
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	43db      	mvns	r3, r3
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	89b8      	ldrh	r0, [r7, #12]
 80008e2:	8a7b      	ldrh	r3, [r7, #18]
 80008e4:	4403      	add	r3, r0
 80008e6:	7af8      	ldrb	r0, [r7, #11]
 80008e8:	fb03 f000 	mul.w	r0, r3, r0
 80008ec:	89fc      	ldrh	r4, [r7, #14]
 80008ee:	8a3b      	ldrh	r3, [r7, #16]
 80008f0:	4423      	add	r3, r4
 80008f2:	10db      	asrs	r3, r3, #3
 80008f4:	4403      	add	r3, r0
 80008f6:	4618      	mov	r0, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	4403      	add	r3, r0
 80008fc:	400a      	ands	r2, r1
 80008fe:	b2d2      	uxtb	r2, r2
 8000900:	701a      	strb	r2, [r3, #0]
            for (uint16_t x = 0; x < size; x++)
 8000902:	8a3b      	ldrh	r3, [r7, #16]
 8000904:	3301      	adds	r3, #1
 8000906:	823b      	strh	r3, [r7, #16]
 8000908:	7afb      	ldrb	r3, [r7, #11]
 800090a:	b29b      	uxth	r3, r3
 800090c:	8a3a      	ldrh	r2, [r7, #16]
 800090e:	429a      	cmp	r2, r3
 8000910:	d3cb      	bcc.n	80008aa <build_pixel_cluster+0xae>
        for (uint16_t y = 0; y < size * 3; y++)
 8000912:	8a7b      	ldrh	r3, [r7, #18]
 8000914:	3301      	adds	r3, #1
 8000916:	827b      	strh	r3, [r7, #18]
 8000918:	8a79      	ldrh	r1, [r7, #18]
 800091a:	7afa      	ldrb	r2, [r7, #11]
 800091c:	4613      	mov	r3, r2
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	4413      	add	r3, r2
 8000922:	4299      	cmp	r1, r3
 8000924:	dbbe      	blt.n	80008a4 <build_pixel_cluster+0xa8>
}
 8000926:	bf00      	nop
 8000928:	3718      	adds	r7, #24
 800092a:	46bd      	mov	sp, r7
 800092c:	bc90      	pop	{r4, r7}
 800092e:	4770      	bx	lr

08000930 <clear_area>:

static void clear_area(uint16_t start_x, uint16_t start_y, uint16_t width,   uint16_t height)
{
 8000930:	b490      	push	{r4, r7}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	4604      	mov	r4, r0
 8000938:	4608      	mov	r0, r1
 800093a:	4611      	mov	r1, r2
 800093c:	461a      	mov	r2, r3
 800093e:	4623      	mov	r3, r4
 8000940:	80fb      	strh	r3, [r7, #6]
 8000942:	4603      	mov	r3, r0
 8000944:	80bb      	strh	r3, [r7, #4]
 8000946:	460b      	mov	r3, r1
 8000948:	807b      	strh	r3, [r7, #2]
 800094a:	4613      	mov	r3, r2
 800094c:	803b      	strh	r3, [r7, #0]
    uint16_t end_x = start_x + width;
 800094e:	88fa      	ldrh	r2, [r7, #6]
 8000950:	887b      	ldrh	r3, [r7, #2]
 8000952:	4413      	add	r3, r2
 8000954:	81fb      	strh	r3, [r7, #14]
    uint16_t end_y = start_y + height;
 8000956:	88ba      	ldrh	r2, [r7, #4]
 8000958:	883b      	ldrh	r3, [r7, #0]
 800095a:	4413      	add	r3, r2
 800095c:	81bb      	strh	r3, [r7, #12]

    if (end_x > WIDTH)  end_x = WIDTH;
 800095e:	89fb      	ldrh	r3, [r7, #14]
 8000960:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000964:	d902      	bls.n	800096c <clear_area+0x3c>
 8000966:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800096a:	81fb      	strh	r3, [r7, #14]
    if (end_y > HEIGHT) end_y = HEIGHT;
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	2bf0      	cmp	r3, #240	@ 0xf0
 8000970:	d901      	bls.n	8000976 <clear_area+0x46>
 8000972:	23f0      	movs	r3, #240	@ 0xf0
 8000974:	81bb      	strh	r3, [r7, #12]

    uint16_t curr_x = start_x;
 8000976:	88fb      	ldrh	r3, [r7, #6]
 8000978:	817b      	strh	r3, [r7, #10]
    uint16_t curr_y = start_y;
 800097a:	88bb      	ldrh	r3, [r7, #4]
 800097c:	813b      	strh	r3, [r7, #8]

    while (curr_y < end_y)
 800097e:	e03e      	b.n	80009fe <clear_area+0xce>
    {
        changed_lines[curr_y / 8] |= 1 << (curr_y % 8);
 8000980:	893b      	ldrh	r3, [r7, #8]
 8000982:	08db      	lsrs	r3, r3, #3
 8000984:	b298      	uxth	r0, r3
 8000986:	4602      	mov	r2, r0
 8000988:	4b22      	ldr	r3, [pc, #136]	@ (8000a14 <clear_area+0xe4>)
 800098a:	5c9b      	ldrb	r3, [r3, r2]
 800098c:	b25a      	sxtb	r2, r3
 800098e:	893b      	ldrh	r3, [r7, #8]
 8000990:	f003 0307 	and.w	r3, r3, #7
 8000994:	2101      	movs	r1, #1
 8000996:	fa01 f303 	lsl.w	r3, r1, r3
 800099a:	b25b      	sxtb	r3, r3
 800099c:	4313      	orrs	r3, r2
 800099e:	b25b      	sxtb	r3, r3
 80009a0:	4602      	mov	r2, r0
 80009a2:	b2d9      	uxtb	r1, r3
 80009a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a14 <clear_area+0xe4>)
 80009a6:	5499      	strb	r1, [r3, r2]
        // clear pixel (curr_x, curr_y)
        sharp_buffer[curr_y * BYTE_WIDTH + (curr_x >> 3)] &=
 80009a8:	893b      	ldrh	r3, [r7, #8]
 80009aa:	2232      	movs	r2, #50	@ 0x32
 80009ac:	fb02 f303 	mul.w	r3, r2, r3
 80009b0:	897a      	ldrh	r2, [r7, #10]
 80009b2:	08d2      	lsrs	r2, r2, #3
 80009b4:	b292      	uxth	r2, r2
 80009b6:	4413      	add	r3, r2
 80009b8:	4a17      	ldr	r2, [pc, #92]	@ (8000a18 <clear_area+0xe8>)
 80009ba:	5cd1      	ldrb	r1, [r2, r3]
            (unsigned char)~(0x80 >> (curr_x & 7));
 80009bc:	897b      	ldrh	r3, [r7, #10]
 80009be:	f003 0307 	and.w	r3, r3, #7
 80009c2:	2280      	movs	r2, #128	@ 0x80
 80009c4:	fa42 f303 	asr.w	r3, r2, r3
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	43db      	mvns	r3, r3
 80009cc:	b2da      	uxtb	r2, r3
        sharp_buffer[curr_y * BYTE_WIDTH + (curr_x >> 3)] &=
 80009ce:	893b      	ldrh	r3, [r7, #8]
 80009d0:	2032      	movs	r0, #50	@ 0x32
 80009d2:	fb00 f303 	mul.w	r3, r0, r3
 80009d6:	8978      	ldrh	r0, [r7, #10]
 80009d8:	08c0      	lsrs	r0, r0, #3
 80009da:	b280      	uxth	r0, r0
 80009dc:	4403      	add	r3, r0
 80009de:	400a      	ands	r2, r1
 80009e0:	b2d1      	uxtb	r1, r2
 80009e2:	4a0d      	ldr	r2, [pc, #52]	@ (8000a18 <clear_area+0xe8>)
 80009e4:	54d1      	strb	r1, [r2, r3]

        // advance
        curr_x++;
 80009e6:	897b      	ldrh	r3, [r7, #10]
 80009e8:	3301      	adds	r3, #1
 80009ea:	817b      	strh	r3, [r7, #10]
        if (curr_x >= end_x)
 80009ec:	897a      	ldrh	r2, [r7, #10]
 80009ee:	89fb      	ldrh	r3, [r7, #14]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d304      	bcc.n	80009fe <clear_area+0xce>
        {
            curr_x = start_x;
 80009f4:	88fb      	ldrh	r3, [r7, #6]
 80009f6:	817b      	strh	r3, [r7, #10]
            curr_y++;
 80009f8:	893b      	ldrh	r3, [r7, #8]
 80009fa:	3301      	adds	r3, #1
 80009fc:	813b      	strh	r3, [r7, #8]
    while (curr_y < end_y)
 80009fe:	893a      	ldrh	r2, [r7, #8]
 8000a00:	89bb      	ldrh	r3, [r7, #12]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	d3bc      	bcc.n	8000980 <clear_area+0x50>
        }
    }
}
 8000a06:	bf00      	nop
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bc90      	pop	{r4, r7}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20003070 	.word	0x20003070
 8000a18:	20000190 	.word	0x20000190

08000a1c <print_area>:


static void print_area(uint16_t start_x, uint16_t start_y, uint16_t width, uint16_t height, const unsigned char* data)
{
 8000a1c:	b490      	push	{r4, r7}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4604      	mov	r4, r0
 8000a24:	4608      	mov	r0, r1
 8000a26:	4611      	mov	r1, r2
 8000a28:	461a      	mov	r2, r3
 8000a2a:	4623      	mov	r3, r4
 8000a2c:	80fb      	strh	r3, [r7, #6]
 8000a2e:	4603      	mov	r3, r0
 8000a30:	80bb      	strh	r3, [r7, #4]
 8000a32:	460b      	mov	r3, r1
 8000a34:	807b      	strh	r3, [r7, #2]
 8000a36:	4613      	mov	r3, r2
 8000a38:	803b      	strh	r3, [r7, #0]
    // both of these values are relative to the start_x and start_y
    uint16_t curr_x = 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	81fb      	strh	r3, [r7, #14]
    uint16_t curr_y = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	81bb      	strh	r3, [r7, #12]


    while (curr_y < height && (curr_y + start_y) < HEIGHT)
 8000a42:	e0af      	b.n	8000ba4 <print_area+0x188>
    {
        changed_lines[(start_y + curr_y) / 8] |= 1 << ((start_y + curr_y) % 8);
 8000a44:	88ba      	ldrh	r2, [r7, #4]
 8000a46:	89bb      	ldrh	r3, [r7, #12]
 8000a48:	4413      	add	r3, r2
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	da00      	bge.n	8000a50 <print_area+0x34>
 8000a4e:	3307      	adds	r3, #7
 8000a50:	10db      	asrs	r3, r3, #3
 8000a52:	4a5c      	ldr	r2, [pc, #368]	@ (8000bc4 <print_area+0x1a8>)
 8000a54:	5cd2      	ldrb	r2, [r2, r3]
 8000a56:	b251      	sxtb	r1, r2
 8000a58:	88b8      	ldrh	r0, [r7, #4]
 8000a5a:	89ba      	ldrh	r2, [r7, #12]
 8000a5c:	4402      	add	r2, r0
 8000a5e:	b292      	uxth	r2, r2
 8000a60:	f002 0207 	and.w	r2, r2, #7
 8000a64:	2001      	movs	r0, #1
 8000a66:	fa00 f202 	lsl.w	r2, r0, r2
 8000a6a:	b252      	sxtb	r2, r2
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	b252      	sxtb	r2, r2
 8000a70:	b2d1      	uxtb	r1, r2
 8000a72:	4a54      	ldr	r2, [pc, #336]	@ (8000bc4 <print_area+0x1a8>)
 8000a74:	54d1      	strb	r1, [r2, r3]

        if (curr_y == TOP_DIVIDER_ROW)
 8000a76:	89bb      	ldrh	r3, [r7, #12]
 8000a78:	2b3e      	cmp	r3, #62	@ 0x3e
 8000a7a:	d103      	bne.n	8000a84 <print_area+0x68>
        {
            curr_y++;
 8000a7c:	89bb      	ldrh	r3, [r7, #12]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	81bb      	strh	r3, [r7, #12]
            continue;
 8000a82:	e08f      	b.n	8000ba4 <print_area+0x188>
        }

        if (curr_y < TOP_DIVIDER_ROW && (curr_x == TOP_LEFT_DIVIDER_COLUMN || curr_x == TOP_RIGHT_DIVIDER_COLUMN))
 8000a84:	89bb      	ldrh	r3, [r7, #12]
 8000a86:	2b3d      	cmp	r3, #61	@ 0x3d
 8000a88:	d812      	bhi.n	8000ab0 <print_area+0x94>
 8000a8a:	89fb      	ldrh	r3, [r7, #14]
 8000a8c:	2b78      	cmp	r3, #120	@ 0x78
 8000a8e:	d002      	beq.n	8000a96 <print_area+0x7a>
 8000a90:	89fb      	ldrh	r3, [r7, #14]
 8000a92:	2be6      	cmp	r3, #230	@ 0xe6
 8000a94:	d10c      	bne.n	8000ab0 <print_area+0x94>
        {
            curr_x++;
 8000a96:	89fb      	ldrh	r3, [r7, #14]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	81fb      	strh	r3, [r7, #14]
            if (curr_x >= width)
 8000a9c:	89fa      	ldrh	r2, [r7, #14]
 8000a9e:	887b      	ldrh	r3, [r7, #2]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d37e      	bcc.n	8000ba2 <print_area+0x186>
            {
                curr_x = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	81fb      	strh	r3, [r7, #14]
                ++curr_y;
 8000aa8:	89bb      	ldrh	r3, [r7, #12]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	81bb      	strh	r3, [r7, #12]
            }
            continue;
 8000aae:	e078      	b.n	8000ba2 <print_area+0x186>
        }

        if ((data[curr_y * width / 8 + (curr_x >> 3)] & (0x80 >> (curr_x % 8))) == 0)
 8000ab0:	89bb      	ldrh	r3, [r7, #12]
 8000ab2:	887a      	ldrh	r2, [r7, #2]
 8000ab4:	fb02 f303 	mul.w	r3, r2, r3
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	da00      	bge.n	8000abe <print_area+0xa2>
 8000abc:	3307      	adds	r3, #7
 8000abe:	10db      	asrs	r3, r3, #3
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	89fb      	ldrh	r3, [r7, #14]
 8000ac4:	08db      	lsrs	r3, r3, #3
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	4413      	add	r3, r2
 8000aca:	461a      	mov	r2, r3
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	4413      	add	r3, r2
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	89fb      	ldrh	r3, [r7, #14]
 8000ad6:	f003 0307 	and.w	r3, r3, #7
 8000ada:	2280      	movs	r2, #128	@ 0x80
 8000adc:	fa42 f303 	asr.w	r3, r2, r3
 8000ae0:	400b      	ands	r3, r1
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d12a      	bne.n	8000b3c <print_area+0x120>
        {
            sharp_buffer[(curr_y + start_y) * (BYTE_WIDTH) + ((curr_x + start_x) >> 3)] &= ~(unsigned char)(0x80 >> ((start_x + curr_x) % 8));
 8000ae6:	89ba      	ldrh	r2, [r7, #12]
 8000ae8:	88bb      	ldrh	r3, [r7, #4]
 8000aea:	4413      	add	r3, r2
 8000aec:	2232      	movs	r2, #50	@ 0x32
 8000aee:	fb03 f202 	mul.w	r2, r3, r2
 8000af2:	89f9      	ldrh	r1, [r7, #14]
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	440b      	add	r3, r1
 8000af8:	10db      	asrs	r3, r3, #3
 8000afa:	4413      	add	r3, r2
 8000afc:	4a32      	ldr	r2, [pc, #200]	@ (8000bc8 <print_area+0x1ac>)
 8000afe:	5cd3      	ldrb	r3, [r2, r3]
 8000b00:	b25a      	sxtb	r2, r3
 8000b02:	88f9      	ldrh	r1, [r7, #6]
 8000b04:	89fb      	ldrh	r3, [r7, #14]
 8000b06:	440b      	add	r3, r1
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	2180      	movs	r1, #128	@ 0x80
 8000b10:	fa41 f303 	asr.w	r3, r1, r3
 8000b14:	b25b      	sxtb	r3, r3
 8000b16:	43db      	mvns	r3, r3
 8000b18:	b25b      	sxtb	r3, r3
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	b258      	sxtb	r0, r3
 8000b1e:	89ba      	ldrh	r2, [r7, #12]
 8000b20:	88bb      	ldrh	r3, [r7, #4]
 8000b22:	4413      	add	r3, r2
 8000b24:	2232      	movs	r2, #50	@ 0x32
 8000b26:	fb03 f202 	mul.w	r2, r3, r2
 8000b2a:	89f9      	ldrh	r1, [r7, #14]
 8000b2c:	88fb      	ldrh	r3, [r7, #6]
 8000b2e:	440b      	add	r3, r1
 8000b30:	10db      	asrs	r3, r3, #3
 8000b32:	4413      	add	r3, r2
 8000b34:	b2c1      	uxtb	r1, r0
 8000b36:	4a24      	ldr	r2, [pc, #144]	@ (8000bc8 <print_area+0x1ac>)
 8000b38:	54d1      	strb	r1, [r2, r3]
 8000b3a:	e025      	b.n	8000b88 <print_area+0x16c>
        }

        else
        {
            sharp_buffer[(curr_y + start_y) * (BYTE_WIDTH) + ((curr_x + start_x) >> 3)] |= (unsigned char)(0x80 >> ((start_x + curr_x) % 8));
 8000b3c:	89ba      	ldrh	r2, [r7, #12]
 8000b3e:	88bb      	ldrh	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	2232      	movs	r2, #50	@ 0x32
 8000b44:	fb03 f202 	mul.w	r2, r3, r2
 8000b48:	89f9      	ldrh	r1, [r7, #14]
 8000b4a:	88fb      	ldrh	r3, [r7, #6]
 8000b4c:	440b      	add	r3, r1
 8000b4e:	10db      	asrs	r3, r3, #3
 8000b50:	4413      	add	r3, r2
 8000b52:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc8 <print_area+0x1ac>)
 8000b54:	5cd1      	ldrb	r1, [r2, r3]
 8000b56:	88fa      	ldrh	r2, [r7, #6]
 8000b58:	89fb      	ldrh	r3, [r7, #14]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	2280      	movs	r2, #128	@ 0x80
 8000b64:	fa42 f303 	asr.w	r3, r2, r3
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	89b8      	ldrh	r0, [r7, #12]
 8000b6c:	88bb      	ldrh	r3, [r7, #4]
 8000b6e:	4403      	add	r3, r0
 8000b70:	2032      	movs	r0, #50	@ 0x32
 8000b72:	fb03 f000 	mul.w	r0, r3, r0
 8000b76:	89fc      	ldrh	r4, [r7, #14]
 8000b78:	88fb      	ldrh	r3, [r7, #6]
 8000b7a:	4423      	add	r3, r4
 8000b7c:	10db      	asrs	r3, r3, #3
 8000b7e:	4403      	add	r3, r0
 8000b80:	430a      	orrs	r2, r1
 8000b82:	b2d1      	uxtb	r1, r2
 8000b84:	4a10      	ldr	r2, [pc, #64]	@ (8000bc8 <print_area+0x1ac>)
 8000b86:	54d1      	strb	r1, [r2, r3]
        }

        ++curr_x;
 8000b88:	89fb      	ldrh	r3, [r7, #14]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	81fb      	strh	r3, [r7, #14]

        if (curr_x >= width)
 8000b8e:	89fa      	ldrh	r2, [r7, #14]
 8000b90:	887b      	ldrh	r3, [r7, #2]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d306      	bcc.n	8000ba4 <print_area+0x188>
        {
            curr_x = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	81fb      	strh	r3, [r7, #14]
            ++curr_y;
 8000b9a:	89bb      	ldrh	r3, [r7, #12]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	81bb      	strh	r3, [r7, #12]
 8000ba0:	e000      	b.n	8000ba4 <print_area+0x188>
            continue;
 8000ba2:	bf00      	nop
    while (curr_y < height && (curr_y + start_y) < HEIGHT)
 8000ba4:	89ba      	ldrh	r2, [r7, #12]
 8000ba6:	883b      	ldrh	r3, [r7, #0]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d205      	bcs.n	8000bb8 <print_area+0x19c>
 8000bac:	89ba      	ldrh	r2, [r7, #12]
 8000bae:	88bb      	ldrh	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	2bef      	cmp	r3, #239	@ 0xef
 8000bb4:	f77f af46 	ble.w	8000a44 <print_area+0x28>
        }
    }
}
 8000bb8:	bf00      	nop
 8000bba:	3710      	adds	r7, #16
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc90      	pop	{r4, r7}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20003070 	.word	0x20003070
 8000bc8:	20000190 	.word	0x20000190

08000bcc <print_string>:
// char size is the multiplier to the size of each letter. The unmultiplied size is 8x8 pixles and sizes increase exponentially.
// Size 2 is 32x32 and size 3 is 72x72.
// The size squared is the number of pixels multiplied by the origional
// You must null terminate your strings or you will segfault
static int print_string(uint16_t start_x, uint16_t start_y, uint8_t char_size, const char* str)
{
 8000bcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bd0:	b08d      	sub	sp, #52	@ 0x34
 8000bd2:	af02      	add	r7, sp, #8
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	81fb      	strh	r3, [r7, #14]
 8000bda:	460b      	mov	r3, r1
 8000bdc:	81bb      	strh	r3, [r7, #12]
 8000bde:	4613      	mov	r3, r2
 8000be0:	72fb      	strb	r3, [r7, #11]
    uint16_t curr_x = start_x;
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t curr_y = start_y;
 8000be6:	89bb      	ldrh	r3, [r7, #12]
 8000be8:	84bb      	strh	r3, [r7, #36]	@ 0x24

    uint16_t letter_side_length_x = char_size << 3;
 8000bea:	7afb      	ldrb	r3, [r7, #11]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	00db      	lsls	r3, r3, #3
 8000bf0:	83bb      	strh	r3, [r7, #28]
    uint16_t letter_side_length_y = char_size * 5;
 8000bf2:	7afb      	ldrb	r3, [r7, #11]
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	0092      	lsls	r2, r2, #2
 8000bfa:	4413      	add	r3, r2
 8000bfc:	837b      	strh	r3, [r7, #26]

    uint16_t i = 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (str[i] != '\0')
 8000c02:	e0c4      	b.n	8000d8e <print_string+0x1c2>
    {
 8000c04:	466b      	mov	r3, sp
 8000c06:	461e      	mov	r6, r3
        if (curr_x == 0 && str[i] == ' ')
 8000c08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d10a      	bne.n	8000c24 <print_string+0x58>
 8000c0e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000c10:	687a      	ldr	r2, [r7, #4]
 8000c12:	4413      	add	r3, r2
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b20      	cmp	r3, #32
 8000c18:	d104      	bne.n	8000c24 <print_string+0x58>
        {
            ++i;
 8000c1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	847b      	strh	r3, [r7, #34]	@ 0x22
            continue;
 8000c20:	46b5      	mov	sp, r6
 8000c22:	e0b4      	b.n	8000d8e <print_string+0x1c2>
        }

        unsigned char letter_buf[(letter_side_length_x * letter_side_length_y * 3) >> 3];
 8000c24:	8bbb      	ldrh	r3, [r7, #28]
 8000c26:	8b7a      	ldrh	r2, [r7, #26]
 8000c28:	fb03 f202 	mul.w	r2, r3, r2
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	4413      	add	r3, r2
 8000c32:	10d9      	asrs	r1, r3, #3
 8000c34:	1e4b      	subs	r3, r1, #1
 8000c36:	617b      	str	r3, [r7, #20]
 8000c38:	460a      	mov	r2, r1
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	4614      	mov	r4, r2
 8000c3e:	461d      	mov	r5, r3
 8000c40:	f04f 0200 	mov.w	r2, #0
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	00eb      	lsls	r3, r5, #3
 8000c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c4e:	00e2      	lsls	r2, r4, #3
 8000c50:	460a      	mov	r2, r1
 8000c52:	2300      	movs	r3, #0
 8000c54:	4690      	mov	r8, r2
 8000c56:	4699      	mov	r9, r3
 8000c58:	f04f 0200 	mov.w	r2, #0
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c64:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c68:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	3307      	adds	r3, #7
 8000c70:	08db      	lsrs	r3, r3, #3
 8000c72:	00db      	lsls	r3, r3, #3
 8000c74:	ebad 0d03 	sub.w	sp, sp, r3
 8000c78:	ab02      	add	r3, sp, #8
 8000c7a:	3300      	adds	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
        memset(letter_buf, 0, sizeof(letter_buf));
 8000c7e:	460b      	mov	r3, r1
 8000c80:	461a      	mov	r2, r3
 8000c82:	2100      	movs	r1, #0
 8000c84:	6938      	ldr	r0, [r7, #16]
 8000c86:	f008 fe59 	bl	800993c <memset>

        for (uint16_t y = 0; y < FONT_HEIGHT; ++y)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	843b      	strh	r3, [r7, #32]
 8000c8e:	e04e      	b.n	8000d2e <print_string+0x162>
        {
            for (uint16_t x = 0; x < (FONT_BYTE_WIDTH << 3); ++x)
 8000c90:	2300      	movs	r3, #0
 8000c92:	83fb      	strh	r3, [r7, #30]
 8000c94:	e045      	b.n	8000d22 <print_string+0x156>
            {
                if ((FONT[str[i] - LOW_CHAR][y] & (0x80 >> x)) == 0)
 8000c96:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	f1a3 0220 	sub.w	r2, r3, #32
 8000ca2:	8c39      	ldrh	r1, [r7, #32]
 8000ca4:	4840      	ldr	r0, [pc, #256]	@ (8000da8 <print_string+0x1dc>)
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	4413      	add	r3, r2
 8000cac:	4403      	add	r3, r0
 8000cae:	440b      	add	r3, r1
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	8bfb      	ldrh	r3, [r7, #30]
 8000cb6:	2280      	movs	r2, #128	@ 0x80
 8000cb8:	fa42 f303 	asr.w	r3, r2, r3
 8000cbc:	400b      	ands	r3, r1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d116      	bne.n	8000cf0 <print_string+0x124>
                {
                    //letter_buf[y + (x >> 3)] &= (unsigned char)~(0x80 >> x);
                    build_pixel_cluster(x * char_size, y * char_size * 3, char_size, letter_buf, 0);
 8000cc2:	7afb      	ldrb	r3, [r7, #11]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	8bfa      	ldrh	r2, [r7, #30]
 8000cc8:	fb12 f303 	smulbb	r3, r2, r3
 8000ccc:	b298      	uxth	r0, r3
 8000cce:	7afb      	ldrb	r3, [r7, #11]
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	8c3a      	ldrh	r2, [r7, #32]
 8000cd4:	fb12 f303 	smulbb	r3, r2, r3
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	461a      	mov	r2, r3
 8000cdc:	0052      	lsls	r2, r2, #1
 8000cde:	4413      	add	r3, r2
 8000ce0:	b299      	uxth	r1, r3
 8000ce2:	7afa      	ldrb	r2, [r7, #11]
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	f7ff fd87 	bl	80007fc <build_pixel_cluster>
 8000cee:	e015      	b.n	8000d1c <print_string+0x150>
                }

                else
                {
                    //letter_buf[y + (x >> 3)] |= (unsigned char)(0x80 >> x);
                    build_pixel_cluster(x * char_size, y * char_size * 3, char_size, letter_buf, 1);
 8000cf0:	7afb      	ldrb	r3, [r7, #11]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	8bfa      	ldrh	r2, [r7, #30]
 8000cf6:	fb12 f303 	smulbb	r3, r2, r3
 8000cfa:	b298      	uxth	r0, r3
 8000cfc:	7afb      	ldrb	r3, [r7, #11]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	8c3a      	ldrh	r2, [r7, #32]
 8000d02:	fb12 f303 	smulbb	r3, r2, r3
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	461a      	mov	r2, r3
 8000d0a:	0052      	lsls	r2, r2, #1
 8000d0c:	4413      	add	r3, r2
 8000d0e:	b299      	uxth	r1, r3
 8000d10:	7afa      	ldrb	r2, [r7, #11]
 8000d12:	2301      	movs	r3, #1
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	f7ff fd70 	bl	80007fc <build_pixel_cluster>
            for (uint16_t x = 0; x < (FONT_BYTE_WIDTH << 3); ++x)
 8000d1c:	8bfb      	ldrh	r3, [r7, #30]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	83fb      	strh	r3, [r7, #30]
 8000d22:	8bfb      	ldrh	r3, [r7, #30]
 8000d24:	2b07      	cmp	r3, #7
 8000d26:	d9b6      	bls.n	8000c96 <print_string+0xca>
        for (uint16_t y = 0; y < FONT_HEIGHT; ++y)
 8000d28:	8c3b      	ldrh	r3, [r7, #32]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	843b      	strh	r3, [r7, #32]
 8000d2e:	8c3b      	ldrh	r3, [r7, #32]
 8000d30:	2b04      	cmp	r3, #4
 8000d32:	d9ad      	bls.n	8000c90 <print_string+0xc4>
                }
            }
        }

        print_area(curr_x, curr_y, letter_side_length_x, letter_side_length_y * 3, letter_buf);
 8000d34:	8b7b      	ldrh	r3, [r7, #26]
 8000d36:	461a      	mov	r2, r3
 8000d38:	0052      	lsls	r2, r2, #1
 8000d3a:	4413      	add	r3, r2
 8000d3c:	fa1f fc83 	uxth.w	ip, r3
 8000d40:	8bba      	ldrh	r2, [r7, #28]
 8000d42:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8000d44:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	4663      	mov	r3, ip
 8000d4c:	f7ff fe66 	bl	8000a1c <print_area>

        curr_x += letter_side_length_x;
 8000d50:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d52:	8bbb      	ldrh	r3, [r7, #28]
 8000d54:	4413      	add	r3, r2
 8000d56:	84fb      	strh	r3, [r7, #38]	@ 0x26

        if (curr_x + letter_side_length_x >= WIDTH)
 8000d58:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d5a:	8bbb      	ldrh	r3, [r7, #28]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000d62:	db09      	blt.n	8000d78 <print_string+0x1ac>
        {
            curr_x = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	84fb      	strh	r3, [r7, #38]	@ 0x26
            curr_y += letter_side_length_y * 3;
 8000d68:	8b7b      	ldrh	r3, [r7, #26]
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	0052      	lsls	r2, r2, #1
 8000d6e:	4413      	add	r3, r2
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d74:	4413      	add	r3, r2
 8000d76:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }

        if (curr_y >= HEIGHT)
 8000d78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d7a:	2bef      	cmp	r3, #239	@ 0xef
 8000d7c:	d903      	bls.n	8000d86 <print_string+0x1ba>
        {
            return -1;
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d82:	46b5      	mov	sp, r6
 8000d84:	e00b      	b.n	8000d9e <print_string+0x1d2>
        }
        ++i;
 8000d86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000d88:	3301      	adds	r3, #1
 8000d8a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000d8c:	46b5      	mov	sp, r6
    while (str[i] != '\0')
 8000d8e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	4413      	add	r3, r2
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	f47f af34 	bne.w	8000c04 <print_string+0x38>
    }

    return 0;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	372c      	adds	r7, #44	@ 0x2c
 8000da2:	46bd      	mov	sp, r7
 8000da4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000da8:	0800a104 	.word	0x0800a104

08000dac <init_display>:
    }
}
*/

static void init_display(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
    for (uint32_t y = 0; y < HEIGHT; y++)
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	e053      	b.n	8000e60 <init_display+0xb4>
    {
        for (uint32_t x = 0; x < WIDTH; x++)
 8000db8:	2300      	movs	r3, #0
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	e049      	b.n	8000e52 <init_display+0xa6>
        {
            if (y < TOP_DIVIDER_ROW && (x == TOP_LEFT_DIVIDER_COLUMN || x == TOP_RIGHT_DIVIDER_COLUMN) || y == TOP_DIVIDER_ROW)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2b3d      	cmp	r3, #61	@ 0x3d
 8000dc2:	d805      	bhi.n	8000dd0 <init_display+0x24>
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	2b78      	cmp	r3, #120	@ 0x78
 8000dc8:	d005      	beq.n	8000dd6 <init_display+0x2a>
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	2be6      	cmp	r3, #230	@ 0xe6
 8000dce:	d002      	beq.n	8000dd6 <init_display+0x2a>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2b3e      	cmp	r3, #62	@ 0x3e
 8000dd4:	d11b      	bne.n	8000e0e <init_display+0x62>
            {
                sharp_buffer[(y * BYTE_WIDTH) + (x >> 3)] |= (unsigned char)(0x80 >> x % 8);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2232      	movs	r2, #50	@ 0x32
 8000dda:	fb03 f202 	mul.w	r2, r3, r2
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	08db      	lsrs	r3, r3, #3
 8000de2:	4413      	add	r3, r2
 8000de4:	4a23      	ldr	r2, [pc, #140]	@ (8000e74 <init_display+0xc8>)
 8000de6:	5cd1      	ldrb	r1, [r2, r3]
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	2280      	movs	r2, #128	@ 0x80
 8000df0:	fa42 f303 	asr.w	r3, r2, r3
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2032      	movs	r0, #50	@ 0x32
 8000dfa:	fb03 f000 	mul.w	r0, r3, r0
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	08db      	lsrs	r3, r3, #3
 8000e02:	4403      	add	r3, r0
 8000e04:	430a      	orrs	r2, r1
 8000e06:	b2d1      	uxtb	r1, r2
 8000e08:	4a1a      	ldr	r2, [pc, #104]	@ (8000e74 <init_display+0xc8>)
 8000e0a:	54d1      	strb	r1, [r2, r3]
 8000e0c:	e01e      	b.n	8000e4c <init_display+0xa0>
            }

            else
            {
                sharp_buffer[(y * BYTE_WIDTH) + (x >> 3)] &= ~(unsigned char)(0x80 >> x % 8);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2232      	movs	r2, #50	@ 0x32
 8000e12:	fb03 f202 	mul.w	r2, r3, r2
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	08db      	lsrs	r3, r3, #3
 8000e1a:	4413      	add	r3, r2
 8000e1c:	4a15      	ldr	r2, [pc, #84]	@ (8000e74 <init_display+0xc8>)
 8000e1e:	5cd3      	ldrb	r3, [r2, r3]
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	f003 0307 	and.w	r3, r3, #7
 8000e28:	2180      	movs	r1, #128	@ 0x80
 8000e2a:	fa41 f303 	asr.w	r3, r1, r3
 8000e2e:	b25b      	sxtb	r3, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	b25b      	sxtb	r3, r3
 8000e34:	4013      	ands	r3, r2
 8000e36:	b259      	sxtb	r1, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2232      	movs	r2, #50	@ 0x32
 8000e3c:	fb03 f202 	mul.w	r2, r3, r2
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	08db      	lsrs	r3, r3, #3
 8000e44:	4413      	add	r3, r2
 8000e46:	b2c9      	uxtb	r1, r1
 8000e48:	4a0a      	ldr	r2, [pc, #40]	@ (8000e74 <init_display+0xc8>)
 8000e4a:	54d1      	strb	r1, [r2, r3]
        for (uint32_t x = 0; x < WIDTH; x++)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000e58:	d3b1      	bcc.n	8000dbe <init_display+0x12>
    for (uint32_t y = 0; y < HEIGHT; y++)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2bef      	cmp	r3, #239	@ 0xef
 8000e64:	d9a8      	bls.n	8000db8 <init_display+0xc>
            }
        }
    }
    mark_all_dirty();
 8000e66:	f7ff fbd1 	bl	800060c <mark_all_dirty>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000190 	.word	0x20000190

08000e78 <display_speed>:


int display_speed(uint8_t speed)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
    char speed_str[4]; //max 3 digits + null terminator
    snprintf(speed_str, sizeof(speed_str), "%d",speed);
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	f107 000c 	add.w	r0, r7, #12
 8000e88:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <display_speed+0x3c>)
 8000e8a:	2104      	movs	r1, #4
 8000e8c:	f008 fd20 	bl	80098d0 <sniprintf>

    clear_area(SPEED_X, SPEED_Y, TOP_LEFT_DIVIDER_COLUMN - 1, TOP_DIVIDER_ROW - 1);
 8000e90:	233d      	movs	r3, #61	@ 0x3d
 8000e92:	2277      	movs	r2, #119	@ 0x77
 8000e94:	2100      	movs	r1, #0
 8000e96:	2000      	movs	r0, #0
 8000e98:	f7ff fd4a 	bl	8000930 <clear_area>
    return print_string(SPEED_X, SPEED_Y, 5, speed_str);
 8000e9c:	f107 030c 	add.w	r3, r7, #12
 8000ea0:	2205      	movs	r2, #5
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	f7ff fe91 	bl	8000bcc <print_string>
 8000eaa:	4603      	mov	r3, r0
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3710      	adds	r7, #16
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	0800a0f4 	.word	0x0800a0f4

08000eb8 <write_sharp>:
    return print_string(menu_num_x, menu_num_y, 5, menu_num_str);
}


static void write_sharp(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b0be      	sub	sp, #248	@ 0xf8
 8000ebc:	af00      	add	r7, sp, #0
    uint8_t lines_to_change[HEIGHT];
    uint8_t num_lines = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
    for (int y = 0; y < HEIGHT; ++y)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000eca:	e026      	b.n	8000f1a <write_sharp+0x62>
    {
        if (changed_lines[y / 8] & (1 << (y % 8)))
 8000ecc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	da00      	bge.n	8000ed6 <write_sharp+0x1e>
 8000ed4:	3307      	adds	r3, #7
 8000ed6:	10db      	asrs	r3, r3, #3
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4b1d      	ldr	r3, [pc, #116]	@ (8000f50 <write_sharp+0x98>)
 8000edc:	5c9b      	ldrb	r3, [r3, r2]
 8000ede:	461a      	mov	r2, r3
 8000ee0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000ee4:	f003 0307 	and.w	r3, r3, #7
 8000ee8:	fa42 f303 	asr.w	r3, r2, r3
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00d      	beq.n	8000f10 <write_sharp+0x58>
        {
            lines_to_change[num_lines] = y;
 8000ef4:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8000ef8:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	33f8      	adds	r3, #248	@ 0xf8
 8000f00:	443b      	add	r3, r7
 8000f02:	f803 2cf8 	strb.w	r2, [r3, #-248]
            ++num_lines;
 8000f06:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
    for (int y = 0; y < HEIGHT; ++y)
 8000f10:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000f14:	3301      	adds	r3, #1
 8000f16:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000f1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000f1e:	2bef      	cmp	r3, #239	@ 0xef
 8000f20:	ddd4      	ble.n	8000ecc <write_sharp+0x14>
        }

    }

    if (num_lines > 0)
 8000f22:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d007      	beq.n	8000f3a <write_sharp+0x82>
    {
        write_lines(lines_to_change, num_lines);
 8000f2a:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8000f2e:	463b      	mov	r3, r7
 8000f30:	4611      	mov	r1, r2
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff fbce 	bl	80006d4 <write_lines>
 8000f38:	e001      	b.n	8000f3e <write_sharp+0x86>
    }

    else
    {
        sharp_vcom();
 8000f3a:	f7ff fbb1 	bl	80006a0 <sharp_vcom>
    }
    memset(changed_lines, 0, sizeof(changed_lines));
 8000f3e:	221e      	movs	r2, #30
 8000f40:	2100      	movs	r1, #0
 8000f42:	4803      	ldr	r0, [pc, #12]	@ (8000f50 <write_sharp+0x98>)
 8000f44:	f008 fcfa 	bl	800993c <memset>
}
 8000f48:	bf00      	nop
 8000f4a:	37f8      	adds	r7, #248	@ 0xf8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20003070 	.word	0x20003070

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f58:	f000 fc2e 	bl	80017b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f820 	bl	8000fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 f91c 	bl	800119c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f64:	f000 f886 	bl	8001074 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f68:	f000 f8b2 	bl	80010d0 <MX_I2S3_Init>
  MX_SPI2_Init();
 8000f6c:	f000 f8e0 	bl	8001130 <MX_SPI2_Init>
  MX_USB_HOST_Init();
 8000f70:	f008 f8f8 	bl	8009164 <MX_USB_HOST_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_display();
 8000f74:	f7ff ff1a 	bl	8000dac <init_display>
  display_speed(100);
 8000f78:	2064      	movs	r0, #100	@ 0x64
 8000f7a:	f7ff ff7d 	bl	8000e78 <display_speed>
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f7e:	f008 f917 	bl	80091b0 <MX_USB_HOST_Process>
    write_sharp();
 8000f82:	f7ff ff99 	bl	8000eb8 <write_sharp>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000f86:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f8a:	4804      	ldr	r0, [pc, #16]	@ (8000f9c <main+0x48>)
 8000f8c:	f000 ff71 	bl	8001e72 <HAL_GPIO_TogglePin>
    HAL_Delay(500);
 8000f90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f94:	f000 fc82 	bl	800189c <HAL_Delay>
    MX_USB_HOST_Process();
 8000f98:	bf00      	nop
 8000f9a:	e7f0      	b.n	8000f7e <main+0x2a>
 8000f9c:	40020c00 	.word	0x40020c00

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b094      	sub	sp, #80	@ 0x50
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 0320 	add.w	r3, r7, #32
 8000faa:	2230      	movs	r2, #48	@ 0x30
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f008 fcc4 	bl	800993c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	4b28      	ldr	r3, [pc, #160]	@ (800106c <SystemClock_Config+0xcc>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fcc:	4a27      	ldr	r2, [pc, #156]	@ (800106c <SystemClock_Config+0xcc>)
 8000fce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd4:	4b25      	ldr	r3, [pc, #148]	@ (800106c <SystemClock_Config+0xcc>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	4b22      	ldr	r3, [pc, #136]	@ (8001070 <SystemClock_Config+0xd0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a21      	ldr	r2, [pc, #132]	@ (8001070 <SystemClock_Config+0xd0>)
 8000fea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fee:	6013      	str	r3, [r2, #0]
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8001070 <SystemClock_Config+0xd0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001000:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001006:	2302      	movs	r3, #2
 8001008:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800100a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800100e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001010:	2308      	movs	r3, #8
 8001012:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001014:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001018:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800101a:	2302      	movs	r3, #2
 800101c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800101e:	2307      	movs	r3, #7
 8001020:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001022:	f107 0320 	add.w	r3, r7, #32
 8001026:	4618      	mov	r0, r3
 8001028:	f003 fe32 	bl	8004c90 <HAL_RCC_OscConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001032:	f000 f9d7 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001036:	230f      	movs	r3, #15
 8001038:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800103a:	2302      	movs	r3, #2
 800103c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001042:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001046:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001048:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800104c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	2105      	movs	r1, #5
 8001054:	4618      	mov	r0, r3
 8001056:	f004 f893 	bl	8005180 <HAL_RCC_ClockConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001060:	f000 f9c0 	bl	80013e4 <Error_Handler>
  }
}
 8001064:	bf00      	nop
 8001066:	3750      	adds	r7, #80	@ 0x50
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40023800 	.word	0x40023800
 8001070:	40007000 	.word	0x40007000

08001074 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001078:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <MX_I2C1_Init+0x50>)
 800107a:	4a13      	ldr	r2, [pc, #76]	@ (80010c8 <MX_I2C1_Init+0x54>)
 800107c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <MX_I2C1_Init+0x50>)
 8001080:	4a12      	ldr	r2, [pc, #72]	@ (80010cc <MX_I2C1_Init+0x58>)
 8001082:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001084:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_I2C1_Init+0x50>)
 8001092:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001096:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <MX_I2C1_Init+0x50>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_I2C1_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <MX_I2C1_Init+0x50>)
 80010b2:	f003 f809 	bl	80040c8 <HAL_I2C_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010bc:	f000 f992 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	2000009c 	.word	0x2000009c
 80010c8:	40005400 	.word	0x40005400
 80010cc:	000186a0 	.word	0x000186a0

080010d0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80010d4:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010d6:	4a14      	ldr	r2, [pc, #80]	@ (8001128 <MX_I2S3_Init+0x58>)
 80010d8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80010da:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010e0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80010e2:	4b10      	ldr	r3, [pc, #64]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80010e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010f4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010f8:	4a0c      	ldr	r2, [pc, #48]	@ (800112c <MX_I2S3_Init+0x5c>)
 80010fa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_I2S3_Init+0x54>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <MX_I2S3_Init+0x54>)
 8001104:	2200      	movs	r2, #0
 8001106:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <MX_I2S3_Init+0x54>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800110e:	4805      	ldr	r0, [pc, #20]	@ (8001124 <MX_I2S3_Init+0x54>)
 8001110:	f003 f91e 	bl	8004350 <HAL_I2S_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800111a:	f000 f963 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200000f0 	.word	0x200000f0
 8001128:	40003c00 	.word	0x40003c00
 800112c:	00017700 	.word	0x00017700

08001130 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001134:	4b17      	ldr	r3, [pc, #92]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001136:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <MX_SPI2_Init+0x68>)
 8001138:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <MX_SPI2_Init+0x64>)
 800113c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001140:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001142:	4b14      	ldr	r3, [pc, #80]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <MX_SPI2_Init+0x64>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800114e:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001154:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <MX_SPI2_Init+0x64>)
 800115c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001160:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64; // ~1.3 MHz (rock solid)
 8001162:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001164:	2228      	movs	r2, #40	@ 0x28
 8001166:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <MX_SPI2_Init+0x64>)
 800116a:	2200      	movs	r2, #0
 800116c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001170:	2200      	movs	r2, #0
 8001172:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001174:	4b07      	ldr	r3, [pc, #28]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001176:	2200      	movs	r2, #0
 8001178:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800117a:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_SPI2_Init+0x64>)
 800117c:	220a      	movs	r2, #10
 800117e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001180:	4804      	ldr	r0, [pc, #16]	@ (8001194 <MX_SPI2_Init+0x64>)
 8001182:	f004 fb4b 	bl	800581c <HAL_SPI_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800118c:	f000 f92a 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000138 	.word	0x20000138
 8001198:	40003800 	.word	0x40003800

0800119c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08c      	sub	sp, #48	@ 0x30
 80011a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
 80011b6:	4b85      	ldr	r3, [pc, #532]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a84      	ldr	r2, [pc, #528]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011bc:	f043 0310 	orr.w	r3, r3, #16
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b82      	ldr	r3, [pc, #520]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0310 	and.w	r3, r3, #16
 80011ca:	61bb      	str	r3, [r7, #24]
 80011cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	4b7e      	ldr	r3, [pc, #504]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a7d      	ldr	r2, [pc, #500]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b7b      	ldr	r3, [pc, #492]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	4b77      	ldr	r3, [pc, #476]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a76      	ldr	r2, [pc, #472]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fa:	4b74      	ldr	r3, [pc, #464]	@ (80013cc <MX_GPIO_Init+0x230>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	4b70      	ldr	r3, [pc, #448]	@ (80013cc <MX_GPIO_Init+0x230>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	4a6f      	ldr	r2, [pc, #444]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6313      	str	r3, [r2, #48]	@ 0x30
 8001216:	4b6d      	ldr	r3, [pc, #436]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
 8001226:	4b69      	ldr	r3, [pc, #420]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a68      	ldr	r2, [pc, #416]	@ (80013cc <MX_GPIO_Init+0x230>)
 800122c:	f043 0302 	orr.w	r3, r3, #2
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b66      	ldr	r3, [pc, #408]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	4b62      	ldr	r3, [pc, #392]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a61      	ldr	r2, [pc, #388]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001248:	f043 0308 	orr.w	r3, r3, #8
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4b5f      	ldr	r3, [pc, #380]	@ (80013cc <MX_GPIO_Init+0x230>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	2108      	movs	r1, #8
 800125e:	485c      	ldr	r0, [pc, #368]	@ (80013d0 <MX_GPIO_Init+0x234>)
 8001260:	f000 fdee 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	2101      	movs	r1, #1
 8001268:	485a      	ldr	r0, [pc, #360]	@ (80013d4 <MX_GPIO_Init+0x238>)
 800126a:	f000 fde9 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001274:	4858      	ldr	r0, [pc, #352]	@ (80013d8 <MX_GPIO_Init+0x23c>)
 8001276:	f000 fde3 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800127a:	2200      	movs	r2, #0
 800127c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001280:	4856      	ldr	r0, [pc, #344]	@ (80013dc <MX_GPIO_Init+0x240>)
 8001282:	f000 fddd 	bl	8001e40 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001286:	2308      	movs	r3, #8
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128a:	2301      	movs	r3, #1
 800128c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 031c 	add.w	r3, r7, #28
 800129a:	4619      	mov	r1, r3
 800129c:	484c      	ldr	r0, [pc, #304]	@ (80013d0 <MX_GPIO_Init+0x234>)
 800129e:	f000 fc33 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80012a2:	2301      	movs	r3, #1
 80012a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	4846      	ldr	r0, [pc, #280]	@ (80013d4 <MX_GPIO_Init+0x238>)
 80012ba:	f000 fc25 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80012be:	2308      	movs	r3, #8
 80012c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c2:	2302      	movs	r3, #2
 80012c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012ce:	2305      	movs	r3, #5
 80012d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 031c 	add.w	r3, r7, #28
 80012d6:	4619      	mov	r1, r3
 80012d8:	483e      	ldr	r0, [pc, #248]	@ (80013d4 <MX_GPIO_Init+0x238>)
 80012da:	f000 fc15 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012de:	2301      	movs	r3, #1
 80012e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012e2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	483b      	ldr	r0, [pc, #236]	@ (80013e0 <MX_GPIO_Init+0x244>)
 80012f4:	f000 fc08 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012f8:	2304      	movs	r3, #4
 80012fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	4619      	mov	r1, r3
 800130a:	4833      	ldr	r0, [pc, #204]	@ (80013d8 <MX_GPIO_Init+0x23c>)
 800130c:	f000 fbfc 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001310:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001314:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2300      	movs	r3, #0
 8001320:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001322:	2305      	movs	r3, #5
 8001324:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	482a      	ldr	r0, [pc, #168]	@ (80013d8 <MX_GPIO_Init+0x23c>)
 800132e:	f000 fbeb 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001332:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001338:	2301      	movs	r3, #1
 800133a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001340:	2300      	movs	r3, #0
 8001342:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	4823      	ldr	r0, [pc, #140]	@ (80013d8 <MX_GPIO_Init+0x23c>)
 800134c:	f000 fbdc 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001350:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001354:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001356:	2302      	movs	r3, #2
 8001358:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001362:	2305      	movs	r3, #5
 8001364:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 031c 	add.w	r3, r7, #28
 800136a:	4619      	mov	r1, r3
 800136c:	481a      	ldr	r0, [pc, #104]	@ (80013d8 <MX_GPIO_Init+0x23c>)
 800136e:	f000 fbcb 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001372:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001376:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001378:	2301      	movs	r3, #1
 800137a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	2300      	movs	r3, #0
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	4814      	ldr	r0, [pc, #80]	@ (80013dc <MX_GPIO_Init+0x240>)
 800138c:	f000 fbbc 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001390:	2320      	movs	r3, #32
 8001392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	4619      	mov	r1, r3
 80013a2:	480e      	ldr	r0, [pc, #56]	@ (80013dc <MX_GPIO_Init+0x240>)
 80013a4:	f000 fbb0 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80013a8:	2302      	movs	r3, #2
 80013aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013ac:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80013b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4804      	ldr	r0, [pc, #16]	@ (80013d0 <MX_GPIO_Init+0x234>)
 80013be:	f000 fba3 	bl	8001b08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40020800 	.word	0x40020800
 80013d8:	40020400 	.word	0x40020400
 80013dc:	40020c00 	.word	0x40020c00
 80013e0:	40020000 	.word	0x40020000

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <Error_Handler+0x8>

080013f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	4b10      	ldr	r3, [pc, #64]	@ (800143c <HAL_MspInit+0x4c>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fe:	4a0f      	ldr	r2, [pc, #60]	@ (800143c <HAL_MspInit+0x4c>)
 8001400:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001404:	6453      	str	r3, [r2, #68]	@ 0x44
 8001406:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <HAL_MspInit+0x4c>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <HAL_MspInit+0x4c>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	4a08      	ldr	r2, [pc, #32]	@ (800143c <HAL_MspInit+0x4c>)
 800141c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001420:	6413      	str	r3, [r2, #64]	@ 0x40
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_MspInit+0x4c>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800142a:	603b      	str	r3, [r7, #0]
 800142c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800142e:	2007      	movs	r0, #7
 8001430:	f000 fb28 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40023800 	.word	0x40023800

08001440 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08a      	sub	sp, #40	@ 0x28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a19      	ldr	r2, [pc, #100]	@ (80014c4 <HAL_I2C_MspInit+0x84>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d12c      	bne.n	80014bc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <HAL_I2C_MspInit+0x88>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a17      	ldr	r2, [pc, #92]	@ (80014c8 <HAL_I2C_MspInit+0x88>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <HAL_I2C_MspInit+0x88>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800147e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001484:	2312      	movs	r3, #18
 8001486:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001488:	2301      	movs	r3, #1
 800148a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148c:	2300      	movs	r3, #0
 800148e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001490:	2304      	movs	r3, #4
 8001492:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	480c      	ldr	r0, [pc, #48]	@ (80014cc <HAL_I2C_MspInit+0x8c>)
 800149c:	f000 fb34 	bl	8001b08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <HAL_I2C_MspInit+0x88>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	4a07      	ldr	r2, [pc, #28]	@ (80014c8 <HAL_I2C_MspInit+0x88>)
 80014aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b0:	4b05      	ldr	r3, [pc, #20]	@ (80014c8 <HAL_I2C_MspInit+0x88>)
 80014b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014bc:	bf00      	nop
 80014be:	3728      	adds	r7, #40	@ 0x28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40005400 	.word	0x40005400
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020400 	.word	0x40020400

080014d0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08e      	sub	sp, #56	@ 0x38
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a31      	ldr	r2, [pc, #196]	@ (80015c0 <HAL_I2S_MspInit+0xf0>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d15a      	bne.n	80015b6 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001500:	2301      	movs	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001504:	23c0      	movs	r3, #192	@ 0xc0
 8001506:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001508:	2302      	movs	r3, #2
 800150a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	4618      	mov	r0, r3
 8001512:	f004 f841 	bl	8005598 <HAL_RCCEx_PeriphCLKConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800151c:	f7ff ff62 	bl	80013e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001520:	2300      	movs	r3, #0
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	4b27      	ldr	r3, [pc, #156]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 8001526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001528:	4a26      	ldr	r2, [pc, #152]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 800152a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800152e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001530:	4b24      	ldr	r3, [pc, #144]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 8001532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001534:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 8001542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001544:	4a1f      	ldr	r2, [pc, #124]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6313      	str	r3, [r2, #48]	@ 0x30
 800154c:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001558:	2300      	movs	r3, #0
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	4b19      	ldr	r3, [pc, #100]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001560:	4a18      	ldr	r2, [pc, #96]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6313      	str	r3, [r2, #48]	@ 0x30
 8001568:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <HAL_I2S_MspInit+0xf4>)
 800156a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001574:	2310      	movs	r3, #16
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001578:	2302      	movs	r3, #2
 800157a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2300      	movs	r3, #0
 8001582:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001584:	2306      	movs	r3, #6
 8001586:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001588:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800158c:	4619      	mov	r1, r3
 800158e:	480e      	ldr	r0, [pc, #56]	@ (80015c8 <HAL_I2S_MspInit+0xf8>)
 8001590:	f000 faba 	bl	8001b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001594:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001598:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015a6:	2306      	movs	r3, #6
 80015a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ae:	4619      	mov	r1, r3
 80015b0:	4806      	ldr	r0, [pc, #24]	@ (80015cc <HAL_I2S_MspInit+0xfc>)
 80015b2:	f000 faa9 	bl	8001b08 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80015b6:	bf00      	nop
 80015b8:	3738      	adds	r7, #56	@ 0x38
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40003c00 	.word	0x40003c00
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40020000 	.word	0x40020000
 80015cc:	40020800 	.word	0x40020800

080015d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	@ 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	@ (8001654 <HAL_SPI_MspInit+0x84>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d12b      	bne.n	800164a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b18      	ldr	r3, [pc, #96]	@ (8001658 <HAL_SPI_MspInit+0x88>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fa:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <HAL_SPI_MspInit+0x88>)
 80015fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001600:	6453      	str	r3, [r2, #68]	@ 0x44
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <HAL_SPI_MspInit+0x88>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001606:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <HAL_SPI_MspInit+0x88>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a10      	ldr	r2, [pc, #64]	@ (8001658 <HAL_SPI_MspInit+0x88>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <HAL_SPI_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800162a:	23e0      	movs	r3, #224	@ 0xe0
 800162c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800163a:	2305      	movs	r3, #5
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	4805      	ldr	r0, [pc, #20]	@ (800165c <HAL_SPI_MspInit+0x8c>)
 8001646:	f000 fa5f 	bl	8001b08 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800164a:	bf00      	nop
 800164c:	3728      	adds	r7, #40	@ 0x28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40013000 	.word	0x40013000
 8001658:	40023800 	.word	0x40023800
 800165c:	40020000 	.word	0x40020000

08001660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <NMI_Handler+0x4>

08001668 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <HardFault_Handler+0x4>

08001670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <MemManage_Handler+0x4>

08001678 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <BusFault_Handler+0x4>

08001680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <UsageFault_Handler+0x4>

08001688 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001696:	b480      	push	{r7}
 8001698:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b6:	f000 f8d1 	bl	800185c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016c4:	4802      	ldr	r0, [pc, #8]	@ (80016d0 <OTG_FS_IRQHandler+0x10>)
 80016c6:	f000 feab 	bl	8002420 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20003474 	.word	0x20003474

080016d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016dc:	4a14      	ldr	r2, [pc, #80]	@ (8001730 <_sbrk+0x5c>)
 80016de:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <_sbrk+0x60>)
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e8:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <_sbrk+0x64>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d102      	bne.n	80016f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <_sbrk+0x64>)
 80016f2:	4a12      	ldr	r2, [pc, #72]	@ (800173c <_sbrk+0x68>)
 80016f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016f6:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <_sbrk+0x64>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	429a      	cmp	r2, r3
 8001702:	d207      	bcs.n	8001714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001704:	f008 f932 	bl	800996c <__errno>
 8001708:	4603      	mov	r3, r0
 800170a:	220c      	movs	r2, #12
 800170c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001712:	e009      	b.n	8001728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800171a:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <_sbrk+0x64>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	4a05      	ldr	r2, [pc, #20]	@ (8001738 <_sbrk+0x64>)
 8001724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001726:	68fb      	ldr	r3, [r7, #12]
}
 8001728:	4618      	mov	r0, r3
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20020000 	.word	0x20020000
 8001734:	00000400 	.word	0x00000400
 8001738:	20003090 	.word	0x20003090
 800173c:	200039a0 	.word	0x200039a0

08001740 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <SystemInit+0x20>)
 8001746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800174a:	4a05      	ldr	r2, [pc, #20]	@ (8001760 <SystemInit+0x20>)
 800174c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001750:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001764:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800179c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001768:	f7ff ffea 	bl	8001740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800176c:	480c      	ldr	r0, [pc, #48]	@ (80017a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800176e:	490d      	ldr	r1, [pc, #52]	@ (80017a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001770:	4a0d      	ldr	r2, [pc, #52]	@ (80017a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001774:	e002      	b.n	800177c <LoopCopyDataInit>

08001776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800177a:	3304      	adds	r3, #4

0800177c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800177c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800177e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001780:	d3f9      	bcc.n	8001776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001782:	4a0a      	ldr	r2, [pc, #40]	@ (80017ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001784:	4c0a      	ldr	r4, [pc, #40]	@ (80017b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001788:	e001      	b.n	800178e <LoopFillZerobss>

0800178a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800178a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800178c:	3204      	adds	r2, #4

0800178e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800178e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001790:	d3fb      	bcc.n	800178a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001792:	f008 f8f1 	bl	8009978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001796:	f7ff fbdd 	bl	8000f54 <main>
  bx  lr    
 800179a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800179c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80017a8:	0800a2a0 	.word	0x0800a2a0
  ldr r2, =_sbss
 80017ac:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80017b0:	2000399c 	.word	0x2000399c

080017b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017b4:	e7fe      	b.n	80017b4 <ADC_IRQHandler>
	...

080017b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017bc:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <HAL_Init+0x40>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a0d      	ldr	r2, [pc, #52]	@ (80017f8 <HAL_Init+0x40>)
 80017c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017c8:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <HAL_Init+0x40>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0a      	ldr	r2, [pc, #40]	@ (80017f8 <HAL_Init+0x40>)
 80017ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d4:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <HAL_Init+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a07      	ldr	r2, [pc, #28]	@ (80017f8 <HAL_Init+0x40>)
 80017da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e0:	2003      	movs	r0, #3
 80017e2:	f000 f94f 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e6:	2000      	movs	r0, #0
 80017e8:	f000 f808 	bl	80017fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017ec:	f7ff fe00 	bl	80013f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40023c00 	.word	0x40023c00

080017fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001804:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <HAL_InitTick+0x54>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <HAL_InitTick+0x58>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4619      	mov	r1, r3
 800180e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001812:	fbb3 f3f1 	udiv	r3, r3, r1
 8001816:	fbb2 f3f3 	udiv	r3, r2, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f000 f967 	bl	8001aee <HAL_SYSTICK_Config>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e00e      	b.n	8001848 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b0f      	cmp	r3, #15
 800182e:	d80a      	bhi.n	8001846 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001830:	2200      	movs	r2, #0
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001838:	f000 f92f 	bl	8001a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800183c:	4a06      	ldr	r2, [pc, #24]	@ (8001858 <HAL_InitTick+0x5c>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
 8001844:	e000      	b.n	8001848 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
}
 8001848:	4618      	mov	r0, r3
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000004 	.word	0x20000004
 8001854:	2000000c 	.word	0x2000000c
 8001858:	20000008 	.word	0x20000008

0800185c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <HAL_IncTick+0x20>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <HAL_IncTick+0x24>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4413      	add	r3, r2
 800186c:	4a04      	ldr	r2, [pc, #16]	@ (8001880 <HAL_IncTick+0x24>)
 800186e:	6013      	str	r3, [r2, #0]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	2000000c 	.word	0x2000000c
 8001880:	20003094 	.word	0x20003094

08001884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;
 8001888:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <HAL_GetTick+0x14>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	4618      	mov	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20003094 	.word	0x20003094

0800189c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a4:	f7ff ffee 	bl	8001884 <HAL_GetTick>
 80018a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018b4:	d005      	beq.n	80018c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018b6:	4b0a      	ldr	r3, [pc, #40]	@ (80018e0 <HAL_Delay+0x44>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018c2:	bf00      	nop
 80018c4:	f7ff ffde 	bl	8001884 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d8f7      	bhi.n	80018c4 <HAL_Delay+0x28>
  {
  }
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	2000000c 	.word	0x2000000c

080018e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001900:	4013      	ands	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800190c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001910:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001916:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	60d3      	str	r3, [r2, #12]
}
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <__NVIC_GetPriorityGrouping+0x18>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	f003 0307 	and.w	r3, r3, #7
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	2b00      	cmp	r3, #0
 8001958:	db0b      	blt.n	8001972 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	f003 021f 	and.w	r2, r3, #31
 8001960:	4907      	ldr	r1, [pc, #28]	@ (8001980 <__NVIC_EnableIRQ+0x38>)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	2001      	movs	r0, #1
 800196a:	fa00 f202 	lsl.w	r2, r0, r2
 800196e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	e000e100 	.word	0xe000e100

08001984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	6039      	str	r1, [r7, #0]
 800198e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	db0a      	blt.n	80019ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	490c      	ldr	r1, [pc, #48]	@ (80019d0 <__NVIC_SetPriority+0x4c>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	0112      	lsls	r2, r2, #4
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	440b      	add	r3, r1
 80019a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019ac:	e00a      	b.n	80019c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4908      	ldr	r1, [pc, #32]	@ (80019d4 <__NVIC_SetPriority+0x50>)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f003 030f 	and.w	r3, r3, #15
 80019ba:	3b04      	subs	r3, #4
 80019bc:	0112      	lsls	r2, r2, #4
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	440b      	add	r3, r1
 80019c2:	761a      	strb	r2, [r3, #24]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000e100 	.word	0xe000e100
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d8:	b480      	push	{r7}
 80019da:	b089      	sub	sp, #36	@ 0x24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 0307 	and.w	r3, r3, #7
 80019ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	f1c3 0307 	rsb	r3, r3, #7
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	bf28      	it	cs
 80019f6:	2304      	movcs	r3, #4
 80019f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3304      	adds	r3, #4
 80019fe:	2b06      	cmp	r3, #6
 8001a00:	d902      	bls.n	8001a08 <NVIC_EncodePriority+0x30>
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3b03      	subs	r3, #3
 8001a06:	e000      	b.n	8001a0a <NVIC_EncodePriority+0x32>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43da      	mvns	r2, r3
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	43d9      	mvns	r1, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	4313      	orrs	r3, r2
         );
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3724      	adds	r7, #36	@ 0x24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a50:	d301      	bcc.n	8001a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00f      	b.n	8001a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a56:	4a0a      	ldr	r2, [pc, #40]	@ (8001a80 <SysTick_Config+0x40>)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5e:	210f      	movs	r1, #15
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a64:	f7ff ff8e 	bl	8001984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a68:	4b05      	ldr	r3, [pc, #20]	@ (8001a80 <SysTick_Config+0x40>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6e:	4b04      	ldr	r3, [pc, #16]	@ (8001a80 <SysTick_Config+0x40>)
 8001a70:	2207      	movs	r2, #7
 8001a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	e000e010 	.word	0xe000e010

08001a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff29 	bl	80018e4 <__NVIC_SetPriorityGrouping>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aac:	f7ff ff3e 	bl	800192c <__NVIC_GetPriorityGrouping>
 8001ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	6978      	ldr	r0, [r7, #20]
 8001ab8:	f7ff ff8e 	bl	80019d8 <NVIC_EncodePriority>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff5d 	bl	8001984 <__NVIC_SetPriority>
}
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff31 	bl	8001948 <__NVIC_EnableIRQ>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ffa2 	bl	8001a40 <SysTick_Config>
 8001afc:	4603      	mov	r3, r0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b089      	sub	sp, #36	@ 0x24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
 8001b22:	e16b      	b.n	8001dfc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b24:	2201      	movs	r2, #1
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	697a      	ldr	r2, [r7, #20]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	f040 815a 	bne.w	8001df6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d005      	beq.n	8001b5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d130      	bne.n	8001bbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	2203      	movs	r2, #3
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43db      	mvns	r3, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	68da      	ldr	r2, [r3, #12]
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b90:	2201      	movs	r2, #1
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	091b      	lsrs	r3, r3, #4
 8001ba6:	f003 0201 	and.w	r2, r3, #1
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f003 0303 	and.w	r3, r3, #3
 8001bc4:	2b03      	cmp	r3, #3
 8001bc6:	d017      	beq.n	8001bf8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	689a      	ldr	r2, [r3, #8]
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d123      	bne.n	8001c4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	08da      	lsrs	r2, r3, #3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3208      	adds	r2, #8
 8001c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	220f      	movs	r2, #15
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	691a      	ldr	r2, [r3, #16]
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	08da      	lsrs	r2, r3, #3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	3208      	adds	r2, #8
 8001c46:	69b9      	ldr	r1, [r7, #24]
 8001c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	2203      	movs	r2, #3
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0203 	and.w	r2, r3, #3
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 80b4 	beq.w	8001df6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b60      	ldr	r3, [pc, #384]	@ (8001e14 <HAL_GPIO_Init+0x30c>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	4a5f      	ldr	r2, [pc, #380]	@ (8001e14 <HAL_GPIO_Init+0x30c>)
 8001c98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c9e:	4b5d      	ldr	r3, [pc, #372]	@ (8001e14 <HAL_GPIO_Init+0x30c>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001caa:	4a5b      	ldr	r2, [pc, #364]	@ (8001e18 <HAL_GPIO_Init+0x310>)
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	089b      	lsrs	r3, r3, #2
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	220f      	movs	r2, #15
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a52      	ldr	r2, [pc, #328]	@ (8001e1c <HAL_GPIO_Init+0x314>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d02b      	beq.n	8001d2e <HAL_GPIO_Init+0x226>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a51      	ldr	r2, [pc, #324]	@ (8001e20 <HAL_GPIO_Init+0x318>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d025      	beq.n	8001d2a <HAL_GPIO_Init+0x222>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a50      	ldr	r2, [pc, #320]	@ (8001e24 <HAL_GPIO_Init+0x31c>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d01f      	beq.n	8001d26 <HAL_GPIO_Init+0x21e>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a4f      	ldr	r2, [pc, #316]	@ (8001e28 <HAL_GPIO_Init+0x320>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d019      	beq.n	8001d22 <HAL_GPIO_Init+0x21a>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a4e      	ldr	r2, [pc, #312]	@ (8001e2c <HAL_GPIO_Init+0x324>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d013      	beq.n	8001d1e <HAL_GPIO_Init+0x216>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a4d      	ldr	r2, [pc, #308]	@ (8001e30 <HAL_GPIO_Init+0x328>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d00d      	beq.n	8001d1a <HAL_GPIO_Init+0x212>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a4c      	ldr	r2, [pc, #304]	@ (8001e34 <HAL_GPIO_Init+0x32c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d007      	beq.n	8001d16 <HAL_GPIO_Init+0x20e>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a4b      	ldr	r2, [pc, #300]	@ (8001e38 <HAL_GPIO_Init+0x330>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d101      	bne.n	8001d12 <HAL_GPIO_Init+0x20a>
 8001d0e:	2307      	movs	r3, #7
 8001d10:	e00e      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d12:	2308      	movs	r3, #8
 8001d14:	e00c      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d16:	2306      	movs	r3, #6
 8001d18:	e00a      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d1a:	2305      	movs	r3, #5
 8001d1c:	e008      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d1e:	2304      	movs	r3, #4
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d22:	2303      	movs	r3, #3
 8001d24:	e004      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e002      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x228>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	f002 0203 	and.w	r2, r2, #3
 8001d36:	0092      	lsls	r2, r2, #2
 8001d38:	4093      	lsls	r3, r2
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d40:	4935      	ldr	r1, [pc, #212]	@ (8001e18 <HAL_GPIO_Init+0x310>)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	3302      	adds	r3, #2
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d72:	4a32      	ldr	r2, [pc, #200]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d78:	4b30      	ldr	r3, [pc, #192]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d9c:	4a27      	ldr	r2, [pc, #156]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da2:	4b26      	ldr	r3, [pc, #152]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dc6:	4a1d      	ldr	r2, [pc, #116]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df0:	4a12      	ldr	r2, [pc, #72]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	61fb      	str	r3, [r7, #28]
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	2b0f      	cmp	r3, #15
 8001e00:	f67f ae90 	bls.w	8001b24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3724      	adds	r7, #36	@ 0x24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40013800 	.word	0x40013800
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	40020400 	.word	0x40020400
 8001e24:	40020800 	.word	0x40020800
 8001e28:	40020c00 	.word	0x40020c00
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40021400 	.word	0x40021400
 8001e34:	40021800 	.word	0x40021800
 8001e38:	40021c00 	.word	0x40021c00
 8001e3c:	40013c00 	.word	0x40013c00

08001e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	807b      	strh	r3, [r7, #2]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e50:	787b      	ldrb	r3, [r7, #1]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e56:	887a      	ldrh	r2, [r7, #2]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e5c:	e003      	b.n	8001e66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e5e:	887b      	ldrh	r3, [r7, #2]
 8001e60:	041a      	lsls	r2, r3, #16
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	619a      	str	r2, [r3, #24]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b085      	sub	sp, #20
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e84:	887a      	ldrh	r2, [r7, #2]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	041a      	lsls	r2, r3, #16
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	43d9      	mvns	r1, r3
 8001e90:	887b      	ldrh	r3, [r7, #2]
 8001e92:	400b      	ands	r3, r1
 8001e94:	431a      	orrs	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	619a      	str	r2, [r3, #24]
}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b086      	sub	sp, #24
 8001eaa:	af02      	add	r7, sp, #8
 8001eac:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d101      	bne.n	8001eb8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e059      	b.n	8001f6c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d106      	bne.n	8001ed8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f007 f9a4 	bl	8009220 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2203      	movs	r2, #3
 8001edc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ee6:	d102      	bne.n	8001eee <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f003 ffb1 	bl	8005e5a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	7c1a      	ldrb	r2, [r3, #16]
 8001f00:	f88d 2000 	strb.w	r2, [sp]
 8001f04:	3304      	adds	r3, #4
 8001f06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f08:	f003 ff32 	bl	8005d70 <USB_CoreInit>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d005      	beq.n	8001f1e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2202      	movs	r2, #2
 8001f16:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e026      	b.n	8001f6c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2101      	movs	r1, #1
 8001f24:	4618      	mov	r0, r3
 8001f26:	f003 ffa9 	bl	8005e7c <USB_SetCurrentMode>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2202      	movs	r2, #2
 8001f34:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e017      	b.n	8001f6c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	7c1a      	ldrb	r2, [r3, #16]
 8001f44:	f88d 2000 	strb.w	r2, [sp]
 8001f48:	3304      	adds	r3, #4
 8001f4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f4c:	f004 f952 	bl	80061f4 <USB_HostInit>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2202      	movs	r2, #2
 8001f5a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e004      	b.n	8001f6c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001f74:	b590      	push	{r4, r7, lr}
 8001f76:	b08b      	sub	sp, #44	@ 0x2c
 8001f78:	af04      	add	r7, sp, #16
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	4608      	mov	r0, r1
 8001f7e:	4611      	mov	r1, r2
 8001f80:	461a      	mov	r2, r3
 8001f82:	4603      	mov	r3, r0
 8001f84:	70fb      	strb	r3, [r7, #3]
 8001f86:	460b      	mov	r3, r1
 8001f88:	70bb      	strb	r3, [r7, #2]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001f8e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001f90:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_HCD_HC_Init+0x2c>
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	e09d      	b.n	80020dc <HAL_HCD_HC_Init+0x168>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001fa8:	78fa      	ldrb	r2, [r7, #3]
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	1a9b      	subs	r3, r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	3319      	adds	r3, #25
 8001fb8:	2200      	movs	r2, #0
 8001fba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001fbc:	78fa      	ldrb	r2, [r7, #3]
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	1a9b      	subs	r3, r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	3314      	adds	r3, #20
 8001fcc:	787a      	ldrb	r2, [r7, #1]
 8001fce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001fd0:	78fa      	ldrb	r2, [r7, #3]
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	011b      	lsls	r3, r3, #4
 8001fd8:	1a9b      	subs	r3, r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	440b      	add	r3, r1
 8001fde:	3315      	adds	r3, #21
 8001fe0:	78fa      	ldrb	r2, [r7, #3]
 8001fe2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001fe4:	78fa      	ldrb	r2, [r7, #3]
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	011b      	lsls	r3, r3, #4
 8001fec:	1a9b      	subs	r3, r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	440b      	add	r3, r1
 8001ff2:	3326      	adds	r3, #38	@ 0x26
 8001ff4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001ff8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001ffa:	78fa      	ldrb	r2, [r7, #3]
 8001ffc:	78bb      	ldrb	r3, [r7, #2]
 8001ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002002:	b2d8      	uxtb	r0, r3
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	4613      	mov	r3, r2
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	1a9b      	subs	r3, r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	440b      	add	r3, r1
 8002010:	3316      	adds	r3, #22
 8002012:	4602      	mov	r2, r0
 8002014:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	4619      	mov	r1, r3
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 fba4 	bl	8002768 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002020:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002024:	2b00      	cmp	r3, #0
 8002026:	da0a      	bge.n	800203e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002028:	78fa      	ldrb	r2, [r7, #3]
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	4613      	mov	r3, r2
 800202e:	011b      	lsls	r3, r3, #4
 8002030:	1a9b      	subs	r3, r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	440b      	add	r3, r1
 8002036:	3317      	adds	r3, #23
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e009      	b.n	8002052 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800203e:	78fa      	ldrb	r2, [r7, #3]
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	011b      	lsls	r3, r3, #4
 8002046:	1a9b      	subs	r3, r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	440b      	add	r3, r1
 800204c:	3317      	adds	r3, #23
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f004 fa30 	bl	80064bc <USB_GetHostSpeed>
 800205c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800205e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10b      	bne.n	800207e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002066:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800206a:	2b01      	cmp	r3, #1
 800206c:	d107      	bne.n	800207e <HAL_HCD_HC_Init+0x10a>
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d104      	bne.n	800207e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	2bbc      	cmp	r3, #188	@ 0xbc
 8002078:	d901      	bls.n	800207e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800207a:	23bc      	movs	r3, #188	@ 0xbc
 800207c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800207e:	78fa      	ldrb	r2, [r7, #3]
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	4613      	mov	r3, r2
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	1a9b      	subs	r3, r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	3318      	adds	r3, #24
 800208e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002092:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	b298      	uxth	r0, r3
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	011b      	lsls	r3, r3, #4
 80020a0:	1a9b      	subs	r3, r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	3328      	adds	r3, #40	@ 0x28
 80020a8:	4602      	mov	r2, r0
 80020aa:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6818      	ldr	r0, [r3, #0]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	787c      	ldrb	r4, [r7, #1]
 80020b6:	78ba      	ldrb	r2, [r7, #2]
 80020b8:	78f9      	ldrb	r1, [r7, #3]
 80020ba:	9302      	str	r3, [sp, #8]
 80020bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80020c0:	9301      	str	r3, [sp, #4]
 80020c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	4623      	mov	r3, r4
 80020ca:	f004 fa1f 	bl	800650c <USB_HC_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80020da:	7bfb      	ldrb	r3, [r7, #15]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd90      	pop	{r4, r7, pc}

080020e4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	4608      	mov	r0, r1
 80020ee:	4611      	mov	r1, r2
 80020f0:	461a      	mov	r2, r3
 80020f2:	4603      	mov	r3, r0
 80020f4:	70fb      	strb	r3, [r7, #3]
 80020f6:	460b      	mov	r3, r1
 80020f8:	70bb      	strb	r3, [r7, #2]
 80020fa:	4613      	mov	r3, r2
 80020fc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80020fe:	78fa      	ldrb	r2, [r7, #3]
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	011b      	lsls	r3, r3, #4
 8002106:	1a9b      	subs	r3, r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	440b      	add	r3, r1
 800210c:	3317      	adds	r3, #23
 800210e:	78ba      	ldrb	r2, [r7, #2]
 8002110:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002112:	78fa      	ldrb	r2, [r7, #3]
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	3326      	adds	r3, #38	@ 0x26
 8002122:	787a      	ldrb	r2, [r7, #1]
 8002124:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002126:	7c3b      	ldrb	r3, [r7, #16]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d114      	bne.n	8002156 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800212c:	78fa      	ldrb	r2, [r7, #3]
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	4613      	mov	r3, r2
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	1a9b      	subs	r3, r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	332a      	adds	r3, #42	@ 0x2a
 800213c:	2203      	movs	r2, #3
 800213e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002140:	78fa      	ldrb	r2, [r7, #3]
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	1a9b      	subs	r3, r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	3319      	adds	r3, #25
 8002150:	7f3a      	ldrb	r2, [r7, #28]
 8002152:	701a      	strb	r2, [r3, #0]
 8002154:	e009      	b.n	800216a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002156:	78fa      	ldrb	r2, [r7, #3]
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	1a9b      	subs	r3, r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	440b      	add	r3, r1
 8002164:	332a      	adds	r3, #42	@ 0x2a
 8002166:	2202      	movs	r2, #2
 8002168:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800216a:	787b      	ldrb	r3, [r7, #1]
 800216c:	2b03      	cmp	r3, #3
 800216e:	f200 8102 	bhi.w	8002376 <HAL_HCD_HC_SubmitRequest+0x292>
 8002172:	a201      	add	r2, pc, #4	@ (adr r2, 8002178 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002178:	08002189 	.word	0x08002189
 800217c:	08002361 	.word	0x08002361
 8002180:	0800224d 	.word	0x0800224d
 8002184:	080022d7 	.word	0x080022d7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002188:	7c3b      	ldrb	r3, [r7, #16]
 800218a:	2b01      	cmp	r3, #1
 800218c:	f040 80f5 	bne.w	800237a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002190:	78bb      	ldrb	r3, [r7, #2]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d12d      	bne.n	80021f2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002196:	8b3b      	ldrh	r3, [r7, #24]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d109      	bne.n	80021b0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800219c:	78fa      	ldrb	r2, [r7, #3]
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	1a9b      	subs	r3, r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	333d      	adds	r3, #61	@ 0x3d
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80021b0:	78fa      	ldrb	r2, [r7, #3]
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	4613      	mov	r3, r2
 80021b6:	011b      	lsls	r3, r3, #4
 80021b8:	1a9b      	subs	r3, r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	440b      	add	r3, r1
 80021be:	333d      	adds	r3, #61	@ 0x3d
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10a      	bne.n	80021dc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021c6:	78fa      	ldrb	r2, [r7, #3]
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	1a9b      	subs	r3, r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	332a      	adds	r3, #42	@ 0x2a
 80021d6:	2200      	movs	r2, #0
 80021d8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80021da:	e0ce      	b.n	800237a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	4613      	mov	r3, r2
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	1a9b      	subs	r3, r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	332a      	adds	r3, #42	@ 0x2a
 80021ec:	2202      	movs	r2, #2
 80021ee:	701a      	strb	r2, [r3, #0]
      break;
 80021f0:	e0c3      	b.n	800237a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	331a      	adds	r3, #26
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	2b01      	cmp	r3, #1
 8002206:	f040 80b8 	bne.w	800237a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	1a9b      	subs	r3, r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	440b      	add	r3, r1
 8002218:	333c      	adds	r3, #60	@ 0x3c
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10a      	bne.n	8002236 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002220:	78fa      	ldrb	r2, [r7, #3]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	011b      	lsls	r3, r3, #4
 8002228:	1a9b      	subs	r3, r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	332a      	adds	r3, #42	@ 0x2a
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
      break;
 8002234:	e0a1      	b.n	800237a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	1a9b      	subs	r3, r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	332a      	adds	r3, #42	@ 0x2a
 8002246:	2202      	movs	r2, #2
 8002248:	701a      	strb	r2, [r3, #0]
      break;
 800224a:	e096      	b.n	800237a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800224c:	78bb      	ldrb	r3, [r7, #2]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d120      	bne.n	8002294 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	011b      	lsls	r3, r3, #4
 800225a:	1a9b      	subs	r3, r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	440b      	add	r3, r1
 8002260:	333d      	adds	r3, #61	@ 0x3d
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10a      	bne.n	800227e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	011b      	lsls	r3, r3, #4
 8002270:	1a9b      	subs	r3, r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	332a      	adds	r3, #42	@ 0x2a
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800227c:	e07e      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800227e:	78fa      	ldrb	r2, [r7, #3]
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	1a9b      	subs	r3, r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	440b      	add	r3, r1
 800228c:	332a      	adds	r3, #42	@ 0x2a
 800228e:	2202      	movs	r2, #2
 8002290:	701a      	strb	r2, [r3, #0]
      break;
 8002292:	e073      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	011b      	lsls	r3, r3, #4
 800229c:	1a9b      	subs	r3, r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	333c      	adds	r3, #60	@ 0x3c
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10a      	bne.n	80022c0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022aa:	78fa      	ldrb	r2, [r7, #3]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	1a9b      	subs	r3, r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	440b      	add	r3, r1
 80022b8:	332a      	adds	r3, #42	@ 0x2a
 80022ba:	2200      	movs	r2, #0
 80022bc:	701a      	strb	r2, [r3, #0]
      break;
 80022be:	e05d      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	1a9b      	subs	r3, r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	332a      	adds	r3, #42	@ 0x2a
 80022d0:	2202      	movs	r2, #2
 80022d2:	701a      	strb	r2, [r3, #0]
      break;
 80022d4:	e052      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80022d6:	78bb      	ldrb	r3, [r7, #2]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d120      	bne.n	800231e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80022dc:	78fa      	ldrb	r2, [r7, #3]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	333d      	adds	r3, #61	@ 0x3d
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10a      	bne.n	8002308 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	332a      	adds	r3, #42	@ 0x2a
 8002302:	2200      	movs	r2, #0
 8002304:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002306:	e039      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002308:	78fa      	ldrb	r2, [r7, #3]
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	4613      	mov	r3, r2
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	1a9b      	subs	r3, r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	332a      	adds	r3, #42	@ 0x2a
 8002318:	2202      	movs	r2, #2
 800231a:	701a      	strb	r2, [r3, #0]
      break;
 800231c:	e02e      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800231e:	78fa      	ldrb	r2, [r7, #3]
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	333c      	adds	r3, #60	@ 0x3c
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d10a      	bne.n	800234a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002334:	78fa      	ldrb	r2, [r7, #3]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	4613      	mov	r3, r2
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	1a9b      	subs	r3, r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	440b      	add	r3, r1
 8002342:	332a      	adds	r3, #42	@ 0x2a
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
      break;
 8002348:	e018      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800234a:	78fa      	ldrb	r2, [r7, #3]
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	011b      	lsls	r3, r3, #4
 8002352:	1a9b      	subs	r3, r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	332a      	adds	r3, #42	@ 0x2a
 800235a:	2202      	movs	r2, #2
 800235c:	701a      	strb	r2, [r3, #0]
      break;
 800235e:	e00d      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002360:	78fa      	ldrb	r2, [r7, #3]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	011b      	lsls	r3, r3, #4
 8002368:	1a9b      	subs	r3, r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	332a      	adds	r3, #42	@ 0x2a
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]
      break;
 8002374:	e002      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002376:	bf00      	nop
 8002378:	e000      	b.n	800237c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800237a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800237c:	78fa      	ldrb	r2, [r7, #3]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	1a9b      	subs	r3, r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	332c      	adds	r3, #44	@ 0x2c
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	8b39      	ldrh	r1, [r7, #24]
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	011b      	lsls	r3, r3, #4
 800239a:	1a9b      	subs	r3, r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4403      	add	r3, r0
 80023a0:	3334      	adds	r3, #52	@ 0x34
 80023a2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	334c      	adds	r3, #76	@ 0x4c
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80023b8:	78fa      	ldrb	r2, [r7, #3]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	3338      	adds	r3, #56	@ 0x38
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	011b      	lsls	r3, r3, #4
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	3315      	adds	r3, #21
 80023dc:	78fa      	ldrb	r2, [r7, #3]
 80023de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80023e0:	78fa      	ldrb	r2, [r7, #3]
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	1a9b      	subs	r3, r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	334d      	adds	r3, #77	@ 0x4d
 80023f0:	2200      	movs	r2, #0
 80023f2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6818      	ldr	r0, [r3, #0]
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	4613      	mov	r3, r2
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	1a9b      	subs	r3, r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	3310      	adds	r3, #16
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	4413      	add	r3, r2
 8002408:	1d19      	adds	r1, r3, #4
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	799b      	ldrb	r3, [r3, #6]
 800240e:	461a      	mov	r2, r3
 8002410:	f004 f9a8 	bl	8006764 <USB_HC_StartXfer>
 8002414:	4603      	mov	r3, r0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop

08002420 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f003 fe96 	bl	8006168 <USB_GetMode>
 800243c:	4603      	mov	r3, r0
 800243e:	2b01      	cmp	r3, #1
 8002440:	f040 80fb 	bne.w	800263a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f003 fe59 	bl	8006100 <USB_ReadInterrupts>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80f1 	beq.w	8002638 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f003 fe50 	bl	8006100 <USB_ReadInterrupts>
 8002460:	4603      	mov	r3, r0
 8002462:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002466:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800246a:	d104      	bne.n	8002476 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002474:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f003 fe40 	bl	8006100 <USB_ReadInterrupts>
 8002480:	4603      	mov	r3, r0
 8002482:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800248a:	d104      	bne.n	8002496 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002494:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f003 fe30 	bl	8006100 <USB_ReadInterrupts>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024aa:	d104      	bne.n	80024b6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80024b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f003 fe20 	bl	8006100 <USB_ReadInterrupts>
 80024c0:	4603      	mov	r3, r0
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d103      	bne.n	80024d2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2202      	movs	r2, #2
 80024d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f003 fe12 	bl	8006100 <USB_ReadInterrupts>
 80024dc:	4603      	mov	r3, r0
 80024de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024e6:	d120      	bne.n	800252a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80024f0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d113      	bne.n	800252a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002502:	2110      	movs	r1, #16
 8002504:	6938      	ldr	r0, [r7, #16]
 8002506:	f003 fd05 	bl	8005f14 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800250a:	6938      	ldr	r0, [r7, #16]
 800250c:	f003 fd34 	bl	8005f78 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	7a5b      	ldrb	r3, [r3, #9]
 8002514:	2b02      	cmp	r3, #2
 8002516:	d105      	bne.n	8002524 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2101      	movs	r1, #1
 800251e:	4618      	mov	r0, r3
 8002520:	f003 ff2c 	bl	800637c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f006 fef9 	bl	800931c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f003 fde6 	bl	8006100 <USB_ReadInterrupts>
 8002534:	4603      	mov	r3, r0
 8002536:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800253a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800253e:	d102      	bne.n	8002546 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f001 fd4d 	bl	8003fe0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f003 fdd8 	bl	8006100 <USB_ReadInterrupts>
 8002550:	4603      	mov	r3, r0
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b08      	cmp	r3, #8
 8002558:	d106      	bne.n	8002568 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f006 fec2 	bl	80092e4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2208      	movs	r2, #8
 8002566:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4618      	mov	r0, r3
 800256e:	f003 fdc7 	bl	8006100 <USB_ReadInterrupts>
 8002572:	4603      	mov	r3, r0
 8002574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002578:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800257c:	d139      	bne.n	80025f2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f004 fb68 	bl	8006c58 <USB_HC_ReadInterrupt>
 8002588:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	e025      	b.n	80025dc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	fa22 f303 	lsr.w	r3, r2, r3
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d018      	beq.n	80025d6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	015a      	lsls	r2, r3, #5
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4413      	add	r3, r2
 80025ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025ba:	d106      	bne.n	80025ca <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	4619      	mov	r1, r3
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f905 	bl	80027d2 <HCD_HC_IN_IRQHandler>
 80025c8:	e005      	b.n	80025d6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	4619      	mov	r1, r3
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 ff67 	bl	80034a4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3301      	adds	r3, #1
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	795b      	ldrb	r3, [r3, #5]
 80025e0:	461a      	mov	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d3d3      	bcc.n	8002590 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f003 fd82 	bl	8006100 <USB_ReadInterrupts>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f003 0310 	and.w	r3, r3, #16
 8002602:	2b10      	cmp	r3, #16
 8002604:	d101      	bne.n	800260a <HAL_HCD_IRQHandler+0x1ea>
 8002606:	2301      	movs	r3, #1
 8002608:	e000      	b.n	800260c <HAL_HCD_IRQHandler+0x1ec>
 800260a:	2300      	movs	r3, #0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d014      	beq.n	800263a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	699a      	ldr	r2, [r3, #24]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f022 0210 	bic.w	r2, r2, #16
 800261e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f001 fbfe 	bl	8003e22 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	699a      	ldr	r2, [r3, #24]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f042 0210 	orr.w	r2, r2, #16
 8002634:	619a      	str	r2, [r3, #24]
 8002636:	e000      	b.n	800263a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002638:	bf00      	nop
    }
  }
}
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_HCD_Start+0x16>
 8002652:	2302      	movs	r3, #2
 8002654:	e013      	b.n	800267e <HAL_HCD_Start+0x3e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2101      	movs	r1, #1
 8002664:	4618      	mov	r0, r3
 8002666:	f003 fef0 	bl	800644a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f003 fbe2 	bl	8005e38 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002694:	2b01      	cmp	r3, #1
 8002696:	d101      	bne.n	800269c <HAL_HCD_Stop+0x16>
 8002698:	2302      	movs	r3, #2
 800269a:	e00d      	b.n	80026b8 <HAL_HCD_Stop+0x32>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f004 fc43 	bl	8006f34 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f003 fe92 	bl	80063f6 <USB_ResetPort>
 80026d2:	4603      	mov	r3, r0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	460b      	mov	r3, r1
 80026e6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	334c      	adds	r3, #76	@ 0x4c
 80026f8:	781b      	ldrb	r3, [r3, #0]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	460b      	mov	r3, r1
 8002710:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002712:	78fa      	ldrb	r2, [r7, #3]
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	1a9b      	subs	r3, r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	3338      	adds	r3, #56	@ 0x38
 8002722:	681b      	ldr	r3, [r3, #0]
}
 8002724:	4618      	mov	r0, r3
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f003 fed4 	bl	80064ea <USB_GetCurrentFrame>
 8002742:	4603      	mov	r3, r0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f003 feaf 	bl	80064bc <USB_GetHostSpeed>
 800275e:	4603      	mov	r3, r0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002774:	78fa      	ldrb	r2, [r7, #3]
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	331a      	adds	r3, #26
 8002784:	2200      	movs	r2, #0
 8002786:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002788:	78fa      	ldrb	r2, [r7, #3]
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	1a9b      	subs	r3, r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	440b      	add	r3, r1
 8002796:	331b      	adds	r3, #27
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 800279c:	78fa      	ldrb	r2, [r7, #3]
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	4613      	mov	r3, r2
 80027a2:	011b      	lsls	r3, r3, #4
 80027a4:	1a9b      	subs	r3, r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	3325      	adds	r3, #37	@ 0x25
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	1a9b      	subs	r3, r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	3324      	adds	r3, #36	@ 0x24
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b086      	sub	sp, #24
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
 80027da:	460b      	mov	r3, r1
 80027dc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	78fa      	ldrb	r2, [r7, #3]
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f003 fc98 	bl	8006126 <USB_ReadChInterrupts>
 80027f6:	4603      	mov	r3, r0
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d11a      	bne.n	8002836 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	015a      	lsls	r2, r3, #5
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4413      	add	r3, r2
 8002808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800280c:	461a      	mov	r2, r3
 800280e:	2304      	movs	r3, #4
 8002810:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002812:	78fa      	ldrb	r2, [r7, #3]
 8002814:	6879      	ldr	r1, [r7, #4]
 8002816:	4613      	mov	r3, r2
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	1a9b      	subs	r3, r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	440b      	add	r3, r1
 8002820:	334d      	adds	r3, #77	@ 0x4d
 8002822:	2207      	movs	r2, #7
 8002824:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	78fa      	ldrb	r2, [r7, #3]
 800282c:	4611      	mov	r1, r2
 800282e:	4618      	mov	r0, r3
 8002830:	f004 fa23 	bl	8006c7a <USB_HC_Halt>
 8002834:	e09e      	b.n	8002974 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	78fa      	ldrb	r2, [r7, #3]
 800283c:	4611      	mov	r1, r2
 800283e:	4618      	mov	r0, r3
 8002840:	f003 fc71 	bl	8006126 <USB_ReadChInterrupts>
 8002844:	4603      	mov	r3, r0
 8002846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800284a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800284e:	d11b      	bne.n	8002888 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4413      	add	r3, r2
 8002858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800285c:	461a      	mov	r2, r3
 800285e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002862:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	1a9b      	subs	r3, r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	334d      	adds	r3, #77	@ 0x4d
 8002874:	2208      	movs	r2, #8
 8002876:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f004 f9fa 	bl	8006c7a <USB_HC_Halt>
 8002886:	e075      	b.n	8002974 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	78fa      	ldrb	r2, [r7, #3]
 800288e:	4611      	mov	r1, r2
 8002890:	4618      	mov	r0, r3
 8002892:	f003 fc48 	bl	8006126 <USB_ReadChInterrupts>
 8002896:	4603      	mov	r3, r0
 8002898:	f003 0308 	and.w	r3, r3, #8
 800289c:	2b08      	cmp	r3, #8
 800289e:	d11a      	bne.n	80028d6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80028a0:	78fb      	ldrb	r3, [r7, #3]
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ac:	461a      	mov	r2, r3
 80028ae:	2308      	movs	r3, #8
 80028b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80028b2:	78fa      	ldrb	r2, [r7, #3]
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	4613      	mov	r3, r2
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	1a9b      	subs	r3, r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	440b      	add	r3, r1
 80028c0:	334d      	adds	r3, #77	@ 0x4d
 80028c2:	2206      	movs	r2, #6
 80028c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	4611      	mov	r1, r2
 80028ce:	4618      	mov	r0, r3
 80028d0:	f004 f9d3 	bl	8006c7a <USB_HC_Halt>
 80028d4:	e04e      	b.n	8002974 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	78fa      	ldrb	r2, [r7, #3]
 80028dc:	4611      	mov	r1, r2
 80028de:	4618      	mov	r0, r3
 80028e0:	f003 fc21 	bl	8006126 <USB_ReadChInterrupts>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028ee:	d11b      	bne.n	8002928 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	015a      	lsls	r2, r3, #5
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	4413      	add	r3, r2
 80028f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028fc:	461a      	mov	r2, r3
 80028fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002902:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002904:	78fa      	ldrb	r2, [r7, #3]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	1a9b      	subs	r3, r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	334d      	adds	r3, #77	@ 0x4d
 8002914:	2209      	movs	r2, #9
 8002916:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	78fa      	ldrb	r2, [r7, #3]
 800291e:	4611      	mov	r1, r2
 8002920:	4618      	mov	r0, r3
 8002922:	f004 f9aa 	bl	8006c7a <USB_HC_Halt>
 8002926:	e025      	b.n	8002974 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	78fa      	ldrb	r2, [r7, #3]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f003 fbf8 	bl	8006126 <USB_ReadChInterrupts>
 8002936:	4603      	mov	r3, r0
 8002938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293c:	2b80      	cmp	r3, #128	@ 0x80
 800293e:	d119      	bne.n	8002974 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	015a      	lsls	r2, r3, #5
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4413      	add	r3, r2
 8002948:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800294c:	461a      	mov	r2, r3
 800294e:	2380      	movs	r3, #128	@ 0x80
 8002950:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002952:	78fa      	ldrb	r2, [r7, #3]
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	1a9b      	subs	r3, r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	440b      	add	r3, r1
 8002960:	334d      	adds	r3, #77	@ 0x4d
 8002962:	2207      	movs	r2, #7
 8002964:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	78fa      	ldrb	r2, [r7, #3]
 800296c:	4611      	mov	r1, r2
 800296e:	4618      	mov	r0, r3
 8002970:	f004 f983 	bl	8006c7a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	4611      	mov	r1, r2
 800297c:	4618      	mov	r0, r3
 800297e:	f003 fbd2 	bl	8006126 <USB_ReadChInterrupts>
 8002982:	4603      	mov	r3, r0
 8002984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800298c:	d112      	bne.n	80029b4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	78fa      	ldrb	r2, [r7, #3]
 8002994:	4611      	mov	r1, r2
 8002996:	4618      	mov	r0, r3
 8002998:	f004 f96f 	bl	8006c7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800299c:	78fb      	ldrb	r3, [r7, #3]
 800299e:	015a      	lsls	r2, r3, #5
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	4413      	add	r3, r2
 80029a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a8:	461a      	mov	r2, r3
 80029aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029ae:	6093      	str	r3, [r2, #8]
 80029b0:	f000 bd75 	b.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	4611      	mov	r1, r2
 80029bc:	4618      	mov	r0, r3
 80029be:	f003 fbb2 	bl	8006126 <USB_ReadChInterrupts>
 80029c2:	4603      	mov	r3, r0
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	f040 8128 	bne.w	8002c1e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80029ce:	78fb      	ldrb	r3, [r7, #3]
 80029d0:	015a      	lsls	r2, r3, #5
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4413      	add	r3, r2
 80029d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029da:	461a      	mov	r2, r3
 80029dc:	2320      	movs	r3, #32
 80029de:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	331b      	adds	r3, #27
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d119      	bne.n	8002a2a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	331b      	adds	r3, #27
 8002a06:	2200      	movs	r2, #0
 8002a08:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002a0a:	78fb      	ldrb	r3, [r7, #3]
 8002a0c:	015a      	lsls	r2, r3, #5
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	4413      	add	r3, r2
 8002a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	78fa      	ldrb	r2, [r7, #3]
 8002a1a:	0151      	lsls	r1, r2, #5
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	440a      	add	r2, r1
 8002a20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002a24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a28:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	799b      	ldrb	r3, [r3, #6]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d01b      	beq.n	8002a6a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	4613      	mov	r3, r2
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	1a9b      	subs	r3, r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	440b      	add	r3, r1
 8002a40:	3330      	adds	r3, #48	@ 0x30
 8002a42:	6819      	ldr	r1, [r3, #0]
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	015a      	lsls	r2, r3, #5
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a56:	78fa      	ldrb	r2, [r7, #3]
 8002a58:	1ac9      	subs	r1, r1, r3
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4403      	add	r3, r0
 8002a66:	3338      	adds	r3, #56	@ 0x38
 8002a68:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002a6a:	78fa      	ldrb	r2, [r7, #3]
 8002a6c:	6879      	ldr	r1, [r7, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	1a9b      	subs	r3, r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	440b      	add	r3, r1
 8002a78:	334d      	adds	r3, #77	@ 0x4d
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	1a9b      	subs	r3, r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	3344      	adds	r3, #68	@ 0x44
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002a92:	78fb      	ldrb	r3, [r7, #3]
 8002a94:	015a      	lsls	r2, r3, #5
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	4413      	add	r3, r2
 8002a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002aa4:	78fa      	ldrb	r2, [r7, #3]
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	011b      	lsls	r3, r3, #4
 8002aac:	1a9b      	subs	r3, r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	440b      	add	r3, r1
 8002ab2:	3326      	adds	r3, #38	@ 0x26
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002aba:	78fa      	ldrb	r2, [r7, #3]
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	1a9b      	subs	r3, r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	3326      	adds	r3, #38	@ 0x26
 8002aca:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d110      	bne.n	8002af2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f004 f8ce 	bl	8006c7a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002ade:	78fb      	ldrb	r3, [r7, #3]
 8002ae0:	015a      	lsls	r2, r3, #5
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002aea:	461a      	mov	r2, r3
 8002aec:	2310      	movs	r3, #16
 8002aee:	6093      	str	r3, [r2, #8]
 8002af0:	e03d      	b.n	8002b6e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	3326      	adds	r3, #38	@ 0x26
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d00a      	beq.n	8002b1e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	3326      	adds	r3, #38	@ 0x26
 8002b18:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d127      	bne.n	8002b6e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002b1e:	78fb      	ldrb	r3, [r7, #3]
 8002b20:	015a      	lsls	r2, r3, #5
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	4413      	add	r3, r2
 8002b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	78fa      	ldrb	r2, [r7, #3]
 8002b2e:	0151      	lsls	r1, r2, #5
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	440a      	add	r2, r1
 8002b34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b38:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002b3c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002b3e:	78fa      	ldrb	r2, [r7, #3]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	4613      	mov	r3, r2
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	1a9b      	subs	r3, r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	334c      	adds	r3, #76	@ 0x4c
 8002b4e:	2201      	movs	r2, #1
 8002b50:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	334c      	adds	r3, #76	@ 0x4c
 8002b62:	781a      	ldrb	r2, [r3, #0]
 8002b64:	78fb      	ldrb	r3, [r7, #3]
 8002b66:	4619      	mov	r1, r3
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f006 fbe5 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	799b      	ldrb	r3, [r3, #6]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d13b      	bne.n	8002bee <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002b76:	78fa      	ldrb	r2, [r7, #3]
 8002b78:	6879      	ldr	r1, [r7, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	011b      	lsls	r3, r3, #4
 8002b7e:	1a9b      	subs	r3, r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	440b      	add	r3, r1
 8002b84:	3338      	adds	r3, #56	@ 0x38
 8002b86:	6819      	ldr	r1, [r3, #0]
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4403      	add	r3, r0
 8002b96:	3328      	adds	r3, #40	@ 0x28
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	440b      	add	r3, r1
 8002b9c:	1e59      	subs	r1, r3, #1
 8002b9e:	78fa      	ldrb	r2, [r7, #3]
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	1a9b      	subs	r3, r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4403      	add	r3, r0
 8002bac:	3328      	adds	r3, #40	@ 0x28
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 8470 	beq.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002bbe:	78fa      	ldrb	r2, [r7, #3]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	1a9b      	subs	r3, r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	333c      	adds	r3, #60	@ 0x3c
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	78fa      	ldrb	r2, [r7, #3]
 8002bd2:	f083 0301 	eor.w	r3, r3, #1
 8002bd6:	b2d8      	uxtb	r0, r3
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	333c      	adds	r3, #60	@ 0x3c
 8002be6:	4602      	mov	r2, r0
 8002be8:	701a      	strb	r2, [r3, #0]
 8002bea:	f000 bc58 	b.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002bee:	78fa      	ldrb	r2, [r7, #3]
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	333c      	adds	r3, #60	@ 0x3c
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	f083 0301 	eor.w	r3, r3, #1
 8002c06:	b2d8      	uxtb	r0, r3
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	1a9b      	subs	r3, r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	333c      	adds	r3, #60	@ 0x3c
 8002c16:	4602      	mov	r2, r0
 8002c18:	701a      	strb	r2, [r3, #0]
 8002c1a:	f000 bc40 	b.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	78fa      	ldrb	r2, [r7, #3]
 8002c24:	4611      	mov	r1, r2
 8002c26:	4618      	mov	r0, r3
 8002c28:	f003 fa7d 	bl	8006126 <USB_ReadChInterrupts>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	f003 0320 	and.w	r3, r3, #32
 8002c32:	2b20      	cmp	r3, #32
 8002c34:	d131      	bne.n	8002c9a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c36:	78fb      	ldrb	r3, [r7, #3]
 8002c38:	015a      	lsls	r2, r3, #5
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c42:	461a      	mov	r2, r3
 8002c44:	2320      	movs	r3, #32
 8002c46:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	331a      	adds	r3, #26
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	f040 841f 	bne.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002c60:	78fa      	ldrb	r2, [r7, #3]
 8002c62:	6879      	ldr	r1, [r7, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	011b      	lsls	r3, r3, #4
 8002c68:	1a9b      	subs	r3, r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	331b      	adds	r3, #27
 8002c70:	2201      	movs	r2, #1
 8002c72:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002c74:	78fa      	ldrb	r2, [r7, #3]
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	011b      	lsls	r3, r3, #4
 8002c7c:	1a9b      	subs	r3, r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	334d      	adds	r3, #77	@ 0x4d
 8002c84:	2203      	movs	r2, #3
 8002c86:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	4611      	mov	r1, r2
 8002c90:	4618      	mov	r0, r3
 8002c92:	f003 fff2 	bl	8006c7a <USB_HC_Halt>
 8002c96:	f000 bc02 	b.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	78fa      	ldrb	r2, [r7, #3]
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f003 fa3f 	bl	8006126 <USB_ReadChInterrupts>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	f040 8305 	bne.w	80032be <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002cb4:	78fb      	ldrb	r3, [r7, #3]
 8002cb6:	015a      	lsls	r2, r3, #5
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	4413      	add	r3, r2
 8002cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002cc6:	78fa      	ldrb	r2, [r7, #3]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	334d      	adds	r3, #77	@ 0x4d
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d114      	bne.n	8002d06 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	1a9b      	subs	r3, r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	334d      	adds	r3, #77	@ 0x4d
 8002cec:	2202      	movs	r2, #2
 8002cee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	1a9b      	subs	r3, r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	334c      	adds	r3, #76	@ 0x4c
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e2cc      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002d06:	78fa      	ldrb	r2, [r7, #3]
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	011b      	lsls	r3, r3, #4
 8002d0e:	1a9b      	subs	r3, r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	440b      	add	r3, r1
 8002d14:	334d      	adds	r3, #77	@ 0x4d
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b06      	cmp	r3, #6
 8002d1a:	d114      	bne.n	8002d46 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	334d      	adds	r3, #77	@ 0x4d
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002d30:	78fa      	ldrb	r2, [r7, #3]
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	4613      	mov	r3, r2
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	334c      	adds	r3, #76	@ 0x4c
 8002d40:	2205      	movs	r2, #5
 8002d42:	701a      	strb	r2, [r3, #0]
 8002d44:	e2ac      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	1a9b      	subs	r3, r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	440b      	add	r3, r1
 8002d54:	334d      	adds	r3, #77	@ 0x4d
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b07      	cmp	r3, #7
 8002d5a:	d00b      	beq.n	8002d74 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002d5c:	78fa      	ldrb	r2, [r7, #3]
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	4613      	mov	r3, r2
 8002d62:	011b      	lsls	r3, r3, #4
 8002d64:	1a9b      	subs	r3, r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	334d      	adds	r3, #77	@ 0x4d
 8002d6c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002d6e:	2b09      	cmp	r3, #9
 8002d70:	f040 80a6 	bne.w	8002ec0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	334d      	adds	r3, #77	@ 0x4d
 8002d84:	2202      	movs	r2, #2
 8002d86:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	3344      	adds	r3, #68	@ 0x44
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	1c59      	adds	r1, r3, #1
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	1a9b      	subs	r3, r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4403      	add	r3, r0
 8002da8:	3344      	adds	r3, #68	@ 0x44
 8002daa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002dac:	78fa      	ldrb	r2, [r7, #3]
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	011b      	lsls	r3, r3, #4
 8002db4:	1a9b      	subs	r3, r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	3344      	adds	r3, #68	@ 0x44
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d943      	bls.n	8002e4a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	3344      	adds	r3, #68	@ 0x44
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	331a      	adds	r3, #26
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d123      	bne.n	8002e34 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	331b      	adds	r3, #27
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002e00:	78fa      	ldrb	r2, [r7, #3]
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	4613      	mov	r3, r2
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	1a9b      	subs	r3, r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	331c      	adds	r3, #28
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e14:	78fb      	ldrb	r3, [r7, #3]
 8002e16:	015a      	lsls	r2, r3, #5
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	78fa      	ldrb	r2, [r7, #3]
 8002e24:	0151      	lsls	r1, r2, #5
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	440a      	add	r2, r1
 8002e2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e32:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002e34:	78fa      	ldrb	r2, [r7, #3]
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	011b      	lsls	r3, r3, #4
 8002e3c:	1a9b      	subs	r3, r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	334c      	adds	r3, #76	@ 0x4c
 8002e44:	2204      	movs	r2, #4
 8002e46:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e48:	e229      	b.n	800329e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	1a9b      	subs	r3, r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	440b      	add	r3, r1
 8002e58:	334c      	adds	r3, #76	@ 0x4c
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e5e:	78fa      	ldrb	r2, [r7, #3]
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	1a9b      	subs	r3, r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	3326      	adds	r3, #38	@ 0x26
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00b      	beq.n	8002e8c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	3326      	adds	r3, #38	@ 0x26
 8002e84:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	f040 8209 	bne.w	800329e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002e8c:	78fb      	ldrb	r3, [r7, #3]
 8002e8e:	015a      	lsls	r2, r3, #5
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	4413      	add	r3, r2
 8002e94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002ea2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002eaa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	015a      	lsls	r2, r3, #5
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eb8:	461a      	mov	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ebe:	e1ee      	b.n	800329e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	334d      	adds	r3, #77	@ 0x4d
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b05      	cmp	r3, #5
 8002ed4:	f040 80c8 	bne.w	8003068 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ed8:	78fa      	ldrb	r2, [r7, #3]
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	1a9b      	subs	r3, r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	334d      	adds	r3, #77	@ 0x4d
 8002ee8:	2202      	movs	r2, #2
 8002eea:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	331b      	adds	r3, #27
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	f040 81ce 	bne.w	80032a0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	3326      	adds	r3, #38	@ 0x26
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b03      	cmp	r3, #3
 8002f18:	d16b      	bne.n	8002ff2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002f1a:	78fa      	ldrb	r2, [r7, #3]
 8002f1c:	6879      	ldr	r1, [r7, #4]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	011b      	lsls	r3, r3, #4
 8002f22:	1a9b      	subs	r3, r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	440b      	add	r3, r1
 8002f28:	3348      	adds	r3, #72	@ 0x48
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	1c59      	adds	r1, r3, #1
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	4613      	mov	r3, r2
 8002f32:	011b      	lsls	r3, r3, #4
 8002f34:	1a9b      	subs	r3, r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4403      	add	r3, r0
 8002f3a:	3348      	adds	r3, #72	@ 0x48
 8002f3c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	011b      	lsls	r3, r3, #4
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	3348      	adds	r3, #72	@ 0x48
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d943      	bls.n	8002fdc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002f54:	78fa      	ldrb	r2, [r7, #3]
 8002f56:	6879      	ldr	r1, [r7, #4]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	011b      	lsls	r3, r3, #4
 8002f5c:	1a9b      	subs	r3, r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	3348      	adds	r3, #72	@ 0x48
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002f68:	78fa      	ldrb	r2, [r7, #3]
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	1a9b      	subs	r3, r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	331b      	adds	r3, #27
 8002f78:	2200      	movs	r2, #0
 8002f7a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	4613      	mov	r3, r2
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	1a9b      	subs	r3, r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	440b      	add	r3, r1
 8002f8a:	3344      	adds	r3, #68	@ 0x44
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d809      	bhi.n	8002fa6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	1a9b      	subs	r3, r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	331c      	adds	r3, #28
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002fa6:	78fb      	ldrb	r3, [r7, #3]
 8002fa8:	015a      	lsls	r2, r3, #5
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	4413      	add	r3, r2
 8002fae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	0151      	lsls	r1, r2, #5
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	440a      	add	r2, r1
 8002fbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	334c      	adds	r3, #76	@ 0x4c
 8002fd6:	2204      	movs	r2, #4
 8002fd8:	701a      	strb	r2, [r3, #0]
 8002fda:	e014      	b.n	8003006 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	334c      	adds	r3, #76	@ 0x4c
 8002fec:	2202      	movs	r2, #2
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	e009      	b.n	8003006 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ff2:	78fa      	ldrb	r2, [r7, #3]
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	011b      	lsls	r3, r3, #4
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	440b      	add	r3, r1
 8003000:	334c      	adds	r3, #76	@ 0x4c
 8003002:	2202      	movs	r2, #2
 8003004:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003006:	78fa      	ldrb	r2, [r7, #3]
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	4613      	mov	r3, r2
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	3326      	adds	r3, #38	@ 0x26
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00b      	beq.n	8003034 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800301c:	78fa      	ldrb	r2, [r7, #3]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	3326      	adds	r3, #38	@ 0x26
 800302c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800302e:	2b02      	cmp	r3, #2
 8003030:	f040 8136 	bne.w	80032a0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	015a      	lsls	r2, r3, #5
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	4413      	add	r3, r2
 800303c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800304a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003052:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003054:	78fb      	ldrb	r3, [r7, #3]
 8003056:	015a      	lsls	r2, r3, #5
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	4413      	add	r3, r2
 800305c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003060:	461a      	mov	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	e11b      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003068:	78fa      	ldrb	r2, [r7, #3]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	1a9b      	subs	r3, r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	334d      	adds	r3, #77	@ 0x4d
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b03      	cmp	r3, #3
 800307c:	f040 8081 	bne.w	8003182 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003080:	78fa      	ldrb	r2, [r7, #3]
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	1a9b      	subs	r3, r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	334d      	adds	r3, #77	@ 0x4d
 8003090:	2202      	movs	r2, #2
 8003092:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003094:	78fa      	ldrb	r2, [r7, #3]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4613      	mov	r3, r2
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	1a9b      	subs	r3, r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	331b      	adds	r3, #27
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	f040 80fa 	bne.w	80032a0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030ac:	78fa      	ldrb	r2, [r7, #3]
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	1a9b      	subs	r3, r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	334c      	adds	r3, #76	@ 0x4c
 80030bc:	2202      	movs	r2, #2
 80030be:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	015a      	lsls	r2, r3, #5
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	0151      	lsls	r1, r2, #5
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	440a      	add	r2, r1
 80030d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80030da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030de:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	015a      	lsls	r2, r3, #5
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4413      	add	r3, r2
 80030e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	78fa      	ldrb	r2, [r7, #3]
 80030f0:	0151      	lsls	r1, r2, #5
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	440a      	add	r2, r1
 80030f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80030fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030fe:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	015a      	lsls	r2, r3, #5
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4413      	add	r3, r2
 8003108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	78fa      	ldrb	r2, [r7, #3]
 8003110:	0151      	lsls	r1, r2, #5
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	440a      	add	r2, r1
 8003116:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800311a:	f023 0320 	bic.w	r3, r3, #32
 800311e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	3326      	adds	r3, #38	@ 0x26
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00b      	beq.n	800314e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	3326      	adds	r3, #38	@ 0x26
 8003146:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003148:	2b02      	cmp	r3, #2
 800314a:	f040 80a9 	bne.w	80032a0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800314e:	78fb      	ldrb	r3, [r7, #3]
 8003150:	015a      	lsls	r2, r3, #5
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	4413      	add	r3, r2
 8003156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003164:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800316c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800316e:	78fb      	ldrb	r3, [r7, #3]
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	4413      	add	r3, r2
 8003176:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800317a:	461a      	mov	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	e08e      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	334d      	adds	r3, #77	@ 0x4d
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d143      	bne.n	8003220 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	334d      	adds	r3, #77	@ 0x4d
 80031a8:	2202      	movs	r2, #2
 80031aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	334c      	adds	r3, #76	@ 0x4c
 80031bc:	2202      	movs	r2, #2
 80031be:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	3326      	adds	r3, #38	@ 0x26
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00a      	beq.n	80031ec <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	4613      	mov	r3, r2
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	1a9b      	subs	r3, r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	3326      	adds	r3, #38	@ 0x26
 80031e6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d159      	bne.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80031ec:	78fb      	ldrb	r3, [r7, #3]
 80031ee:	015a      	lsls	r2, r3, #5
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	4413      	add	r3, r2
 80031f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003202:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800320a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800320c:	78fb      	ldrb	r3, [r7, #3]
 800320e:	015a      	lsls	r2, r3, #5
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	4413      	add	r3, r2
 8003214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003218:	461a      	mov	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	e03f      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003220:	78fa      	ldrb	r2, [r7, #3]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	011b      	lsls	r3, r3, #4
 8003228:	1a9b      	subs	r3, r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	334d      	adds	r3, #77	@ 0x4d
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b08      	cmp	r3, #8
 8003234:	d126      	bne.n	8003284 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	1a9b      	subs	r3, r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	334d      	adds	r3, #77	@ 0x4d
 8003246:	2202      	movs	r2, #2
 8003248:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	3344      	adds	r3, #68	@ 0x44
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	1c59      	adds	r1, r3, #1
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	1a9b      	subs	r3, r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4403      	add	r3, r0
 800326a:	3344      	adds	r3, #68	@ 0x44
 800326c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800326e:	78fa      	ldrb	r2, [r7, #3]
 8003270:	6879      	ldr	r1, [r7, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	011b      	lsls	r3, r3, #4
 8003276:	1a9b      	subs	r3, r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	440b      	add	r3, r1
 800327c:	334c      	adds	r3, #76	@ 0x4c
 800327e:	2204      	movs	r2, #4
 8003280:	701a      	strb	r2, [r3, #0]
 8003282:	e00d      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	334d      	adds	r3, #77	@ 0x4d
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2b02      	cmp	r3, #2
 8003298:	f000 8100 	beq.w	800349c <HCD_HC_IN_IRQHandler+0xcca>
 800329c:	e000      	b.n	80032a0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800329e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80032a0:	78fa      	ldrb	r2, [r7, #3]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	011b      	lsls	r3, r3, #4
 80032a8:	1a9b      	subs	r3, r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	334c      	adds	r3, #76	@ 0x4c
 80032b0:	781a      	ldrb	r2, [r3, #0]
 80032b2:	78fb      	ldrb	r3, [r7, #3]
 80032b4:	4619      	mov	r1, r3
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f006 f83e 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
 80032bc:	e0ef      	b.n	800349e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	78fa      	ldrb	r2, [r7, #3]
 80032c4:	4611      	mov	r1, r2
 80032c6:	4618      	mov	r0, r3
 80032c8:	f002 ff2d 	bl	8006126 <USB_ReadChInterrupts>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032d2:	2b40      	cmp	r3, #64	@ 0x40
 80032d4:	d12f      	bne.n	8003336 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80032d6:	78fb      	ldrb	r3, [r7, #3]
 80032d8:	015a      	lsls	r2, r3, #5
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	4413      	add	r3, r2
 80032de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e2:	461a      	mov	r2, r3
 80032e4:	2340      	movs	r3, #64	@ 0x40
 80032e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	1a9b      	subs	r3, r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	334d      	adds	r3, #77	@ 0x4d
 80032f8:	2205      	movs	r2, #5
 80032fa:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80032fc:	78fa      	ldrb	r2, [r7, #3]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	1a9b      	subs	r3, r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	331a      	adds	r3, #26
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d109      	bne.n	8003326 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	3344      	adds	r3, #68	@ 0x44
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	4611      	mov	r1, r2
 800332e:	4618      	mov	r0, r3
 8003330:	f003 fca3 	bl	8006c7a <USB_HC_Halt>
 8003334:	e0b3      	b.n	800349e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	4611      	mov	r1, r2
 800333e:	4618      	mov	r0, r3
 8003340:	f002 fef1 	bl	8006126 <USB_ReadChInterrupts>
 8003344:	4603      	mov	r3, r0
 8003346:	f003 0310 	and.w	r3, r3, #16
 800334a:	2b10      	cmp	r3, #16
 800334c:	f040 80a7 	bne.w	800349e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003350:	78fa      	ldrb	r2, [r7, #3]
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	4613      	mov	r3, r2
 8003356:	011b      	lsls	r3, r3, #4
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	3326      	adds	r3, #38	@ 0x26
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d11b      	bne.n	800339e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	011b      	lsls	r3, r3, #4
 800336e:	1a9b      	subs	r3, r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	440b      	add	r3, r1
 8003374:	3344      	adds	r3, #68	@ 0x44
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	334d      	adds	r3, #77	@ 0x4d
 800338a:	2204      	movs	r2, #4
 800338c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	78fa      	ldrb	r2, [r7, #3]
 8003394:	4611      	mov	r1, r2
 8003396:	4618      	mov	r0, r3
 8003398:	f003 fc6f 	bl	8006c7a <USB_HC_Halt>
 800339c:	e03f      	b.n	800341e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800339e:	78fa      	ldrb	r2, [r7, #3]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	3326      	adds	r3, #38	@ 0x26
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00a      	beq.n	80033ca <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	3326      	adds	r3, #38	@ 0x26
 80033c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d129      	bne.n	800341e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	3344      	adds	r3, #68	@ 0x44
 80033da:	2200      	movs	r2, #0
 80033dc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	799b      	ldrb	r3, [r3, #6]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <HCD_HC_IN_IRQHandler+0xc2a>
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	331b      	adds	r3, #27
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d110      	bne.n	800341e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80033fc:	78fa      	ldrb	r2, [r7, #3]
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	011b      	lsls	r3, r3, #4
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	334d      	adds	r3, #77	@ 0x4d
 800340c:	2204      	movs	r2, #4
 800340e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	78fa      	ldrb	r2, [r7, #3]
 8003416:	4611      	mov	r1, r2
 8003418:	4618      	mov	r0, r3
 800341a:	f003 fc2e 	bl	8006c7a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800341e:	78fa      	ldrb	r2, [r7, #3]
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	4613      	mov	r3, r2
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	1a9b      	subs	r3, r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	331b      	adds	r3, #27
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d129      	bne.n	8003488 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003434:	78fa      	ldrb	r2, [r7, #3]
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	331b      	adds	r3, #27
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4413      	add	r3, r2
 8003450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	0151      	lsls	r1, r2, #5
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	440a      	add	r2, r1
 800345e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003462:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003466:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003468:	78fb      	ldrb	r3, [r7, #3]
 800346a:	015a      	lsls	r2, r3, #5
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4413      	add	r3, r2
 8003470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	78fa      	ldrb	r2, [r7, #3]
 8003478:	0151      	lsls	r1, r2, #5
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	440a      	add	r2, r1
 800347e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003482:	f043 0320 	orr.w	r3, r3, #32
 8003486:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003488:	78fb      	ldrb	r3, [r7, #3]
 800348a:	015a      	lsls	r2, r3, #5
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	4413      	add	r3, r2
 8003490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003494:	461a      	mov	r2, r3
 8003496:	2310      	movs	r3, #16
 8003498:	6093      	str	r3, [r2, #8]
 800349a:	e000      	b.n	800349e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800349c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	78fa      	ldrb	r2, [r7, #3]
 80034c0:	4611      	mov	r1, r2
 80034c2:	4618      	mov	r0, r3
 80034c4:	f002 fe2f 	bl	8006126 <USB_ReadChInterrupts>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f003 0304 	and.w	r3, r3, #4
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d11b      	bne.n	800350a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80034d2:	78fb      	ldrb	r3, [r7, #3]
 80034d4:	015a      	lsls	r2, r3, #5
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	4413      	add	r3, r2
 80034da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034de:	461a      	mov	r2, r3
 80034e0:	2304      	movs	r3, #4
 80034e2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80034e4:	78fa      	ldrb	r2, [r7, #3]
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	440b      	add	r3, r1
 80034f2:	334d      	adds	r3, #77	@ 0x4d
 80034f4:	2207      	movs	r2, #7
 80034f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	78fa      	ldrb	r2, [r7, #3]
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f003 fbba 	bl	8006c7a <USB_HC_Halt>
 8003506:	f000 bc89 	b.w	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	78fa      	ldrb	r2, [r7, #3]
 8003510:	4611      	mov	r1, r2
 8003512:	4618      	mov	r0, r3
 8003514:	f002 fe07 	bl	8006126 <USB_ReadChInterrupts>
 8003518:	4603      	mov	r3, r0
 800351a:	f003 0320 	and.w	r3, r3, #32
 800351e:	2b20      	cmp	r3, #32
 8003520:	f040 8082 	bne.w	8003628 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003524:	78fb      	ldrb	r3, [r7, #3]
 8003526:	015a      	lsls	r2, r3, #5
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	4413      	add	r3, r2
 800352c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003530:	461a      	mov	r2, r3
 8003532:	2320      	movs	r3, #32
 8003534:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003536:	78fa      	ldrb	r2, [r7, #3]
 8003538:	6879      	ldr	r1, [r7, #4]
 800353a:	4613      	mov	r3, r2
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	1a9b      	subs	r3, r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	3319      	adds	r3, #25
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d124      	bne.n	8003596 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800354c:	78fa      	ldrb	r2, [r7, #3]
 800354e:	6879      	ldr	r1, [r7, #4]
 8003550:	4613      	mov	r3, r2
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	1a9b      	subs	r3, r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	3319      	adds	r3, #25
 800355c:	2200      	movs	r2, #0
 800355e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003560:	78fa      	ldrb	r2, [r7, #3]
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	440b      	add	r3, r1
 800356e:	334c      	adds	r3, #76	@ 0x4c
 8003570:	2202      	movs	r2, #2
 8003572:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003574:	78fa      	ldrb	r2, [r7, #3]
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	334d      	adds	r3, #77	@ 0x4d
 8003584:	2203      	movs	r2, #3
 8003586:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	78fa      	ldrb	r2, [r7, #3]
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f003 fb72 	bl	8006c7a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	331a      	adds	r3, #26
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	f040 8437 	bne.w	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	331b      	adds	r3, #27
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f040 842b 	bne.w	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80035c6:	78fa      	ldrb	r2, [r7, #3]
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	4613      	mov	r3, r2
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	1a9b      	subs	r3, r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	440b      	add	r3, r1
 80035d4:	3326      	adds	r3, #38	@ 0x26
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d009      	beq.n	80035f0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80035dc:	78fa      	ldrb	r2, [r7, #3]
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	331b      	adds	r3, #27
 80035ec:	2201      	movs	r2, #1
 80035ee:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80035f0:	78fa      	ldrb	r2, [r7, #3]
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	1a9b      	subs	r3, r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	334d      	adds	r3, #77	@ 0x4d
 8003600:	2203      	movs	r2, #3
 8003602:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	78fa      	ldrb	r2, [r7, #3]
 800360a:	4611      	mov	r1, r2
 800360c:	4618      	mov	r0, r3
 800360e:	f003 fb34 	bl	8006c7a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003612:	78fa      	ldrb	r2, [r7, #3]
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	4613      	mov	r3, r2
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	1a9b      	subs	r3, r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	440b      	add	r3, r1
 8003620:	3344      	adds	r3, #68	@ 0x44
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	e3f9      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	4611      	mov	r1, r2
 8003630:	4618      	mov	r0, r3
 8003632:	f002 fd78 	bl	8006126 <USB_ReadChInterrupts>
 8003636:	4603      	mov	r3, r0
 8003638:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800363c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003640:	d111      	bne.n	8003666 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003642:	78fb      	ldrb	r3, [r7, #3]
 8003644:	015a      	lsls	r2, r3, #5
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	4413      	add	r3, r2
 800364a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800364e:	461a      	mov	r2, r3
 8003650:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003654:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	78fa      	ldrb	r2, [r7, #3]
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f003 fb0b 	bl	8006c7a <USB_HC_Halt>
 8003664:	e3da      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	78fa      	ldrb	r2, [r7, #3]
 800366c:	4611      	mov	r1, r2
 800366e:	4618      	mov	r0, r3
 8003670:	f002 fd59 	bl	8006126 <USB_ReadChInterrupts>
 8003674:	4603      	mov	r3, r0
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b01      	cmp	r3, #1
 800367c:	d168      	bne.n	8003750 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800367e:	78fa      	ldrb	r2, [r7, #3]
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	4613      	mov	r3, r2
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	1a9b      	subs	r3, r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	440b      	add	r3, r1
 800368c:	3344      	adds	r3, #68	@ 0x44
 800368e:	2200      	movs	r2, #0
 8003690:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	4611      	mov	r1, r2
 800369a:	4618      	mov	r0, r3
 800369c:	f002 fd43 	bl	8006126 <USB_ReadChInterrupts>
 80036a0:	4603      	mov	r3, r0
 80036a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a6:	2b40      	cmp	r3, #64	@ 0x40
 80036a8:	d112      	bne.n	80036d0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80036aa:	78fa      	ldrb	r2, [r7, #3]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	3319      	adds	r3, #25
 80036ba:	2201      	movs	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80036be:	78fb      	ldrb	r3, [r7, #3]
 80036c0:	015a      	lsls	r2, r3, #5
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	4413      	add	r3, r2
 80036c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ca:	461a      	mov	r2, r3
 80036cc:	2340      	movs	r3, #64	@ 0x40
 80036ce:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	1a9b      	subs	r3, r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	331b      	adds	r3, #27
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d019      	beq.n	800371a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	331b      	adds	r3, #27
 80036f6:	2200      	movs	r2, #0
 80036f8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80036fa:	78fb      	ldrb	r3, [r7, #3]
 80036fc:	015a      	lsls	r2, r3, #5
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4413      	add	r3, r2
 8003702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	78fa      	ldrb	r2, [r7, #3]
 800370a:	0151      	lsls	r1, r2, #5
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	440a      	add	r2, r1
 8003710:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003718:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	015a      	lsls	r2, r3, #5
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4413      	add	r3, r2
 8003722:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003726:	461a      	mov	r2, r3
 8003728:	2301      	movs	r3, #1
 800372a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	4613      	mov	r3, r2
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	334d      	adds	r3, #77	@ 0x4d
 800373c:	2201      	movs	r2, #1
 800373e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	78fa      	ldrb	r2, [r7, #3]
 8003746:	4611      	mov	r1, r2
 8003748:	4618      	mov	r0, r3
 800374a:	f003 fa96 	bl	8006c7a <USB_HC_Halt>
 800374e:	e365      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	4611      	mov	r1, r2
 8003758:	4618      	mov	r0, r3
 800375a:	f002 fce4 	bl	8006126 <USB_ReadChInterrupts>
 800375e:	4603      	mov	r3, r0
 8003760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003764:	2b40      	cmp	r3, #64	@ 0x40
 8003766:	d139      	bne.n	80037dc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003768:	78fa      	ldrb	r2, [r7, #3]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	334d      	adds	r3, #77	@ 0x4d
 8003778:	2205      	movs	r2, #5
 800377a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800377c:	78fa      	ldrb	r2, [r7, #3]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	1a9b      	subs	r3, r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	331a      	adds	r3, #26
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003792:	78fa      	ldrb	r2, [r7, #3]
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	4613      	mov	r3, r2
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	1a9b      	subs	r3, r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	440b      	add	r3, r1
 80037a0:	3319      	adds	r3, #25
 80037a2:	2201      	movs	r2, #1
 80037a4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80037a6:	78fa      	ldrb	r2, [r7, #3]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	3344      	adds	r3, #68	@ 0x44
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	78fa      	ldrb	r2, [r7, #3]
 80037c0:	4611      	mov	r1, r2
 80037c2:	4618      	mov	r0, r3
 80037c4:	f003 fa59 	bl	8006c7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80037c8:	78fb      	ldrb	r3, [r7, #3]
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037d4:	461a      	mov	r2, r3
 80037d6:	2340      	movs	r3, #64	@ 0x40
 80037d8:	6093      	str	r3, [r2, #8]
 80037da:	e31f      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	78fa      	ldrb	r2, [r7, #3]
 80037e2:	4611      	mov	r1, r2
 80037e4:	4618      	mov	r0, r3
 80037e6:	f002 fc9e 	bl	8006126 <USB_ReadChInterrupts>
 80037ea:	4603      	mov	r3, r0
 80037ec:	f003 0308 	and.w	r3, r3, #8
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d11a      	bne.n	800382a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80037f4:	78fb      	ldrb	r3, [r7, #3]
 80037f6:	015a      	lsls	r2, r3, #5
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	4413      	add	r3, r2
 80037fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003800:	461a      	mov	r2, r3
 8003802:	2308      	movs	r3, #8
 8003804:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003806:	78fa      	ldrb	r2, [r7, #3]
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	4613      	mov	r3, r2
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	1a9b      	subs	r3, r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	440b      	add	r3, r1
 8003814:	334d      	adds	r3, #77	@ 0x4d
 8003816:	2206      	movs	r2, #6
 8003818:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	78fa      	ldrb	r2, [r7, #3]
 8003820:	4611      	mov	r1, r2
 8003822:	4618      	mov	r0, r3
 8003824:	f003 fa29 	bl	8006c7a <USB_HC_Halt>
 8003828:	e2f8      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	78fa      	ldrb	r2, [r7, #3]
 8003830:	4611      	mov	r1, r2
 8003832:	4618      	mov	r0, r3
 8003834:	f002 fc77 	bl	8006126 <USB_ReadChInterrupts>
 8003838:	4603      	mov	r3, r0
 800383a:	f003 0310 	and.w	r3, r3, #16
 800383e:	2b10      	cmp	r3, #16
 8003840:	d144      	bne.n	80038cc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003842:	78fa      	ldrb	r2, [r7, #3]
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	4613      	mov	r3, r2
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	1a9b      	subs	r3, r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	3344      	adds	r3, #68	@ 0x44
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003856:	78fa      	ldrb	r2, [r7, #3]
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	334d      	adds	r3, #77	@ 0x4d
 8003866:	2204      	movs	r2, #4
 8003868:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	1a9b      	subs	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	3319      	adds	r3, #25
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d114      	bne.n	80038aa <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003880:	78fa      	ldrb	r2, [r7, #3]
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	4613      	mov	r3, r2
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	3318      	adds	r3, #24
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d109      	bne.n	80038aa <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	1a9b      	subs	r3, r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	440b      	add	r3, r1
 80038a4:	3319      	adds	r3, #25
 80038a6:	2201      	movs	r2, #1
 80038a8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f003 f9e1 	bl	8006c7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038c4:	461a      	mov	r2, r3
 80038c6:	2310      	movs	r3, #16
 80038c8:	6093      	str	r3, [r2, #8]
 80038ca:	e2a7      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	4611      	mov	r1, r2
 80038d4:	4618      	mov	r0, r3
 80038d6:	f002 fc26 	bl	8006126 <USB_ReadChInterrupts>
 80038da:	4603      	mov	r3, r0
 80038dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e0:	2b80      	cmp	r3, #128	@ 0x80
 80038e2:	f040 8083 	bne.w	80039ec <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	799b      	ldrb	r3, [r3, #6]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d111      	bne.n	8003912 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80038ee:	78fa      	ldrb	r2, [r7, #3]
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	440b      	add	r3, r1
 80038fc:	334d      	adds	r3, #77	@ 0x4d
 80038fe:	2207      	movs	r2, #7
 8003900:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	78fa      	ldrb	r2, [r7, #3]
 8003908:	4611      	mov	r1, r2
 800390a:	4618      	mov	r0, r3
 800390c:	f003 f9b5 	bl	8006c7a <USB_HC_Halt>
 8003910:	e062      	b.n	80039d8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003912:	78fa      	ldrb	r2, [r7, #3]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	3344      	adds	r3, #68	@ 0x44
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	1c59      	adds	r1, r3, #1
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	011b      	lsls	r3, r3, #4
 800392c:	1a9b      	subs	r3, r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4403      	add	r3, r0
 8003932:	3344      	adds	r3, #68	@ 0x44
 8003934:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	4613      	mov	r3, r2
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	1a9b      	subs	r3, r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	3344      	adds	r3, #68	@ 0x44
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b02      	cmp	r3, #2
 800394a:	d922      	bls.n	8003992 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800394c:	78fa      	ldrb	r2, [r7, #3]
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	4613      	mov	r3, r2
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	1a9b      	subs	r3, r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	3344      	adds	r3, #68	@ 0x44
 800395c:	2200      	movs	r2, #0
 800395e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	4613      	mov	r3, r2
 8003966:	011b      	lsls	r3, r3, #4
 8003968:	1a9b      	subs	r3, r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	334c      	adds	r3, #76	@ 0x4c
 8003970:	2204      	movs	r2, #4
 8003972:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003974:	78fa      	ldrb	r2, [r7, #3]
 8003976:	6879      	ldr	r1, [r7, #4]
 8003978:	4613      	mov	r3, r2
 800397a:	011b      	lsls	r3, r3, #4
 800397c:	1a9b      	subs	r3, r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	334c      	adds	r3, #76	@ 0x4c
 8003984:	781a      	ldrb	r2, [r3, #0]
 8003986:	78fb      	ldrb	r3, [r7, #3]
 8003988:	4619      	mov	r1, r3
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f005 fcd4 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003990:	e022      	b.n	80039d8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	334c      	adds	r3, #76	@ 0x4c
 80039a2:	2202      	movs	r2, #2
 80039a4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80039a6:	78fb      	ldrb	r3, [r7, #3]
 80039a8:	015a      	lsls	r2, r3, #5
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	4413      	add	r3, r2
 80039ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80039bc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80039c4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80039c6:	78fb      	ldrb	r3, [r7, #3]
 80039c8:	015a      	lsls	r2, r3, #5
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	4413      	add	r3, r2
 80039ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d2:	461a      	mov	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80039d8:	78fb      	ldrb	r3, [r7, #3]
 80039da:	015a      	lsls	r2, r3, #5
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	4413      	add	r3, r2
 80039e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e4:	461a      	mov	r2, r3
 80039e6:	2380      	movs	r3, #128	@ 0x80
 80039e8:	6093      	str	r3, [r2, #8]
 80039ea:	e217      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	78fa      	ldrb	r2, [r7, #3]
 80039f2:	4611      	mov	r1, r2
 80039f4:	4618      	mov	r0, r3
 80039f6:	f002 fb96 	bl	8006126 <USB_ReadChInterrupts>
 80039fa:	4603      	mov	r3, r0
 80039fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a04:	d11b      	bne.n	8003a3e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003a06:	78fa      	ldrb	r2, [r7, #3]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	334d      	adds	r3, #77	@ 0x4d
 8003a16:	2209      	movs	r2, #9
 8003a18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	4611      	mov	r1, r2
 8003a22:	4618      	mov	r0, r3
 8003a24:	f003 f929 	bl	8006c7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003a28:	78fb      	ldrb	r3, [r7, #3]
 8003a2a:	015a      	lsls	r2, r3, #5
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a34:	461a      	mov	r2, r3
 8003a36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a3a:	6093      	str	r3, [r2, #8]
 8003a3c:	e1ee      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	78fa      	ldrb	r2, [r7, #3]
 8003a44:	4611      	mov	r1, r2
 8003a46:	4618      	mov	r0, r3
 8003a48:	f002 fb6d 	bl	8006126 <USB_ReadChInterrupts>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	f040 81df 	bne.w	8003e16 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003a58:	78fb      	ldrb	r3, [r7, #3]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a64:	461a      	mov	r2, r3
 8003a66:	2302      	movs	r3, #2
 8003a68:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	334d      	adds	r3, #77	@ 0x4d
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	f040 8093 	bne.w	8003ba8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a82:	78fa      	ldrb	r2, [r7, #3]
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	334d      	adds	r3, #77	@ 0x4d
 8003a92:	2202      	movs	r2, #2
 8003a94:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003a96:	78fa      	ldrb	r2, [r7, #3]
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	1a9b      	subs	r3, r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	334c      	adds	r3, #76	@ 0x4c
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003aaa:	78fa      	ldrb	r2, [r7, #3]
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	1a9b      	subs	r3, r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	3326      	adds	r3, #38	@ 0x26
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d00b      	beq.n	8003ad8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003ac0:	78fa      	ldrb	r2, [r7, #3]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	1a9b      	subs	r3, r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	3326      	adds	r3, #38	@ 0x26
 8003ad0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	f040 8190 	bne.w	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	799b      	ldrb	r3, [r3, #6]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d115      	bne.n	8003b0c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003ae0:	78fa      	ldrb	r2, [r7, #3]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	011b      	lsls	r3, r3, #4
 8003ae8:	1a9b      	subs	r3, r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	440b      	add	r3, r1
 8003aee:	333d      	adds	r3, #61	@ 0x3d
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	78fa      	ldrb	r2, [r7, #3]
 8003af4:	f083 0301 	eor.w	r3, r3, #1
 8003af8:	b2d8      	uxtb	r0, r3
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	1a9b      	subs	r3, r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	333d      	adds	r3, #61	@ 0x3d
 8003b08:	4602      	mov	r2, r0
 8003b0a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	799b      	ldrb	r3, [r3, #6]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	f040 8171 	bne.w	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	440b      	add	r3, r1
 8003b24:	3334      	adds	r3, #52	@ 0x34
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 8165 	beq.w	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3334      	adds	r3, #52	@ 0x34
 8003b3e:	6819      	ldr	r1, [r3, #0]
 8003b40:	78fa      	ldrb	r2, [r7, #3]
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	1a9b      	subs	r3, r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4403      	add	r3, r0
 8003b4e:	3328      	adds	r3, #40	@ 0x28
 8003b50:	881b      	ldrh	r3, [r3, #0]
 8003b52:	440b      	add	r3, r1
 8003b54:	1e59      	subs	r1, r3, #1
 8003b56:	78fa      	ldrb	r2, [r7, #3]
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	1a9b      	subs	r3, r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4403      	add	r3, r0
 8003b64:	3328      	adds	r3, #40	@ 0x28
 8003b66:	881b      	ldrh	r3, [r3, #0]
 8003b68:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b6c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 813f 	beq.w	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	1a9b      	subs	r3, r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	440b      	add	r3, r1
 8003b88:	333d      	adds	r3, #61	@ 0x3d
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	f083 0301 	eor.w	r3, r3, #1
 8003b92:	b2d8      	uxtb	r0, r3
 8003b94:	6879      	ldr	r1, [r7, #4]
 8003b96:	4613      	mov	r3, r2
 8003b98:	011b      	lsls	r3, r3, #4
 8003b9a:	1a9b      	subs	r3, r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	440b      	add	r3, r1
 8003ba0:	333d      	adds	r3, #61	@ 0x3d
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	701a      	strb	r2, [r3, #0]
 8003ba6:	e127      	b.n	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003ba8:	78fa      	ldrb	r2, [r7, #3]
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	4613      	mov	r3, r2
 8003bae:	011b      	lsls	r3, r3, #4
 8003bb0:	1a9b      	subs	r3, r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	334d      	adds	r3, #77	@ 0x4d
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	d120      	bne.n	8003c00 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bbe:	78fa      	ldrb	r2, [r7, #3]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	334d      	adds	r3, #77	@ 0x4d
 8003bce:	2202      	movs	r2, #2
 8003bd0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003bd2:	78fa      	ldrb	r2, [r7, #3]
 8003bd4:	6879      	ldr	r1, [r7, #4]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	1a9b      	subs	r3, r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	440b      	add	r3, r1
 8003be0:	331b      	adds	r3, #27
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	f040 8107 	bne.w	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	334c      	adds	r3, #76	@ 0x4c
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	701a      	strb	r2, [r3, #0]
 8003bfe:	e0fb      	b.n	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	334d      	adds	r3, #77	@ 0x4d
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d13a      	bne.n	8003c8c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	334d      	adds	r3, #77	@ 0x4d
 8003c26:	2202      	movs	r2, #2
 8003c28:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	1a9b      	subs	r3, r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	334c      	adds	r3, #76	@ 0x4c
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	331b      	adds	r3, #27
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	f040 80d1 	bne.w	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003c56:	78fa      	ldrb	r2, [r7, #3]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	1a9b      	subs	r3, r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	440b      	add	r3, r1
 8003c64:	331b      	adds	r3, #27
 8003c66:	2200      	movs	r2, #0
 8003c68:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003c6a:	78fb      	ldrb	r3, [r7, #3]
 8003c6c:	015a      	lsls	r2, r3, #5
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4413      	add	r3, r2
 8003c72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	78fa      	ldrb	r2, [r7, #3]
 8003c7a:	0151      	lsls	r1, r2, #5
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	440a      	add	r2, r1
 8003c80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003c84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c88:	6053      	str	r3, [r2, #4]
 8003c8a:	e0b5      	b.n	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	1a9b      	subs	r3, r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	334d      	adds	r3, #77	@ 0x4d
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b05      	cmp	r3, #5
 8003ca0:	d114      	bne.n	8003ccc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ca2:	78fa      	ldrb	r2, [r7, #3]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	1a9b      	subs	r3, r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	440b      	add	r3, r1
 8003cb0:	334d      	adds	r3, #77	@ 0x4d
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	6879      	ldr	r1, [r7, #4]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	011b      	lsls	r3, r3, #4
 8003cbe:	1a9b      	subs	r3, r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	440b      	add	r3, r1
 8003cc4:	334c      	adds	r3, #76	@ 0x4c
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	701a      	strb	r2, [r3, #0]
 8003cca:	e095      	b.n	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003ccc:	78fa      	ldrb	r2, [r7, #3]
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	334d      	adds	r3, #77	@ 0x4d
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b06      	cmp	r3, #6
 8003ce0:	d114      	bne.n	8003d0c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ce2:	78fa      	ldrb	r2, [r7, #3]
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	1a9b      	subs	r3, r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	440b      	add	r3, r1
 8003cf0:	334d      	adds	r3, #77	@ 0x4d
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	440b      	add	r3, r1
 8003d04:	334c      	adds	r3, #76	@ 0x4c
 8003d06:	2205      	movs	r2, #5
 8003d08:	701a      	strb	r2, [r3, #0]
 8003d0a:	e075      	b.n	8003df8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d0c:	78fa      	ldrb	r2, [r7, #3]
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	011b      	lsls	r3, r3, #4
 8003d14:	1a9b      	subs	r3, r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	334d      	adds	r3, #77	@ 0x4d
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	2b07      	cmp	r3, #7
 8003d20:	d00a      	beq.n	8003d38 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003d22:	78fa      	ldrb	r2, [r7, #3]
 8003d24:	6879      	ldr	r1, [r7, #4]
 8003d26:	4613      	mov	r3, r2
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	1a9b      	subs	r3, r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	440b      	add	r3, r1
 8003d30:	334d      	adds	r3, #77	@ 0x4d
 8003d32:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d34:	2b09      	cmp	r3, #9
 8003d36:	d170      	bne.n	8003e1a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	1a9b      	subs	r3, r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	334d      	adds	r3, #77	@ 0x4d
 8003d48:	2202      	movs	r2, #2
 8003d4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	3344      	adds	r3, #68	@ 0x44
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	1c59      	adds	r1, r3, #1
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	4613      	mov	r3, r2
 8003d64:	011b      	lsls	r3, r3, #4
 8003d66:	1a9b      	subs	r3, r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4403      	add	r3, r0
 8003d6c:	3344      	adds	r3, #68	@ 0x44
 8003d6e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	3344      	adds	r3, #68	@ 0x44
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d914      	bls.n	8003db0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003d86:	78fa      	ldrb	r2, [r7, #3]
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	1a9b      	subs	r3, r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	3344      	adds	r3, #68	@ 0x44
 8003d96:	2200      	movs	r2, #0
 8003d98:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	1a9b      	subs	r3, r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	334c      	adds	r3, #76	@ 0x4c
 8003daa:	2204      	movs	r2, #4
 8003dac:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003dae:	e022      	b.n	8003df6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003db0:	78fa      	ldrb	r2, [r7, #3]
 8003db2:	6879      	ldr	r1, [r7, #4]
 8003db4:	4613      	mov	r3, r2
 8003db6:	011b      	lsls	r3, r3, #4
 8003db8:	1a9b      	subs	r3, r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	334c      	adds	r3, #76	@ 0x4c
 8003dc0:	2202      	movs	r2, #2
 8003dc2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	015a      	lsls	r2, r3, #5
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	4413      	add	r3, r2
 8003dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003dda:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003de2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	015a      	lsls	r2, r3, #5
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4413      	add	r3, r2
 8003dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df0:	461a      	mov	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003df6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003df8:	78fa      	ldrb	r2, [r7, #3]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	011b      	lsls	r3, r3, #4
 8003e00:	1a9b      	subs	r3, r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	334c      	adds	r3, #76	@ 0x4c
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	78fb      	ldrb	r3, [r7, #3]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f005 fa92 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003e14:	e002      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003e16:	bf00      	nop
 8003e18:	e000      	b.n	8003e1c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003e1a:	bf00      	nop
  }
}
 8003e1c:	3718      	adds	r7, #24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b08a      	sub	sp, #40	@ 0x28
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	0c5b      	lsrs	r3, r3, #17
 8003e48:	f003 030f 	and.w	r3, r3, #15
 8003e4c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	091b      	lsrs	r3, r3, #4
 8003e52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e56:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d004      	beq.n	8003e68 <HCD_RXQLVL_IRQHandler+0x46>
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b05      	cmp	r3, #5
 8003e62:	f000 80b6 	beq.w	8003fd2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003e66:	e0b7      	b.n	8003fd8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 80b3 	beq.w	8003fd6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4613      	mov	r3, r2
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	1a9b      	subs	r3, r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	332c      	adds	r3, #44	@ 0x2c
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 80a7 	beq.w	8003fd6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	1a9b      	subs	r3, r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	440b      	add	r3, r1
 8003e96:	3338      	adds	r3, #56	@ 0x38
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	18d1      	adds	r1, r2, r3
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	1a9b      	subs	r3, r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4403      	add	r3, r0
 8003eac:	3334      	adds	r3, #52	@ 0x34
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4299      	cmp	r1, r3
 8003eb2:	f200 8083 	bhi.w	8003fbc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	6879      	ldr	r1, [r7, #4]
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	1a9b      	subs	r3, r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	332c      	adds	r3, #44	@ 0x2c
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	b292      	uxth	r2, r2
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	f002 f8bd 	bl	8006050 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4613      	mov	r3, r2
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	332c      	adds	r3, #44	@ 0x2c
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	18d1      	adds	r1, r2, r3
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4403      	add	r3, r0
 8003efa:	332c      	adds	r3, #44	@ 0x2c
 8003efc:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4613      	mov	r3, r2
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	1a9b      	subs	r3, r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	3338      	adds	r3, #56	@ 0x38
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	18d1      	adds	r1, r2, r3
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4403      	add	r3, r0
 8003f22:	3338      	adds	r3, #56	@ 0x38
 8003f24:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	015a      	lsls	r2, r3, #5
 8003f2a:	6a3b      	ldr	r3, [r7, #32]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	0cdb      	lsrs	r3, r3, #19
 8003f36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f3a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	3328      	adds	r3, #40	@ 0x28
 8003f4c:	881b      	ldrh	r3, [r3, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d13f      	bne.n	8003fd6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d03c      	beq.n	8003fd6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	015a      	lsls	r2, r3, #5
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	4413      	add	r3, r2
 8003f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f72:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f7a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	015a      	lsls	r2, r3, #5
 8003f80:	6a3b      	ldr	r3, [r7, #32]
 8003f82:	4413      	add	r3, r2
 8003f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f88:	461a      	mov	r2, r3
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	333c      	adds	r3, #60	@ 0x3c
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	f083 0301 	eor.w	r3, r3, #1
 8003fa4:	b2d8      	uxtb	r0, r3
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4613      	mov	r3, r2
 8003fac:	011b      	lsls	r3, r3, #4
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	333c      	adds	r3, #60	@ 0x3c
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	701a      	strb	r2, [r3, #0]
      break;
 8003fba:	e00c      	b.n	8003fd6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	1a9b      	subs	r3, r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	440b      	add	r3, r1
 8003fca:	334c      	adds	r3, #76	@ 0x4c
 8003fcc:	2204      	movs	r2, #4
 8003fce:	701a      	strb	r2, [r3, #0]
      break;
 8003fd0:	e001      	b.n	8003fd6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003fd2:	bf00      	nop
 8003fd4:	e000      	b.n	8003fd8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003fd6:	bf00      	nop
  }
}
 8003fd8:	bf00      	nop
 8003fda:	3728      	adds	r7, #40	@ 0x28
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800400c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	2b02      	cmp	r3, #2
 8004016:	d10b      	bne.n	8004030 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	2b01      	cmp	r3, #1
 8004020:	d102      	bne.n	8004028 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f005 f96c 	bl	8009300 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	f043 0302 	orr.w	r3, r3, #2
 800402e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b08      	cmp	r3, #8
 8004038:	d132      	bne.n	80040a0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	f043 0308 	orr.w	r3, r3, #8
 8004040:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b04      	cmp	r3, #4
 800404a:	d126      	bne.n	800409a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	7a5b      	ldrb	r3, [r3, #9]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d113      	bne.n	800407c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800405a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800405e:	d106      	bne.n	800406e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2102      	movs	r1, #2
 8004066:	4618      	mov	r0, r3
 8004068:	f002 f988 	bl	800637c <USB_InitFSLSPClkSel>
 800406c:	e011      	b.n	8004092 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2101      	movs	r1, #1
 8004074:	4618      	mov	r0, r3
 8004076:	f002 f981 	bl	800637c <USB_InitFSLSPClkSel>
 800407a:	e00a      	b.n	8004092 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	79db      	ldrb	r3, [r3, #7]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d106      	bne.n	8004092 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800408a:	461a      	mov	r2, r3
 800408c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004090:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f005 f95e 	bl	8009354 <HAL_HCD_PortEnabled_Callback>
 8004098:	e002      	b.n	80040a0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f005 f968 	bl	8009370 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d103      	bne.n	80040b2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	f043 0320 	orr.w	r3, r3, #32
 80040b0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80040b8:	461a      	mov	r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	6013      	str	r3, [r2, #0]
}
 80040be:	bf00      	nop
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
	...

080040c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e12b      	b.n	8004332 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7fd f9a6 	bl	8001440 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2224      	movs	r2, #36	@ 0x24
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800411a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800412a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800412c:	f001 fa20 	bl	8005570 <HAL_RCC_GetPCLK1Freq>
 8004130:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4a81      	ldr	r2, [pc, #516]	@ (800433c <HAL_I2C_Init+0x274>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d807      	bhi.n	800414c <HAL_I2C_Init+0x84>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4a80      	ldr	r2, [pc, #512]	@ (8004340 <HAL_I2C_Init+0x278>)
 8004140:	4293      	cmp	r3, r2
 8004142:	bf94      	ite	ls
 8004144:	2301      	movls	r3, #1
 8004146:	2300      	movhi	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e006      	b.n	800415a <HAL_I2C_Init+0x92>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4a7d      	ldr	r2, [pc, #500]	@ (8004344 <HAL_I2C_Init+0x27c>)
 8004150:	4293      	cmp	r3, r2
 8004152:	bf94      	ite	ls
 8004154:	2301      	movls	r3, #1
 8004156:	2300      	movhi	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e0e7      	b.n	8004332 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4a78      	ldr	r2, [pc, #480]	@ (8004348 <HAL_I2C_Init+0x280>)
 8004166:	fba2 2303 	umull	r2, r3, r2, r3
 800416a:	0c9b      	lsrs	r3, r3, #18
 800416c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4a6a      	ldr	r2, [pc, #424]	@ (800433c <HAL_I2C_Init+0x274>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d802      	bhi.n	800419c <HAL_I2C_Init+0xd4>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	3301      	adds	r3, #1
 800419a:	e009      	b.n	80041b0 <HAL_I2C_Init+0xe8>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80041a2:	fb02 f303 	mul.w	r3, r2, r3
 80041a6:	4a69      	ldr	r2, [pc, #420]	@ (800434c <HAL_I2C_Init+0x284>)
 80041a8:	fba2 2303 	umull	r2, r3, r2, r3
 80041ac:	099b      	lsrs	r3, r3, #6
 80041ae:	3301      	adds	r3, #1
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	430b      	orrs	r3, r1
 80041b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80041c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	495c      	ldr	r1, [pc, #368]	@ (800433c <HAL_I2C_Init+0x274>)
 80041cc:	428b      	cmp	r3, r1
 80041ce:	d819      	bhi.n	8004204 <HAL_I2C_Init+0x13c>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	1e59      	subs	r1, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	fbb1 f3f3 	udiv	r3, r1, r3
 80041de:	1c59      	adds	r1, r3, #1
 80041e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80041e4:	400b      	ands	r3, r1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_I2C_Init+0x138>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1e59      	subs	r1, r3, #1
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80041f8:	3301      	adds	r3, #1
 80041fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041fe:	e051      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 8004200:	2304      	movs	r3, #4
 8004202:	e04f      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d111      	bne.n	8004230 <HAL_I2C_Init+0x168>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	1e58      	subs	r0, r3, #1
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6859      	ldr	r1, [r3, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	440b      	add	r3, r1
 800421a:	fbb0 f3f3 	udiv	r3, r0, r3
 800421e:	3301      	adds	r3, #1
 8004220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004224:	2b00      	cmp	r3, #0
 8004226:	bf0c      	ite	eq
 8004228:	2301      	moveq	r3, #1
 800422a:	2300      	movne	r3, #0
 800422c:	b2db      	uxtb	r3, r3
 800422e:	e012      	b.n	8004256 <HAL_I2C_Init+0x18e>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1e58      	subs	r0, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6859      	ldr	r1, [r3, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	0099      	lsls	r1, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	fbb0 f3f3 	udiv	r3, r0, r3
 8004246:	3301      	adds	r3, #1
 8004248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800424c:	2b00      	cmp	r3, #0
 800424e:	bf0c      	ite	eq
 8004250:	2301      	moveq	r3, #1
 8004252:	2300      	movne	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_Init+0x196>
 800425a:	2301      	movs	r3, #1
 800425c:	e022      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10e      	bne.n	8004284 <HAL_I2C_Init+0x1bc>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	1e58      	subs	r0, r3, #1
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6859      	ldr	r1, [r3, #4]
 800426e:	460b      	mov	r3, r1
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	440b      	add	r3, r1
 8004274:	fbb0 f3f3 	udiv	r3, r0, r3
 8004278:	3301      	adds	r3, #1
 800427a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800427e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004282:	e00f      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1e58      	subs	r0, r3, #1
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6859      	ldr	r1, [r3, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	440b      	add	r3, r1
 8004292:	0099      	lsls	r1, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	fbb0 f3f3 	udiv	r3, r0, r3
 800429a:	3301      	adds	r3, #1
 800429c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	6809      	ldr	r1, [r1, #0]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69da      	ldr	r2, [r3, #28]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80042d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6911      	ldr	r1, [r2, #16]
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	68d2      	ldr	r2, [r2, #12]
 80042de:	4311      	orrs	r1, r2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	430b      	orrs	r3, r1
 80042e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	695a      	ldr	r2, [r3, #20]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	000186a0 	.word	0x000186a0
 8004340:	001e847f 	.word	0x001e847f
 8004344:	003d08ff 	.word	0x003d08ff
 8004348:	431bde83 	.word	0x431bde83
 800434c:	10624dd3 	.word	0x10624dd3

08004350 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b088      	sub	sp, #32
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e128      	b.n	80045b4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d109      	bne.n	8004382 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a90      	ldr	r2, [pc, #576]	@ (80045bc <HAL_I2S_Init+0x26c>)
 800437a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f7fd f8a7 	bl	80014d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2202      	movs	r2, #2
 8004386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	69db      	ldr	r3, [r3, #28]
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	6812      	ldr	r2, [r2, #0]
 8004394:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004398:	f023 030f 	bic.w	r3, r3, #15
 800439c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2202      	movs	r2, #2
 80043a4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d060      	beq.n	8004470 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d102      	bne.n	80043bc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80043b6:	2310      	movs	r3, #16
 80043b8:	617b      	str	r3, [r7, #20]
 80043ba:	e001      	b.n	80043c0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80043bc:	2320      	movs	r3, #32
 80043be:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d802      	bhi.n	80043ce <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80043ce:	2001      	movs	r0, #1
 80043d0:	f001 f9c4 	bl	800575c <HAL_RCCEx_GetPeriphCLKFreq>
 80043d4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043de:	d125      	bne.n	800442c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d010      	beq.n	800440a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80043f2:	4613      	mov	r3, r2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	4413      	add	r3, r2
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	461a      	mov	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	fbb2 f3f3 	udiv	r3, r2, r3
 8004404:	3305      	adds	r3, #5
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	e01f      	b.n	800444a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	fbb2 f2f3 	udiv	r2, r2, r3
 8004414:	4613      	mov	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	461a      	mov	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	fbb2 f3f3 	udiv	r3, r2, r3
 8004426:	3305      	adds	r3, #5
 8004428:	613b      	str	r3, [r7, #16]
 800442a:	e00e      	b.n	800444a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	fbb2 f2f3 	udiv	r2, r2, r3
 8004434:	4613      	mov	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4413      	add	r3, r2
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	461a      	mov	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	fbb2 f3f3 	udiv	r3, r2, r3
 8004446:	3305      	adds	r3, #5
 8004448:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	4a5c      	ldr	r2, [pc, #368]	@ (80045c0 <HAL_I2S_Init+0x270>)
 800444e:	fba2 2303 	umull	r2, r3, r2, r3
 8004452:	08db      	lsrs	r3, r3, #3
 8004454:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	085b      	lsrs	r3, r3, #1
 8004466:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	021b      	lsls	r3, r3, #8
 800446c:	61bb      	str	r3, [r7, #24]
 800446e:	e003      	b.n	8004478 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004470:	2302      	movs	r3, #2
 8004472:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d902      	bls.n	8004484 <HAL_I2S_Init+0x134>
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	2bff      	cmp	r3, #255	@ 0xff
 8004482:	d907      	bls.n	8004494 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004488:	f043 0210 	orr.w	r2, r3, #16
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e08f      	b.n	80045b4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	ea42 0103 	orr.w	r1, r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	69fa      	ldr	r2, [r7, #28]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80044b2:	f023 030f 	bic.w	r3, r3, #15
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6851      	ldr	r1, [r2, #4]
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	6892      	ldr	r2, [r2, #8]
 80044be:	4311      	orrs	r1, r2
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	68d2      	ldr	r2, [r2, #12]
 80044c4:	4311      	orrs	r1, r2
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6992      	ldr	r2, [r2, #24]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044d6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d161      	bne.n	80045a4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a38      	ldr	r2, [pc, #224]	@ (80045c4 <HAL_I2S_Init+0x274>)
 80044e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a37      	ldr	r2, [pc, #220]	@ (80045c8 <HAL_I2S_Init+0x278>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d101      	bne.n	80044f4 <HAL_I2S_Init+0x1a4>
 80044f0:	4b36      	ldr	r3, [pc, #216]	@ (80045cc <HAL_I2S_Init+0x27c>)
 80044f2:	e001      	b.n	80044f8 <HAL_I2S_Init+0x1a8>
 80044f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	4932      	ldr	r1, [pc, #200]	@ (80045c8 <HAL_I2S_Init+0x278>)
 8004500:	428a      	cmp	r2, r1
 8004502:	d101      	bne.n	8004508 <HAL_I2S_Init+0x1b8>
 8004504:	4a31      	ldr	r2, [pc, #196]	@ (80045cc <HAL_I2S_Init+0x27c>)
 8004506:	e001      	b.n	800450c <HAL_I2S_Init+0x1bc>
 8004508:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800450c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004510:	f023 030f 	bic.w	r3, r3, #15
 8004514:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a2b      	ldr	r2, [pc, #172]	@ (80045c8 <HAL_I2S_Init+0x278>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d101      	bne.n	8004524 <HAL_I2S_Init+0x1d4>
 8004520:	4b2a      	ldr	r3, [pc, #168]	@ (80045cc <HAL_I2S_Init+0x27c>)
 8004522:	e001      	b.n	8004528 <HAL_I2S_Init+0x1d8>
 8004524:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004528:	2202      	movs	r2, #2
 800452a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a25      	ldr	r2, [pc, #148]	@ (80045c8 <HAL_I2S_Init+0x278>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d101      	bne.n	800453a <HAL_I2S_Init+0x1ea>
 8004536:	4b25      	ldr	r3, [pc, #148]	@ (80045cc <HAL_I2S_Init+0x27c>)
 8004538:	e001      	b.n	800453e <HAL_I2S_Init+0x1ee>
 800453a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800454a:	d003      	beq.n	8004554 <HAL_I2S_Init+0x204>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d103      	bne.n	800455c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004554:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004558:	613b      	str	r3, [r7, #16]
 800455a:	e001      	b.n	8004560 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800455c:	2300      	movs	r3, #0
 800455e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800456a:	4313      	orrs	r3, r2
 800456c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004574:	4313      	orrs	r3, r2
 8004576:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800457e:	4313      	orrs	r3, r2
 8004580:	b29a      	uxth	r2, r3
 8004582:	897b      	ldrh	r3, [r7, #10]
 8004584:	4313      	orrs	r3, r2
 8004586:	b29b      	uxth	r3, r3
 8004588:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800458c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a0d      	ldr	r2, [pc, #52]	@ (80045c8 <HAL_I2S_Init+0x278>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d101      	bne.n	800459c <HAL_I2S_Init+0x24c>
 8004598:	4b0c      	ldr	r3, [pc, #48]	@ (80045cc <HAL_I2S_Init+0x27c>)
 800459a:	e001      	b.n	80045a0 <HAL_I2S_Init+0x250>
 800459c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80045a0:	897a      	ldrh	r2, [r7, #10]
 80045a2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3720      	adds	r7, #32
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	080046c7 	.word	0x080046c7
 80045c0:	cccccccd 	.word	0xcccccccd
 80045c4:	080047dd 	.word	0x080047dd
 80045c8:	40003800 	.word	0x40003800
 80045cc:	40003400 	.word	0x40003400

080045d0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004618:	881a      	ldrh	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	1c9a      	adds	r2, r3, #2
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462e:	b29b      	uxth	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b29a      	uxth	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463c:	b29b      	uxth	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10e      	bne.n	8004660 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004650:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff ffb8 	bl	80045d0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004660:	bf00      	nop
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68da      	ldr	r2, [r3, #12]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467a:	b292      	uxth	r2, r2
 800467c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004682:	1c9a      	adds	r2, r3, #2
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10e      	bne.n	80046be <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80046ae:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f7ff ff93 	bl	80045e4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80046be:	bf00      	nop
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b086      	sub	sp, #24
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d13a      	bne.n	8004758 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d109      	bne.n	8004700 <I2S_IRQHandler+0x3a>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b40      	cmp	r3, #64	@ 0x40
 80046f8:	d102      	bne.n	8004700 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff ffb4 	bl	8004668 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004706:	2b40      	cmp	r3, #64	@ 0x40
 8004708:	d126      	bne.n	8004758 <I2S_IRQHandler+0x92>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f003 0320 	and.w	r3, r3, #32
 8004714:	2b20      	cmp	r3, #32
 8004716:	d11f      	bne.n	8004758 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004726:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004728:	2300      	movs	r3, #0
 800472a:	613b      	str	r3, [r7, #16]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	613b      	str	r3, [r7, #16]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	613b      	str	r3, [r7, #16]
 800473c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800474a:	f043 0202 	orr.w	r2, r3, #2
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff ff50 	bl	80045f8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b03      	cmp	r3, #3
 8004762:	d136      	bne.n	80047d2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b02      	cmp	r3, #2
 800476c:	d109      	bne.n	8004782 <I2S_IRQHandler+0xbc>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004778:	2b80      	cmp	r3, #128	@ 0x80
 800477a:	d102      	bne.n	8004782 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f7ff ff45 	bl	800460c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f003 0308 	and.w	r3, r3, #8
 8004788:	2b08      	cmp	r3, #8
 800478a:	d122      	bne.n	80047d2 <I2S_IRQHandler+0x10c>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f003 0320 	and.w	r3, r3, #32
 8004796:	2b20      	cmp	r3, #32
 8004798:	d11b      	bne.n	80047d2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80047a8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c4:	f043 0204 	orr.w	r2, r3, #4
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7ff ff13 	bl	80045f8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047d2:	bf00      	nop
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
	...

080047dc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b088      	sub	sp, #32
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a92      	ldr	r2, [pc, #584]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d101      	bne.n	80047fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80047f6:	4b92      	ldr	r3, [pc, #584]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047f8:	e001      	b.n	80047fe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80047fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a8b      	ldr	r2, [pc, #556]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d101      	bne.n	8004818 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004814:	4b8a      	ldr	r3, [pc, #552]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004816:	e001      	b.n	800481c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004818:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004828:	d004      	beq.n	8004834 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	f040 8099 	bne.w	8004966 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b02      	cmp	r3, #2
 800483c:	d107      	bne.n	800484e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004844:	2b00      	cmp	r3, #0
 8004846:	d002      	beq.n	800484e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f925 	bl	8004a98 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	2b01      	cmp	r3, #1
 8004856:	d107      	bne.n	8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f9c8 	bl	8004bf8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486e:	2b40      	cmp	r3, #64	@ 0x40
 8004870:	d13a      	bne.n	80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b00      	cmp	r3, #0
 800487a:	d035      	beq.n	80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a6e      	ldr	r2, [pc, #440]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d101      	bne.n	800488a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004886:	4b6e      	ldr	r3, [pc, #440]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004888:	e001      	b.n	800488e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800488a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4969      	ldr	r1, [pc, #420]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004896:	428b      	cmp	r3, r1
 8004898:	d101      	bne.n	800489e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800489a:	4b69      	ldr	r3, [pc, #420]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800489c:	e001      	b.n	80048a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800489e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80048a6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048b6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80048b8:	2300      	movs	r3, #0
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	60fb      	str	r3, [r7, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	60fb      	str	r3, [r7, #12]
 80048cc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048da:	f043 0202 	orr.w	r2, r3, #2
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7ff fe88 	bl	80045f8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	f040 80c3 	bne.w	8004a7a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f003 0320 	and.w	r3, r3, #32
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 80bd 	beq.w	8004a7a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800490e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a49      	ldr	r2, [pc, #292]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d101      	bne.n	800491e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800491a:	4b49      	ldr	r3, [pc, #292]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800491c:	e001      	b.n	8004922 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800491e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4944      	ldr	r1, [pc, #272]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800492a:	428b      	cmp	r3, r1
 800492c:	d101      	bne.n	8004932 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800492e:	4b44      	ldr	r3, [pc, #272]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004930:	e001      	b.n	8004936 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004932:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004936:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800493a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800493c:	2300      	movs	r3, #0
 800493e:	60bb      	str	r3, [r7, #8]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	60bb      	str	r3, [r7, #8]
 8004948:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004956:	f043 0204 	orr.w	r2, r3, #4
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7ff fe4a 	bl	80045f8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004964:	e089      	b.n	8004a7a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b02      	cmp	r3, #2
 800496e:	d107      	bne.n	8004980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004976:	2b00      	cmp	r3, #0
 8004978:	d002      	beq.n	8004980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f8be 	bl	8004afc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b01      	cmp	r3, #1
 8004988:	d107      	bne.n	800499a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f000 f8fd 	bl	8004b94 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a0:	2b40      	cmp	r3, #64	@ 0x40
 80049a2:	d12f      	bne.n	8004a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	f003 0320 	and.w	r3, r3, #32
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d02a      	beq.n	8004a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80049bc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a1e      	ldr	r2, [pc, #120]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d101      	bne.n	80049cc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80049c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049ca:	e001      	b.n	80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80049cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4919      	ldr	r1, [pc, #100]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049d8:	428b      	cmp	r3, r1
 80049da:	d101      	bne.n	80049e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80049dc:	4b18      	ldr	r3, [pc, #96]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049de:	e001      	b.n	80049e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80049e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049e4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049e8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	f043 0202 	orr.w	r2, r3, #2
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff fdfa 	bl	80045f8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	f003 0308 	and.w	r3, r3, #8
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	d136      	bne.n	8004a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	f003 0320 	and.w	r3, r3, #32
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d031      	beq.n	8004a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a07      	ldr	r2, [pc, #28]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d101      	bne.n	8004a26 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004a22:	4b07      	ldr	r3, [pc, #28]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a24:	e001      	b.n	8004a2a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004a26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4902      	ldr	r1, [pc, #8]	@ (8004a3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a32:	428b      	cmp	r3, r1
 8004a34:	d106      	bne.n	8004a44 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004a36:	4b02      	ldr	r3, [pc, #8]	@ (8004a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a38:	e006      	b.n	8004a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004a3a:	bf00      	nop
 8004a3c:	40003800 	.word	0x40003800
 8004a40:	40003400 	.word	0x40003400
 8004a44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a48:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a4c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a5c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6a:	f043 0204 	orr.w	r2, r3, #4
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7ff fdc0 	bl	80045f8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a78:	e000      	b.n	8004a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a7a:	bf00      	nop
}
 8004a7c:	bf00      	nop
 8004a7e:	3720      	adds	r7, #32
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa4:	1c99      	adds	r1, r3, #2
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	6251      	str	r1, [r2, #36]	@ 0x24
 8004aaa:	881a      	ldrh	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d113      	bne.n	8004af2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ad8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d106      	bne.n	8004af2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f7ff ffc9 	bl	8004a84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004af2:	bf00      	nop
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b08:	1c99      	adds	r1, r3, #2
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6251      	str	r1, [r2, #36]	@ 0x24
 8004b0e:	8819      	ldrh	r1, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a1d      	ldr	r2, [pc, #116]	@ (8004b8c <I2SEx_TxISR_I2SExt+0x90>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d101      	bne.n	8004b1e <I2SEx_TxISR_I2SExt+0x22>
 8004b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004b90 <I2SEx_TxISR_I2SExt+0x94>)
 8004b1c:	e001      	b.n	8004b22 <I2SEx_TxISR_I2SExt+0x26>
 8004b1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b22:	460a      	mov	r2, r1
 8004b24:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d121      	bne.n	8004b82 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a12      	ldr	r2, [pc, #72]	@ (8004b8c <I2SEx_TxISR_I2SExt+0x90>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d101      	bne.n	8004b4c <I2SEx_TxISR_I2SExt+0x50>
 8004b48:	4b11      	ldr	r3, [pc, #68]	@ (8004b90 <I2SEx_TxISR_I2SExt+0x94>)
 8004b4a:	e001      	b.n	8004b50 <I2SEx_TxISR_I2SExt+0x54>
 8004b4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	490d      	ldr	r1, [pc, #52]	@ (8004b8c <I2SEx_TxISR_I2SExt+0x90>)
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	d101      	bne.n	8004b60 <I2SEx_TxISR_I2SExt+0x64>
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b90 <I2SEx_TxISR_I2SExt+0x94>)
 8004b5e:	e001      	b.n	8004b64 <I2SEx_TxISR_I2SExt+0x68>
 8004b60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b64:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b68:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d106      	bne.n	8004b82 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7ff ff81 	bl	8004a84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b82:	bf00      	nop
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40003800 	.word	0x40003800
 8004b90:	40003400 	.word	0x40003400

08004b94 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68d8      	ldr	r0, [r3, #12]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba6:	1c99      	adds	r1, r3, #2
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004bac:	b282      	uxth	r2, r0
 8004bae:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d113      	bne.n	8004bf0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004bd6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ff4a 	bl	8004a84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004bf0:	bf00      	nop
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a20      	ldr	r2, [pc, #128]	@ (8004c88 <I2SEx_RxISR_I2SExt+0x90>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d101      	bne.n	8004c0e <I2SEx_RxISR_I2SExt+0x16>
 8004c0a:	4b20      	ldr	r3, [pc, #128]	@ (8004c8c <I2SEx_RxISR_I2SExt+0x94>)
 8004c0c:	e001      	b.n	8004c12 <I2SEx_RxISR_I2SExt+0x1a>
 8004c0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c12:	68d8      	ldr	r0, [r3, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c18:	1c99      	adds	r1, r3, #2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004c1e:	b282      	uxth	r2, r0
 8004c20:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d121      	bne.n	8004c7e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a12      	ldr	r2, [pc, #72]	@ (8004c88 <I2SEx_RxISR_I2SExt+0x90>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d101      	bne.n	8004c48 <I2SEx_RxISR_I2SExt+0x50>
 8004c44:	4b11      	ldr	r3, [pc, #68]	@ (8004c8c <I2SEx_RxISR_I2SExt+0x94>)
 8004c46:	e001      	b.n	8004c4c <I2SEx_RxISR_I2SExt+0x54>
 8004c48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	490d      	ldr	r1, [pc, #52]	@ (8004c88 <I2SEx_RxISR_I2SExt+0x90>)
 8004c54:	428b      	cmp	r3, r1
 8004c56:	d101      	bne.n	8004c5c <I2SEx_RxISR_I2SExt+0x64>
 8004c58:	4b0c      	ldr	r3, [pc, #48]	@ (8004c8c <I2SEx_RxISR_I2SExt+0x94>)
 8004c5a:	e001      	b.n	8004c60 <I2SEx_RxISR_I2SExt+0x68>
 8004c5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004c64:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d106      	bne.n	8004c7e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7ff ff03 	bl	8004a84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40003800 	.word	0x40003800
 8004c8c:	40003400 	.word	0x40003400

08004c90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e267      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d075      	beq.n	8004d9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cae:	4b88      	ldr	r3, [pc, #544]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f003 030c 	and.w	r3, r3, #12
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d00c      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cba:	4b85      	ldr	r3, [pc, #532]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cc2:	2b08      	cmp	r3, #8
 8004cc4:	d112      	bne.n	8004cec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cc6:	4b82      	ldr	r3, [pc, #520]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cd2:	d10b      	bne.n	8004cec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d05b      	beq.n	8004d98 <HAL_RCC_OscConfig+0x108>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d157      	bne.n	8004d98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e242      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cf4:	d106      	bne.n	8004d04 <HAL_RCC_OscConfig+0x74>
 8004cf6:	4b76      	ldr	r3, [pc, #472]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a75      	ldr	r2, [pc, #468]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	e01d      	b.n	8004d40 <HAL_RCC_OscConfig+0xb0>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCC_OscConfig+0x98>
 8004d0e:	4b70      	ldr	r3, [pc, #448]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a6f      	ldr	r2, [pc, #444]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	4b6d      	ldr	r3, [pc, #436]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a6c      	ldr	r2, [pc, #432]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	e00b      	b.n	8004d40 <HAL_RCC_OscConfig+0xb0>
 8004d28:	4b69      	ldr	r3, [pc, #420]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a68      	ldr	r2, [pc, #416]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	4b66      	ldr	r3, [pc, #408]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a65      	ldr	r2, [pc, #404]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d013      	beq.n	8004d70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d48:	f7fc fd9c 	bl	8001884 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d50:	f7fc fd98 	bl	8001884 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b64      	cmp	r3, #100	@ 0x64
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e207      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d62:	4b5b      	ldr	r3, [pc, #364]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0f0      	beq.n	8004d50 <HAL_RCC_OscConfig+0xc0>
 8004d6e:	e014      	b.n	8004d9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d70:	f7fc fd88 	bl	8001884 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d78:	f7fc fd84 	bl	8001884 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b64      	cmp	r3, #100	@ 0x64
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e1f3      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8a:	4b51      	ldr	r3, [pc, #324]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f0      	bne.n	8004d78 <HAL_RCC_OscConfig+0xe8>
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d063      	beq.n	8004e6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004da6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f003 030c 	and.w	r3, r3, #12
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00b      	beq.n	8004dca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004db2:	4b47      	ldr	r3, [pc, #284]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dba:	2b08      	cmp	r3, #8
 8004dbc:	d11c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dbe:	4b44      	ldr	r3, [pc, #272]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d116      	bne.n	8004df8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dca:	4b41      	ldr	r3, [pc, #260]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d005      	beq.n	8004de2 <HAL_RCC_OscConfig+0x152>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d001      	beq.n	8004de2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e1c7      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	4937      	ldr	r1, [pc, #220]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df6:	e03a      	b.n	8004e6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d020      	beq.n	8004e42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e00:	4b34      	ldr	r3, [pc, #208]	@ (8004ed4 <HAL_RCC_OscConfig+0x244>)
 8004e02:	2201      	movs	r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e06:	f7fc fd3d 	bl	8001884 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e0e:	f7fc fd39 	bl	8001884 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e1a8      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e20:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e2c:	4b28      	ldr	r3, [pc, #160]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4925      	ldr	r1, [pc, #148]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	600b      	str	r3, [r1, #0]
 8004e40:	e015      	b.n	8004e6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e42:	4b24      	ldr	r3, [pc, #144]	@ (8004ed4 <HAL_RCC_OscConfig+0x244>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e48:	f7fc fd1c 	bl	8001884 <HAL_GetTick>
 8004e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e50:	f7fc fd18 	bl	8001884 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e187      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e62:	4b1b      	ldr	r3, [pc, #108]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f0      	bne.n	8004e50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d036      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d016      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e82:	4b15      	ldr	r3, [pc, #84]	@ (8004ed8 <HAL_RCC_OscConfig+0x248>)
 8004e84:	2201      	movs	r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e88:	f7fc fcfc 	bl	8001884 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e90:	f7fc fcf8 	bl	8001884 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e167      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f0      	beq.n	8004e90 <HAL_RCC_OscConfig+0x200>
 8004eae:	e01b      	b.n	8004ee8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb0:	4b09      	ldr	r3, [pc, #36]	@ (8004ed8 <HAL_RCC_OscConfig+0x248>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eb6:	f7fc fce5 	bl	8001884 <HAL_GetTick>
 8004eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ebc:	e00e      	b.n	8004edc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ebe:	f7fc fce1 	bl	8001884 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d907      	bls.n	8004edc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e150      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
 8004ed0:	40023800 	.word	0x40023800
 8004ed4:	42470000 	.word	0x42470000
 8004ed8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004edc:	4b88      	ldr	r3, [pc, #544]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004ede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1ea      	bne.n	8004ebe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8097 	beq.w	8005024 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004efa:	4b81      	ldr	r3, [pc, #516]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10f      	bne.n	8004f26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f06:	2300      	movs	r3, #0
 8004f08:	60bb      	str	r3, [r7, #8]
 8004f0a:	4b7d      	ldr	r3, [pc, #500]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	4a7c      	ldr	r2, [pc, #496]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f16:	4b7a      	ldr	r3, [pc, #488]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f1e:	60bb      	str	r3, [r7, #8]
 8004f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f22:	2301      	movs	r3, #1
 8004f24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f26:	4b77      	ldr	r3, [pc, #476]	@ (8005104 <HAL_RCC_OscConfig+0x474>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d118      	bne.n	8004f64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f32:	4b74      	ldr	r3, [pc, #464]	@ (8005104 <HAL_RCC_OscConfig+0x474>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a73      	ldr	r2, [pc, #460]	@ (8005104 <HAL_RCC_OscConfig+0x474>)
 8004f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f3e:	f7fc fca1 	bl	8001884 <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f46:	f7fc fc9d 	bl	8001884 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e10c      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f58:	4b6a      	ldr	r3, [pc, #424]	@ (8005104 <HAL_RCC_OscConfig+0x474>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d106      	bne.n	8004f7a <HAL_RCC_OscConfig+0x2ea>
 8004f6c:	4b64      	ldr	r3, [pc, #400]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f70:	4a63      	ldr	r2, [pc, #396]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f72:	f043 0301 	orr.w	r3, r3, #1
 8004f76:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f78:	e01c      	b.n	8004fb4 <HAL_RCC_OscConfig+0x324>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	2b05      	cmp	r3, #5
 8004f80:	d10c      	bne.n	8004f9c <HAL_RCC_OscConfig+0x30c>
 8004f82:	4b5f      	ldr	r3, [pc, #380]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f86:	4a5e      	ldr	r2, [pc, #376]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f88:	f043 0304 	orr.w	r3, r3, #4
 8004f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f8e:	4b5c      	ldr	r3, [pc, #368]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f92:	4a5b      	ldr	r2, [pc, #364]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f94:	f043 0301 	orr.w	r3, r3, #1
 8004f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f9a:	e00b      	b.n	8004fb4 <HAL_RCC_OscConfig+0x324>
 8004f9c:	4b58      	ldr	r3, [pc, #352]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa0:	4a57      	ldr	r2, [pc, #348]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004fa2:	f023 0301 	bic.w	r3, r3, #1
 8004fa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fa8:	4b55      	ldr	r3, [pc, #340]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fac:	4a54      	ldr	r2, [pc, #336]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004fae:	f023 0304 	bic.w	r3, r3, #4
 8004fb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d015      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fbc:	f7fc fc62 	bl	8001884 <HAL_GetTick>
 8004fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc2:	e00a      	b.n	8004fda <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fc4:	f7fc fc5e 	bl	8001884 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e0cb      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fda:	4b49      	ldr	r3, [pc, #292]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8004fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0ee      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x334>
 8004fe6:	e014      	b.n	8005012 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe8:	f7fc fc4c 	bl	8001884 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fee:	e00a      	b.n	8005006 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff0:	f7fc fc48 	bl	8001884 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e0b5      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005006:	4b3e      	ldr	r3, [pc, #248]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1ee      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005012:	7dfb      	ldrb	r3, [r7, #23]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d105      	bne.n	8005024 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005018:	4b39      	ldr	r3, [pc, #228]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	4a38      	ldr	r2, [pc, #224]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 800501e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005022:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80a1 	beq.w	8005170 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800502e:	4b34      	ldr	r3, [pc, #208]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	2b08      	cmp	r3, #8
 8005038:	d05c      	beq.n	80050f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d141      	bne.n	80050c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005042:	4b31      	ldr	r3, [pc, #196]	@ (8005108 <HAL_RCC_OscConfig+0x478>)
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005048:	f7fc fc1c 	bl	8001884 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005050:	f7fc fc18 	bl	8001884 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e087      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005062:	4b27      	ldr	r3, [pc, #156]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1f0      	bne.n	8005050 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69da      	ldr	r2, [r3, #28]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	431a      	orrs	r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507c:	019b      	lsls	r3, r3, #6
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005084:	085b      	lsrs	r3, r3, #1
 8005086:	3b01      	subs	r3, #1
 8005088:	041b      	lsls	r3, r3, #16
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005090:	061b      	lsls	r3, r3, #24
 8005092:	491b      	ldr	r1, [pc, #108]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 8005094:	4313      	orrs	r3, r2
 8005096:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005098:	4b1b      	ldr	r3, [pc, #108]	@ (8005108 <HAL_RCC_OscConfig+0x478>)
 800509a:	2201      	movs	r2, #1
 800509c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800509e:	f7fc fbf1 	bl	8001884 <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a4:	e008      	b.n	80050b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a6:	f7fc fbed 	bl	8001884 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e05c      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b8:	4b11      	ldr	r3, [pc, #68]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0f0      	beq.n	80050a6 <HAL_RCC_OscConfig+0x416>
 80050c4:	e054      	b.n	8005170 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050c6:	4b10      	ldr	r3, [pc, #64]	@ (8005108 <HAL_RCC_OscConfig+0x478>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050cc:	f7fc fbda 	bl	8001884 <HAL_GetTick>
 80050d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d2:	e008      	b.n	80050e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d4:	f7fc fbd6 	bl	8001884 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e045      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050e6:	4b06      	ldr	r3, [pc, #24]	@ (8005100 <HAL_RCC_OscConfig+0x470>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1f0      	bne.n	80050d4 <HAL_RCC_OscConfig+0x444>
 80050f2:	e03d      	b.n	8005170 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d107      	bne.n	800510c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e038      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
 8005100:	40023800 	.word	0x40023800
 8005104:	40007000 	.word	0x40007000
 8005108:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800510c:	4b1b      	ldr	r3, [pc, #108]	@ (800517c <HAL_RCC_OscConfig+0x4ec>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d028      	beq.n	800516c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005124:	429a      	cmp	r2, r3
 8005126:	d121      	bne.n	800516c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005132:	429a      	cmp	r2, r3
 8005134:	d11a      	bne.n	800516c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800513c:	4013      	ands	r3, r2
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005142:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005144:	4293      	cmp	r3, r2
 8005146:	d111      	bne.n	800516c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005152:	085b      	lsrs	r3, r3, #1
 8005154:	3b01      	subs	r3, #1
 8005156:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005158:	429a      	cmp	r2, r3
 800515a:	d107      	bne.n	800516c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005166:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005168:	429a      	cmp	r2, r3
 800516a:	d001      	beq.n	8005170 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e000      	b.n	8005172 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3718      	adds	r7, #24
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40023800 	.word	0x40023800

08005180 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e0cc      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005194:	4b68      	ldr	r3, [pc, #416]	@ (8005338 <HAL_RCC_ClockConfig+0x1b8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d90c      	bls.n	80051bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a2:	4b65      	ldr	r3, [pc, #404]	@ (8005338 <HAL_RCC_ClockConfig+0x1b8>)
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	b2d2      	uxtb	r2, r2
 80051a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051aa:	4b63      	ldr	r3, [pc, #396]	@ (8005338 <HAL_RCC_ClockConfig+0x1b8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0307 	and.w	r3, r3, #7
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d001      	beq.n	80051bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0b8      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d020      	beq.n	800520a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0304 	and.w	r3, r3, #4
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d005      	beq.n	80051e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051d4:	4b59      	ldr	r3, [pc, #356]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	4a58      	ldr	r2, [pc, #352]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80051da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051ec:	4b53      	ldr	r3, [pc, #332]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	4a52      	ldr	r2, [pc, #328]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80051f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80051f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051f8:	4b50      	ldr	r3, [pc, #320]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	494d      	ldr	r1, [pc, #308]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b00      	cmp	r3, #0
 8005214:	d044      	beq.n	80052a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d107      	bne.n	800522e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521e:	4b47      	ldr	r3, [pc, #284]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d119      	bne.n	800525e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e07f      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b02      	cmp	r3, #2
 8005234:	d003      	beq.n	800523e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800523a:	2b03      	cmp	r3, #3
 800523c:	d107      	bne.n	800524e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800523e:	4b3f      	ldr	r3, [pc, #252]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d109      	bne.n	800525e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e06f      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800524e:	4b3b      	ldr	r3, [pc, #236]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e067      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800525e:	4b37      	ldr	r3, [pc, #220]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f023 0203 	bic.w	r2, r3, #3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	4934      	ldr	r1, [pc, #208]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 800526c:	4313      	orrs	r3, r2
 800526e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005270:	f7fc fb08 	bl	8001884 <HAL_GetTick>
 8005274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005276:	e00a      	b.n	800528e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005278:	f7fc fb04 	bl	8001884 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005286:	4293      	cmp	r3, r2
 8005288:	d901      	bls.n	800528e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e04f      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800528e:	4b2b      	ldr	r3, [pc, #172]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f003 020c 	and.w	r2, r3, #12
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	429a      	cmp	r2, r3
 800529e:	d1eb      	bne.n	8005278 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052a0:	4b25      	ldr	r3, [pc, #148]	@ (8005338 <HAL_RCC_ClockConfig+0x1b8>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d20c      	bcs.n	80052c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ae:	4b22      	ldr	r3, [pc, #136]	@ (8005338 <HAL_RCC_ClockConfig+0x1b8>)
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052b6:	4b20      	ldr	r3, [pc, #128]	@ (8005338 <HAL_RCC_ClockConfig+0x1b8>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d001      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e032      	b.n	800532e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0304 	and.w	r3, r3, #4
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d008      	beq.n	80052e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052d4:	4b19      	ldr	r3, [pc, #100]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	4916      	ldr	r1, [pc, #88]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0308 	and.w	r3, r3, #8
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052f2:	4b12      	ldr	r3, [pc, #72]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	490e      	ldr	r1, [pc, #56]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 8005302:	4313      	orrs	r3, r2
 8005304:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005306:	f000 f821 	bl	800534c <HAL_RCC_GetSysClockFreq>
 800530a:	4602      	mov	r2, r0
 800530c:	4b0b      	ldr	r3, [pc, #44]	@ (800533c <HAL_RCC_ClockConfig+0x1bc>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	091b      	lsrs	r3, r3, #4
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	490a      	ldr	r1, [pc, #40]	@ (8005340 <HAL_RCC_ClockConfig+0x1c0>)
 8005318:	5ccb      	ldrb	r3, [r1, r3]
 800531a:	fa22 f303 	lsr.w	r3, r2, r3
 800531e:	4a09      	ldr	r2, [pc, #36]	@ (8005344 <HAL_RCC_ClockConfig+0x1c4>)
 8005320:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005322:	4b09      	ldr	r3, [pc, #36]	@ (8005348 <HAL_RCC_ClockConfig+0x1c8>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f7fc fa68 	bl	80017fc <HAL_InitTick>

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3710      	adds	r7, #16
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	40023c00 	.word	0x40023c00
 800533c:	40023800 	.word	0x40023800
 8005340:	0800a244 	.word	0x0800a244
 8005344:	20000004 	.word	0x20000004
 8005348:	20000008 	.word	0x20000008

0800534c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800534c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005350:	b094      	sub	sp, #80	@ 0x50
 8005352:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005360:	2300      	movs	r3, #0
 8005362:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005364:	4b79      	ldr	r3, [pc, #484]	@ (800554c <HAL_RCC_GetSysClockFreq+0x200>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 030c 	and.w	r3, r3, #12
 800536c:	2b08      	cmp	r3, #8
 800536e:	d00d      	beq.n	800538c <HAL_RCC_GetSysClockFreq+0x40>
 8005370:	2b08      	cmp	r3, #8
 8005372:	f200 80e1 	bhi.w	8005538 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005376:	2b00      	cmp	r3, #0
 8005378:	d002      	beq.n	8005380 <HAL_RCC_GetSysClockFreq+0x34>
 800537a:	2b04      	cmp	r3, #4
 800537c:	d003      	beq.n	8005386 <HAL_RCC_GetSysClockFreq+0x3a>
 800537e:	e0db      	b.n	8005538 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005380:	4b73      	ldr	r3, [pc, #460]	@ (8005550 <HAL_RCC_GetSysClockFreq+0x204>)
 8005382:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005384:	e0db      	b.n	800553e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005386:	4b73      	ldr	r3, [pc, #460]	@ (8005554 <HAL_RCC_GetSysClockFreq+0x208>)
 8005388:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800538a:	e0d8      	b.n	800553e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800538c:	4b6f      	ldr	r3, [pc, #444]	@ (800554c <HAL_RCC_GetSysClockFreq+0x200>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005394:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005396:	4b6d      	ldr	r3, [pc, #436]	@ (800554c <HAL_RCC_GetSysClockFreq+0x200>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d063      	beq.n	800546a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053a2:	4b6a      	ldr	r3, [pc, #424]	@ (800554c <HAL_RCC_GetSysClockFreq+0x200>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	099b      	lsrs	r3, r3, #6
 80053a8:	2200      	movs	r2, #0
 80053aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80053ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80053b6:	2300      	movs	r3, #0
 80053b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80053be:	4622      	mov	r2, r4
 80053c0:	462b      	mov	r3, r5
 80053c2:	f04f 0000 	mov.w	r0, #0
 80053c6:	f04f 0100 	mov.w	r1, #0
 80053ca:	0159      	lsls	r1, r3, #5
 80053cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053d0:	0150      	lsls	r0, r2, #5
 80053d2:	4602      	mov	r2, r0
 80053d4:	460b      	mov	r3, r1
 80053d6:	4621      	mov	r1, r4
 80053d8:	1a51      	subs	r1, r2, r1
 80053da:	6139      	str	r1, [r7, #16]
 80053dc:	4629      	mov	r1, r5
 80053de:	eb63 0301 	sbc.w	r3, r3, r1
 80053e2:	617b      	str	r3, [r7, #20]
 80053e4:	f04f 0200 	mov.w	r2, #0
 80053e8:	f04f 0300 	mov.w	r3, #0
 80053ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053f0:	4659      	mov	r1, fp
 80053f2:	018b      	lsls	r3, r1, #6
 80053f4:	4651      	mov	r1, sl
 80053f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053fa:	4651      	mov	r1, sl
 80053fc:	018a      	lsls	r2, r1, #6
 80053fe:	4651      	mov	r1, sl
 8005400:	ebb2 0801 	subs.w	r8, r2, r1
 8005404:	4659      	mov	r1, fp
 8005406:	eb63 0901 	sbc.w	r9, r3, r1
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	f04f 0300 	mov.w	r3, #0
 8005412:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005416:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800541a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800541e:	4690      	mov	r8, r2
 8005420:	4699      	mov	r9, r3
 8005422:	4623      	mov	r3, r4
 8005424:	eb18 0303 	adds.w	r3, r8, r3
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	462b      	mov	r3, r5
 800542c:	eb49 0303 	adc.w	r3, r9, r3
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	f04f 0200 	mov.w	r2, #0
 8005436:	f04f 0300 	mov.w	r3, #0
 800543a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800543e:	4629      	mov	r1, r5
 8005440:	024b      	lsls	r3, r1, #9
 8005442:	4621      	mov	r1, r4
 8005444:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005448:	4621      	mov	r1, r4
 800544a:	024a      	lsls	r2, r1, #9
 800544c:	4610      	mov	r0, r2
 800544e:	4619      	mov	r1, r3
 8005450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005452:	2200      	movs	r2, #0
 8005454:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005456:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005458:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800545c:	f7fa ff08 	bl	8000270 <__aeabi_uldivmod>
 8005460:	4602      	mov	r2, r0
 8005462:	460b      	mov	r3, r1
 8005464:	4613      	mov	r3, r2
 8005466:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005468:	e058      	b.n	800551c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800546a:	4b38      	ldr	r3, [pc, #224]	@ (800554c <HAL_RCC_GetSysClockFreq+0x200>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	099b      	lsrs	r3, r3, #6
 8005470:	2200      	movs	r2, #0
 8005472:	4618      	mov	r0, r3
 8005474:	4611      	mov	r1, r2
 8005476:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800547a:	623b      	str	r3, [r7, #32]
 800547c:	2300      	movs	r3, #0
 800547e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005480:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005484:	4642      	mov	r2, r8
 8005486:	464b      	mov	r3, r9
 8005488:	f04f 0000 	mov.w	r0, #0
 800548c:	f04f 0100 	mov.w	r1, #0
 8005490:	0159      	lsls	r1, r3, #5
 8005492:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005496:	0150      	lsls	r0, r2, #5
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4641      	mov	r1, r8
 800549e:	ebb2 0a01 	subs.w	sl, r2, r1
 80054a2:	4649      	mov	r1, r9
 80054a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	f04f 0300 	mov.w	r3, #0
 80054b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80054b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80054b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80054bc:	ebb2 040a 	subs.w	r4, r2, sl
 80054c0:	eb63 050b 	sbc.w	r5, r3, fp
 80054c4:	f04f 0200 	mov.w	r2, #0
 80054c8:	f04f 0300 	mov.w	r3, #0
 80054cc:	00eb      	lsls	r3, r5, #3
 80054ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054d2:	00e2      	lsls	r2, r4, #3
 80054d4:	4614      	mov	r4, r2
 80054d6:	461d      	mov	r5, r3
 80054d8:	4643      	mov	r3, r8
 80054da:	18e3      	adds	r3, r4, r3
 80054dc:	603b      	str	r3, [r7, #0]
 80054de:	464b      	mov	r3, r9
 80054e0:	eb45 0303 	adc.w	r3, r5, r3
 80054e4:	607b      	str	r3, [r7, #4]
 80054e6:	f04f 0200 	mov.w	r2, #0
 80054ea:	f04f 0300 	mov.w	r3, #0
 80054ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054f2:	4629      	mov	r1, r5
 80054f4:	028b      	lsls	r3, r1, #10
 80054f6:	4621      	mov	r1, r4
 80054f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054fc:	4621      	mov	r1, r4
 80054fe:	028a      	lsls	r2, r1, #10
 8005500:	4610      	mov	r0, r2
 8005502:	4619      	mov	r1, r3
 8005504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005506:	2200      	movs	r2, #0
 8005508:	61bb      	str	r3, [r7, #24]
 800550a:	61fa      	str	r2, [r7, #28]
 800550c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005510:	f7fa feae 	bl	8000270 <__aeabi_uldivmod>
 8005514:	4602      	mov	r2, r0
 8005516:	460b      	mov	r3, r1
 8005518:	4613      	mov	r3, r2
 800551a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800551c:	4b0b      	ldr	r3, [pc, #44]	@ (800554c <HAL_RCC_GetSysClockFreq+0x200>)
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	0c1b      	lsrs	r3, r3, #16
 8005522:	f003 0303 	and.w	r3, r3, #3
 8005526:	3301      	adds	r3, #1
 8005528:	005b      	lsls	r3, r3, #1
 800552a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800552c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800552e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005530:	fbb2 f3f3 	udiv	r3, r2, r3
 8005534:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005536:	e002      	b.n	800553e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005538:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <HAL_RCC_GetSysClockFreq+0x204>)
 800553a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800553c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800553e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005540:	4618      	mov	r0, r3
 8005542:	3750      	adds	r7, #80	@ 0x50
 8005544:	46bd      	mov	sp, r7
 8005546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800554a:	bf00      	nop
 800554c:	40023800 	.word	0x40023800
 8005550:	00f42400 	.word	0x00f42400
 8005554:	007a1200 	.word	0x007a1200

08005558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800555c:	4b03      	ldr	r3, [pc, #12]	@ (800556c <HAL_RCC_GetHCLKFreq+0x14>)
 800555e:	681b      	ldr	r3, [r3, #0]
}
 8005560:	4618      	mov	r0, r3
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	20000004 	.word	0x20000004

08005570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005574:	f7ff fff0 	bl	8005558 <HAL_RCC_GetHCLKFreq>
 8005578:	4602      	mov	r2, r0
 800557a:	4b05      	ldr	r3, [pc, #20]	@ (8005590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	0a9b      	lsrs	r3, r3, #10
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	4903      	ldr	r1, [pc, #12]	@ (8005594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005586:	5ccb      	ldrb	r3, [r1, r3]
 8005588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800558c:	4618      	mov	r0, r3
 800558e:	bd80      	pop	{r7, pc}
 8005590:	40023800 	.word	0x40023800
 8005594:	0800a254 	.word	0x0800a254

08005598 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055a0:	2300      	movs	r3, #0
 80055a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d105      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d035      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80055c0:	4b62      	ldr	r3, [pc, #392]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055c6:	f7fc f95d 	bl	8001884 <HAL_GetTick>
 80055ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055cc:	e008      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055ce:	f7fc f959 	bl	8001884 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e0b0      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055e0:	4b5b      	ldr	r3, [pc, #364]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1f0      	bne.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	019a      	lsls	r2, r3, #6
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	071b      	lsls	r3, r3, #28
 80055f8:	4955      	ldr	r1, [pc, #340]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005600:	4b52      	ldr	r3, [pc, #328]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005602:	2201      	movs	r2, #1
 8005604:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005606:	f7fc f93d 	bl	8001884 <HAL_GetTick>
 800560a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800560c:	e008      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800560e:	f7fc f939 	bl	8001884 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d901      	bls.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e090      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005620:	4b4b      	ldr	r3, [pc, #300]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0f0      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	2b00      	cmp	r3, #0
 8005636:	f000 8083 	beq.w	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800563a:	2300      	movs	r3, #0
 800563c:	60fb      	str	r3, [r7, #12]
 800563e:	4b44      	ldr	r3, [pc, #272]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	4a43      	ldr	r2, [pc, #268]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005648:	6413      	str	r3, [r2, #64]	@ 0x40
 800564a:	4b41      	ldr	r3, [pc, #260]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800564c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005652:	60fb      	str	r3, [r7, #12]
 8005654:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005656:	4b3f      	ldr	r3, [pc, #252]	@ (8005754 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a3e      	ldr	r2, [pc, #248]	@ (8005754 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800565c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005660:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005662:	f7fc f90f 	bl	8001884 <HAL_GetTick>
 8005666:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005668:	e008      	b.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800566a:	f7fc f90b 	bl	8001884 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e062      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800567c:	4b35      	ldr	r3, [pc, #212]	@ (8005754 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0f0      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005688:	4b31      	ldr	r3, [pc, #196]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800568a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800568c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005690:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d02f      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d028      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056b0:	4b29      	ldr	r3, [pc, #164]	@ (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80056b2:	2201      	movs	r2, #1
 80056b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056b6:	4b28      	ldr	r3, [pc, #160]	@ (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80056bc:	4a24      	ldr	r2, [pc, #144]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80056c2:	4b23      	ldr	r3, [pc, #140]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d114      	bne.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80056ce:	f7fc f8d9 	bl	8001884 <HAL_GetTick>
 80056d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056d4:	e00a      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d6:	f7fc f8d5 	bl	8001884 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d901      	bls.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e02a      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ec:	4b18      	ldr	r3, [pc, #96]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0ee      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005700:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005704:	d10d      	bne.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005706:	4b12      	ldr	r3, [pc, #72]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005716:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571a:	490d      	ldr	r1, [pc, #52]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800571c:	4313      	orrs	r3, r2
 800571e:	608b      	str	r3, [r1, #8]
 8005720:	e005      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005722:	4b0b      	ldr	r3, [pc, #44]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	4a0a      	ldr	r2, [pc, #40]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005728:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800572c:	6093      	str	r3, [r2, #8]
 800572e:	4b08      	ldr	r3, [pc, #32]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005730:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800573a:	4905      	ldr	r1, [pc, #20]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800573c:	4313      	orrs	r3, r2
 800573e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3718      	adds	r7, #24
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	42470068 	.word	0x42470068
 8005750:	40023800 	.word	0x40023800
 8005754:	40007000 	.word	0x40007000
 8005758:	42470e40 	.word	0x42470e40

0800575c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005764:	2300      	movs	r3, #0
 8005766:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005770:	2300      	movs	r3, #0
 8005772:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d13f      	bne.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800577a:	4b24      	ldr	r3, [pc, #144]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005782:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d006      	beq.n	8005798 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005790:	d12f      	bne.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005792:	4b1f      	ldr	r3, [pc, #124]	@ (8005810 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005794:	617b      	str	r3, [r7, #20]
          break;
 8005796:	e02f      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005798:	4b1c      	ldr	r3, [pc, #112]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057a4:	d108      	bne.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80057a6:	4b19      	ldr	r3, [pc, #100]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057ae:	4a19      	ldr	r2, [pc, #100]	@ (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80057b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b4:	613b      	str	r3, [r7, #16]
 80057b6:	e007      	b.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80057b8:	4b14      	ldr	r3, [pc, #80]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057c0:	4a15      	ldr	r2, [pc, #84]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80057c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80057c8:	4b10      	ldr	r3, [pc, #64]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80057ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ce:	099b      	lsrs	r3, r3, #6
 80057d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	fb02 f303 	mul.w	r3, r2, r3
 80057da:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80057dc:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80057de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057e2:	0f1b      	lsrs	r3, r3, #28
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ee:	617b      	str	r3, [r7, #20]
          break;
 80057f0:	e002      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80057f2:	2300      	movs	r3, #0
 80057f4:	617b      	str	r3, [r7, #20]
          break;
 80057f6:	bf00      	nop
        }
      }
      break;
 80057f8:	e000      	b.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80057fa:	bf00      	nop
    }
  }
  return frequency;
 80057fc:	697b      	ldr	r3, [r7, #20]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	40023800 	.word	0x40023800
 8005810:	00bb8000 	.word	0x00bb8000
 8005814:	007a1200 	.word	0x007a1200
 8005818:	00f42400 	.word	0x00f42400

0800581c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e07b      	b.n	8005926 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005832:	2b00      	cmp	r3, #0
 8005834:	d108      	bne.n	8005848 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800583e:	d009      	beq.n	8005854 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	61da      	str	r2, [r3, #28]
 8005846:	e005      	b.n	8005854 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d106      	bne.n	8005874 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7fb feae 	bl	80015d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800588a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058a6:	431a      	orrs	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	f003 0302 	and.w	r3, r3, #2
 80058b0:	431a      	orrs	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058c4:	431a      	orrs	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058ce:	431a      	orrs	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d8:	ea42 0103 	orr.w	r1, r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	430a      	orrs	r2, r1
 80058ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	0c1b      	lsrs	r3, r3, #16
 80058f2:	f003 0104 	and.w	r1, r3, #4
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fa:	f003 0210 	and.w	r2, r3, #16
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005914:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b088      	sub	sp, #32
 8005932:	af00      	add	r7, sp, #0
 8005934:	60f8      	str	r0, [r7, #12]
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	603b      	str	r3, [r7, #0]
 800593a:	4613      	mov	r3, r2
 800593c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800593e:	f7fb ffa1 	bl	8001884 <HAL_GetTick>
 8005942:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005944:	88fb      	ldrh	r3, [r7, #6]
 8005946:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	d001      	beq.n	8005958 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005954:	2302      	movs	r3, #2
 8005956:	e12a      	b.n	8005bae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d002      	beq.n	8005964 <HAL_SPI_Transmit+0x36>
 800595e:	88fb      	ldrh	r3, [r7, #6]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e122      	b.n	8005bae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800596e:	2b01      	cmp	r3, #1
 8005970:	d101      	bne.n	8005976 <HAL_SPI_Transmit+0x48>
 8005972:	2302      	movs	r3, #2
 8005974:	e11b      	b.n	8005bae <HAL_SPI_Transmit+0x280>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2201      	movs	r2, #1
 800597a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2203      	movs	r2, #3
 8005982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	88fa      	ldrh	r2, [r7, #6]
 8005996:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	88fa      	ldrh	r2, [r7, #6]
 800599c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059c4:	d10f      	bne.n	80059e6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f0:	2b40      	cmp	r3, #64	@ 0x40
 80059f2:	d007      	beq.n	8005a04 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a0c:	d152      	bne.n	8005ab4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_SPI_Transmit+0xee>
 8005a16:	8b7b      	ldrh	r3, [r7, #26]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d145      	bne.n	8005aa8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a20:	881a      	ldrh	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2c:	1c9a      	adds	r2, r3, #2
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	3b01      	subs	r3, #1
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a40:	e032      	b.n	8005aa8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d112      	bne.n	8005a76 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a54:	881a      	ldrh	r2, [r3, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a60:	1c9a      	adds	r2, r3, #2
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a74:	e018      	b.n	8005aa8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a76:	f7fb ff05 	bl	8001884 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d803      	bhi.n	8005a8e <HAL_SPI_Transmit+0x160>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a8c:	d102      	bne.n	8005a94 <HAL_SPI_Transmit+0x166>
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d109      	bne.n	8005aa8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e082      	b.n	8005bae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1c7      	bne.n	8005a42 <HAL_SPI_Transmit+0x114>
 8005ab2:	e053      	b.n	8005b5c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <HAL_SPI_Transmit+0x194>
 8005abc:	8b7b      	ldrh	r3, [r7, #26]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d147      	bne.n	8005b52 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	330c      	adds	r3, #12
 8005acc:	7812      	ldrb	r2, [r2, #0]
 8005ace:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ae8:	e033      	b.n	8005b52 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b02      	cmp	r3, #2
 8005af6:	d113      	bne.n	8005b20 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	330c      	adds	r3, #12
 8005b02:	7812      	ldrb	r2, [r2, #0]
 8005b04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	3b01      	subs	r3, #1
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b1e:	e018      	b.n	8005b52 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b20:	f7fb feb0 	bl	8001884 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d803      	bhi.n	8005b38 <HAL_SPI_Transmit+0x20a>
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b36:	d102      	bne.n	8005b3e <HAL_SPI_Transmit+0x210>
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d109      	bne.n	8005b52 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e02d      	b.n	8005bae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1c6      	bne.n	8005aea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b5c:	69fa      	ldr	r2, [r7, #28]
 8005b5e:	6839      	ldr	r1, [r7, #0]
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 f8b1 	bl	8005cc8 <SPI_EndRxTxTransaction>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10a      	bne.n	8005b90 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	617b      	str	r3, [r7, #20]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	617b      	str	r3, [r7, #20]
 8005b8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e000      	b.n	8005bae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005bac:	2300      	movs	r3, #0
  }
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3720      	adds	r7, #32
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
	...

08005bb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	603b      	str	r3, [r7, #0]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005bc8:	f7fb fe5c 	bl	8001884 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd0:	1a9b      	subs	r3, r3, r2
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005bd8:	f7fb fe54 	bl	8001884 <HAL_GetTick>
 8005bdc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bde:	4b39      	ldr	r3, [pc, #228]	@ (8005cc4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	015b      	lsls	r3, r3, #5
 8005be4:	0d1b      	lsrs	r3, r3, #20
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	fb02 f303 	mul.w	r3, r2, r3
 8005bec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bee:	e055      	b.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bf6:	d051      	beq.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bf8:	f7fb fe44 	bl	8001884 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d902      	bls.n	8005c0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d13d      	bne.n	8005c8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685a      	ldr	r2, [r3, #4]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c26:	d111      	bne.n	8005c4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c30:	d004      	beq.n	8005c3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c3a:	d107      	bne.n	8005c4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c54:	d10f      	bne.n	8005c76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e018      	b.n	8005cbc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d102      	bne.n	8005c96 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	61fb      	str	r3, [r7, #28]
 8005c94:	e002      	b.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	bf0c      	ite	eq
 8005cac:	2301      	moveq	r3, #1
 8005cae:	2300      	movne	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	79fb      	ldrb	r3, [r7, #7]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d19a      	bne.n	8005bf0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3720      	adds	r7, #32
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20000004 	.word	0x20000004

08005cc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b088      	sub	sp, #32
 8005ccc:	af02      	add	r7, sp, #8
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	2102      	movs	r1, #2
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f7ff ff6a 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d007      	beq.n	8005cfa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cee:	f043 0220 	orr.w	r2, r3, #32
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e032      	b.n	8005d60 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8005d68 <SPI_EndRxTxTransaction+0xa0>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a1b      	ldr	r2, [pc, #108]	@ (8005d6c <SPI_EndRxTxTransaction+0xa4>)
 8005d00:	fba2 2303 	umull	r2, r3, r2, r3
 8005d04:	0d5b      	lsrs	r3, r3, #21
 8005d06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d0a:	fb02 f303 	mul.w	r3, r2, r3
 8005d0e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d18:	d112      	bne.n	8005d40 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2200      	movs	r2, #0
 8005d22:	2180      	movs	r1, #128	@ 0x80
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f7ff ff47 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d016      	beq.n	8005d5e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d34:	f043 0220 	orr.w	r2, r3, #32
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e00f      	b.n	8005d60 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00a      	beq.n	8005d5c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d56:	2b80      	cmp	r3, #128	@ 0x80
 8005d58:	d0f2      	beq.n	8005d40 <SPI_EndRxTxTransaction+0x78>
 8005d5a:	e000      	b.n	8005d5e <SPI_EndRxTxTransaction+0x96>
        break;
 8005d5c:	bf00      	nop
  }

  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3718      	adds	r7, #24
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	20000004 	.word	0x20000004
 8005d6c:	165e9f81 	.word	0x165e9f81

08005d70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d70:	b084      	sub	sp, #16
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b084      	sub	sp, #16
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	f107 001c 	add.w	r0, r7, #28
 8005d7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d123      	bne.n	8005dd2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005d9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005db2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d105      	bne.n	8005dc6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f9dc 	bl	8006184 <USB_CoreReset>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	73fb      	strb	r3, [r7, #15]
 8005dd0:	e01b      	b.n	8005e0a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9d0 	bl	8006184 <USB_CoreReset>
 8005de4:	4603      	mov	r3, r0
 8005de6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005de8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d106      	bne.n	8005dfe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	639a      	str	r2, [r3, #56]	@ 0x38
 8005dfc:	e005      	b.n	8005e0a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e0a:	7fbb      	ldrb	r3, [r7, #30]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d10b      	bne.n	8005e28 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f043 0206 	orr.w	r2, r3, #6
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f043 0220 	orr.w	r2, r3, #32
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e34:	b004      	add	sp, #16
 8005e36:	4770      	bx	lr

08005e38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f043 0201 	orr.w	r2, r3, #1
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f023 0201 	bic.w	r2, r3, #1
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	460b      	mov	r3, r1
 8005e86:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005e98:	78fb      	ldrb	r3, [r7, #3]
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d115      	bne.n	8005eca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005eaa:	200a      	movs	r0, #10
 8005eac:	f7fb fcf6 	bl	800189c <HAL_Delay>
      ms += 10U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	330a      	adds	r3, #10
 8005eb4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 f956 	bl	8006168 <USB_GetMode>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d01e      	beq.n	8005f00 <USB_SetCurrentMode+0x84>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ec6:	d9f0      	bls.n	8005eaa <USB_SetCurrentMode+0x2e>
 8005ec8:	e01a      	b.n	8005f00 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005eca:	78fb      	ldrb	r3, [r7, #3]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d115      	bne.n	8005efc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005edc:	200a      	movs	r0, #10
 8005ede:	f7fb fcdd 	bl	800189c <HAL_Delay>
      ms += 10U;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	330a      	adds	r3, #10
 8005ee6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 f93d 	bl	8006168 <USB_GetMode>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d005      	beq.n	8005f00 <USB_SetCurrentMode+0x84>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ef8:	d9f0      	bls.n	8005edc <USB_SetCurrentMode+0x60>
 8005efa:	e001      	b.n	8005f00 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e005      	b.n	8005f0c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2bc8      	cmp	r3, #200	@ 0xc8
 8005f04:	d101      	bne.n	8005f0a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e000      	b.n	8005f0c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3301      	adds	r3, #1
 8005f26:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f2e:	d901      	bls.n	8005f34 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005f30:	2303      	movs	r3, #3
 8005f32:	e01b      	b.n	8005f6c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	daf2      	bge.n	8005f22 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	019b      	lsls	r3, r3, #6
 8005f44:	f043 0220 	orr.w	r2, r3, #32
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f58:	d901      	bls.n	8005f5e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e006      	b.n	8005f6c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b20      	cmp	r3, #32
 8005f68:	d0f0      	beq.n	8005f4c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f80:	2300      	movs	r3, #0
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	3301      	adds	r3, #1
 8005f88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f90:	d901      	bls.n	8005f96 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e018      	b.n	8005fc8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	daf2      	bge.n	8005f84 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2210      	movs	r2, #16
 8005fa6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	3301      	adds	r3, #1
 8005fac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fb4:	d901      	bls.n	8005fba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e006      	b.n	8005fc8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	2b10      	cmp	r3, #16
 8005fc4:	d0f0      	beq.n	8005fa8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3714      	adds	r7, #20
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b089      	sub	sp, #36	@ 0x24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	4611      	mov	r1, r2
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	71fb      	strb	r3, [r7, #7]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005ff2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d123      	bne.n	8006042 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005ffa:	88bb      	ldrh	r3, [r7, #4]
 8005ffc:	3303      	adds	r3, #3
 8005ffe:	089b      	lsrs	r3, r3, #2
 8006000:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006002:	2300      	movs	r3, #0
 8006004:	61bb      	str	r3, [r7, #24]
 8006006:	e018      	b.n	800603a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	031a      	lsls	r2, r3, #12
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	4413      	add	r3, r2
 8006010:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006014:	461a      	mov	r2, r3
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	3301      	adds	r3, #1
 8006020:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	3301      	adds	r3, #1
 8006026:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	3301      	adds	r3, #1
 800602c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	3301      	adds	r3, #1
 8006032:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	3301      	adds	r3, #1
 8006038:	61bb      	str	r3, [r7, #24]
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	429a      	cmp	r2, r3
 8006040:	d3e2      	bcc.n	8006008 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3724      	adds	r7, #36	@ 0x24
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006050:	b480      	push	{r7}
 8006052:	b08b      	sub	sp, #44	@ 0x2c
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006066:	88fb      	ldrh	r3, [r7, #6]
 8006068:	089b      	lsrs	r3, r3, #2
 800606a:	b29b      	uxth	r3, r3
 800606c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800606e:	88fb      	ldrh	r3, [r7, #6]
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006076:	2300      	movs	r3, #0
 8006078:	623b      	str	r3, [r7, #32]
 800607a:	e014      	b.n	80060a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006086:	601a      	str	r2, [r3, #0]
    pDest++;
 8006088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608a:	3301      	adds	r3, #1
 800608c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800608e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006090:	3301      	adds	r3, #1
 8006092:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	3301      	adds	r3, #1
 8006098:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800609a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609c:	3301      	adds	r3, #1
 800609e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80060a0:	6a3b      	ldr	r3, [r7, #32]
 80060a2:	3301      	adds	r3, #1
 80060a4:	623b      	str	r3, [r7, #32]
 80060a6:	6a3a      	ldr	r2, [r7, #32]
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d3e6      	bcc.n	800607c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060ae:	8bfb      	ldrh	r3, [r7, #30]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01e      	beq.n	80060f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060be:	461a      	mov	r2, r3
 80060c0:	f107 0310 	add.w	r3, r7, #16
 80060c4:	6812      	ldr	r2, [r2, #0]
 80060c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	fa22 f303 	lsr.w	r3, r2, r3
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d8:	701a      	strb	r2, [r3, #0]
      i++;
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	3301      	adds	r3, #1
 80060de:	623b      	str	r3, [r7, #32]
      pDest++;
 80060e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e2:	3301      	adds	r3, #1
 80060e4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80060e6:	8bfb      	ldrh	r3, [r7, #30]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80060ec:	8bfb      	ldrh	r3, [r7, #30]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1ea      	bne.n	80060c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	372c      	adds	r7, #44	@ 0x2c
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	695b      	ldr	r3, [r3, #20]
 800610c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4013      	ands	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006118:	68fb      	ldr	r3, [r7, #12]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006126:	b480      	push	{r7}
 8006128:	b085      	sub	sp, #20
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	460b      	mov	r3, r1
 8006130:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006136:	78fb      	ldrb	r3, [r7, #3]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4413      	add	r3, r2
 800613e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006146:	78fb      	ldrb	r3, [r7, #3]
 8006148:	015a      	lsls	r2, r3, #5
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	4413      	add	r3, r2
 800614e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	4013      	ands	r3, r2
 8006158:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800615a:	68bb      	ldr	r3, [r7, #8]
}
 800615c:	4618      	mov	r0, r3
 800615e:	3714      	adds	r7, #20
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	f003 0301 	and.w	r3, r3, #1
}
 8006178:	4618      	mov	r0, r3
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	3301      	adds	r3, #1
 8006194:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800619c:	d901      	bls.n	80061a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e022      	b.n	80061e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	daf2      	bge.n	8006190 <USB_CoreReset+0xc>

  count = 10U;
 80061aa:	230a      	movs	r3, #10
 80061ac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80061ae:	e002      	b.n	80061b6 <USB_CoreReset+0x32>
  {
    count--;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1f9      	bne.n	80061b0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	f043 0201 	orr.w	r2, r3, #1
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	3301      	adds	r3, #1
 80061cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061d4:	d901      	bls.n	80061da <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e006      	b.n	80061e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d0f0      	beq.n	80061c8 <USB_CoreReset+0x44>

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061f4:	b084      	sub	sp, #16
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b086      	sub	sp, #24
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006202:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006206:	2300      	movs	r3, #0
 8006208:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006214:	461a      	mov	r2, r3
 8006216:	2300      	movs	r3, #0
 8006218:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006236:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006246:	2b00      	cmp	r3, #0
 8006248:	d119      	bne.n	800627e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800624a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800624e:	2b01      	cmp	r3, #1
 8006250:	d10a      	bne.n	8006268 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006260:	f043 0304 	orr.w	r3, r3, #4
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	e014      	b.n	8006292 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006276:	f023 0304 	bic.w	r3, r3, #4
 800627a:	6013      	str	r3, [r2, #0]
 800627c:	e009      	b.n	8006292 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800628c:	f023 0304 	bic.w	r3, r3, #4
 8006290:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006292:	2110      	movs	r1, #16
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f7ff fe3d 	bl	8005f14 <USB_FlushTxFifo>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f7ff fe67 	bl	8005f78 <USB_FlushRxFifo>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80062b4:	2300      	movs	r3, #0
 80062b6:	613b      	str	r3, [r7, #16]
 80062b8:	e015      	b.n	80062e6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	015a      	lsls	r2, r3, #5
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	4413      	add	r3, r2
 80062c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062c6:	461a      	mov	r2, r3
 80062c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062cc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	015a      	lsls	r2, r3, #5
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	4413      	add	r3, r2
 80062d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062da:	461a      	mov	r2, r3
 80062dc:	2300      	movs	r3, #0
 80062de:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	3301      	adds	r3, #1
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80062ea:	461a      	mov	r2, r3
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d3e3      	bcc.n	80062ba <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062fe:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a18      	ldr	r2, [pc, #96]	@ (8006364 <USB_HostInit+0x170>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d10b      	bne.n	8006320 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800630e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a15      	ldr	r2, [pc, #84]	@ (8006368 <USB_HostInit+0x174>)
 8006314:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a14      	ldr	r2, [pc, #80]	@ (800636c <USB_HostInit+0x178>)
 800631a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800631e:	e009      	b.n	8006334 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2280      	movs	r2, #128	@ 0x80
 8006324:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a11      	ldr	r2, [pc, #68]	@ (8006370 <USB_HostInit+0x17c>)
 800632a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a11      	ldr	r2, [pc, #68]	@ (8006374 <USB_HostInit+0x180>)
 8006330:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006334:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006338:	2b00      	cmp	r3, #0
 800633a:	d105      	bne.n	8006348 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	f043 0210 	orr.w	r2, r3, #16
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	699a      	ldr	r2, [r3, #24]
 800634c:	4b0a      	ldr	r3, [pc, #40]	@ (8006378 <USB_HostInit+0x184>)
 800634e:	4313      	orrs	r3, r2
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006354:	7dfb      	ldrb	r3, [r7, #23]
}
 8006356:	4618      	mov	r0, r3
 8006358:	3718      	adds	r7, #24
 800635a:	46bd      	mov	sp, r7
 800635c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006360:	b004      	add	sp, #16
 8006362:	4770      	bx	lr
 8006364:	40040000 	.word	0x40040000
 8006368:	01000200 	.word	0x01000200
 800636c:	00e00300 	.word	0x00e00300
 8006370:	00600080 	.word	0x00600080
 8006374:	004000e0 	.word	0x004000e0
 8006378:	a3200008 	.word	0xa3200008

0800637c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800637c:	b480      	push	{r7}
 800637e:	b085      	sub	sp, #20
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	460b      	mov	r3, r1
 8006386:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800639a:	f023 0303 	bic.w	r3, r3, #3
 800639e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	78fb      	ldrb	r3, [r7, #3]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	68f9      	ldr	r1, [r7, #12]
 80063b0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80063b4:	4313      	orrs	r3, r2
 80063b6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80063b8:	78fb      	ldrb	r3, [r7, #3]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d107      	bne.n	80063ce <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063c4:	461a      	mov	r2, r3
 80063c6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80063ca:	6053      	str	r3, [r2, #4]
 80063cc:	e00c      	b.n	80063e8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80063ce:	78fb      	ldrb	r3, [r7, #3]
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d107      	bne.n	80063e4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063da:	461a      	mov	r2, r3
 80063dc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80063e0:	6053      	str	r3, [r2, #4]
 80063e2:	e001      	b.n	80063e8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e000      	b.n	80063ea <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr

080063f6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b084      	sub	sp, #16
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006416:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006424:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006426:	2064      	movs	r0, #100	@ 0x64
 8006428:	f7fb fa38 	bl	800189c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006438:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800643a:	200a      	movs	r0, #10
 800643c:	f7fb fa2e 	bl	800189c <HAL_Delay>

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800644a:	b480      	push	{r7}
 800644c:	b085      	sub	sp, #20
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
 8006452:	460b      	mov	r3, r1
 8006454:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800646e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d109      	bne.n	800648e <USB_DriveVbus+0x44>
 800647a:	78fb      	ldrb	r3, [r7, #3]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d106      	bne.n	800648e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006488:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800648c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006498:	d109      	bne.n	80064ae <USB_DriveVbus+0x64>
 800649a:	78fb      	ldrb	r3, [r7, #3]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d106      	bne.n	80064ae <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80064a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064ac:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3714      	adds	r7, #20
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	0c5b      	lsrs	r3, r3, #17
 80064da:	f003 0303 	and.w	r3, r3, #3
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80064ea:	b480      	push	{r7}
 80064ec:	b085      	sub	sp, #20
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	b29b      	uxth	r3, r3
}
 8006500:	4618      	mov	r0, r3
 8006502:	3714      	adds	r7, #20
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b088      	sub	sp, #32
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	4608      	mov	r0, r1
 8006516:	4611      	mov	r1, r2
 8006518:	461a      	mov	r2, r3
 800651a:	4603      	mov	r3, r0
 800651c:	70fb      	strb	r3, [r7, #3]
 800651e:	460b      	mov	r3, r1
 8006520:	70bb      	strb	r3, [r7, #2]
 8006522:	4613      	mov	r3, r2
 8006524:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006526:	2300      	movs	r3, #0
 8006528:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800652e:	78fb      	ldrb	r3, [r7, #3]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	4413      	add	r3, r2
 8006536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800653a:	461a      	mov	r2, r3
 800653c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006540:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006542:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006546:	2b03      	cmp	r3, #3
 8006548:	d87c      	bhi.n	8006644 <USB_HC_Init+0x138>
 800654a:	a201      	add	r2, pc, #4	@ (adr r2, 8006550 <USB_HC_Init+0x44>)
 800654c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006550:	08006561 	.word	0x08006561
 8006554:	08006607 	.word	0x08006607
 8006558:	08006561 	.word	0x08006561
 800655c:	080065c9 	.word	0x080065c9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006560:	78fb      	ldrb	r3, [r7, #3]
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	4413      	add	r3, r2
 8006568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800656c:	461a      	mov	r2, r3
 800656e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006572:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006574:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006578:	2b00      	cmp	r3, #0
 800657a:	da10      	bge.n	800659e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800657c:	78fb      	ldrb	r3, [r7, #3]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	4413      	add	r3, r2
 8006584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	78fa      	ldrb	r2, [r7, #3]
 800658c:	0151      	lsls	r1, r2, #5
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	440a      	add	r2, r1
 8006592:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800659a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800659c:	e055      	b.n	800664a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a6f      	ldr	r2, [pc, #444]	@ (8006760 <USB_HC_Init+0x254>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d151      	bne.n	800664a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80065a6:	78fb      	ldrb	r3, [r7, #3]
 80065a8:	015a      	lsls	r2, r3, #5
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	78fa      	ldrb	r2, [r7, #3]
 80065b6:	0151      	lsls	r1, r2, #5
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	440a      	add	r2, r1
 80065bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065c0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80065c4:	60d3      	str	r3, [r2, #12]
      break;
 80065c6:	e040      	b.n	800664a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80065c8:	78fb      	ldrb	r3, [r7, #3]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065d4:	461a      	mov	r2, r3
 80065d6:	f240 639d 	movw	r3, #1693	@ 0x69d
 80065da:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80065dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	da34      	bge.n	800664e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80065e4:	78fb      	ldrb	r3, [r7, #3]
 80065e6:	015a      	lsls	r2, r3, #5
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	4413      	add	r3, r2
 80065ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	78fa      	ldrb	r2, [r7, #3]
 80065f4:	0151      	lsls	r1, r2, #5
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	440a      	add	r2, r1
 80065fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006602:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006604:	e023      	b.n	800664e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006606:	78fb      	ldrb	r3, [r7, #3]
 8006608:	015a      	lsls	r2, r3, #5
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	4413      	add	r3, r2
 800660e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006612:	461a      	mov	r2, r3
 8006614:	f240 2325 	movw	r3, #549	@ 0x225
 8006618:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800661a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800661e:	2b00      	cmp	r3, #0
 8006620:	da17      	bge.n	8006652 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006622:	78fb      	ldrb	r3, [r7, #3]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	4413      	add	r3, r2
 800662a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	78fa      	ldrb	r2, [r7, #3]
 8006632:	0151      	lsls	r1, r2, #5
 8006634:	693a      	ldr	r2, [r7, #16]
 8006636:	440a      	add	r2, r1
 8006638:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800663c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006640:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006642:	e006      	b.n	8006652 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	77fb      	strb	r3, [r7, #31]
      break;
 8006648:	e004      	b.n	8006654 <USB_HC_Init+0x148>
      break;
 800664a:	bf00      	nop
 800664c:	e002      	b.n	8006654 <USB_HC_Init+0x148>
      break;
 800664e:	bf00      	nop
 8006650:	e000      	b.n	8006654 <USB_HC_Init+0x148>
      break;
 8006652:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006654:	78fb      	ldrb	r3, [r7, #3]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	4413      	add	r3, r2
 800665c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006660:	461a      	mov	r2, r3
 8006662:	2300      	movs	r3, #0
 8006664:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006666:	78fb      	ldrb	r3, [r7, #3]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	4413      	add	r3, r2
 800666e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	78fa      	ldrb	r2, [r7, #3]
 8006676:	0151      	lsls	r1, r2, #5
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	440a      	add	r2, r1
 800667c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006680:	f043 0302 	orr.w	r3, r3, #2
 8006684:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800668c:	699a      	ldr	r2, [r3, #24]
 800668e:	78fb      	ldrb	r3, [r7, #3]
 8006690:	f003 030f 	and.w	r3, r3, #15
 8006694:	2101      	movs	r1, #1
 8006696:	fa01 f303 	lsl.w	r3, r1, r3
 800669a:	6939      	ldr	r1, [r7, #16]
 800669c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80066a0:	4313      	orrs	r3, r2
 80066a2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80066b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	da03      	bge.n	80066c0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80066b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066bc:	61bb      	str	r3, [r7, #24]
 80066be:	e001      	b.n	80066c4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80066c0:	2300      	movs	r3, #0
 80066c2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f7ff fef9 	bl	80064bc <USB_GetHostSpeed>
 80066ca:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80066cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d106      	bne.n	80066e2 <USB_HC_Init+0x1d6>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d003      	beq.n	80066e2 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80066da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80066de:	617b      	str	r3, [r7, #20]
 80066e0:	e001      	b.n	80066e6 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80066e6:	787b      	ldrb	r3, [r7, #1]
 80066e8:	059b      	lsls	r3, r3, #22
 80066ea:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80066ee:	78bb      	ldrb	r3, [r7, #2]
 80066f0:	02db      	lsls	r3, r3, #11
 80066f2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80066f6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80066f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80066fc:	049b      	lsls	r3, r3, #18
 80066fe:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006702:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006704:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006706:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800670a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	431a      	orrs	r2, r3
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006714:	78fa      	ldrb	r2, [r7, #3]
 8006716:	0151      	lsls	r1, r2, #5
 8006718:	693a      	ldr	r2, [r7, #16]
 800671a:	440a      	add	r2, r1
 800671c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006720:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006724:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006726:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800672a:	2b03      	cmp	r3, #3
 800672c:	d003      	beq.n	8006736 <USB_HC_Init+0x22a>
 800672e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006732:	2b01      	cmp	r3, #1
 8006734:	d10f      	bne.n	8006756 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006736:	78fb      	ldrb	r3, [r7, #3]
 8006738:	015a      	lsls	r2, r3, #5
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	4413      	add	r3, r2
 800673e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	78fa      	ldrb	r2, [r7, #3]
 8006746:	0151      	lsls	r1, r2, #5
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	440a      	add	r2, r1
 800674c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006750:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006754:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006756:	7ffb      	ldrb	r3, [r7, #31]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3720      	adds	r7, #32
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	40040000 	.word	0x40040000

08006764 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b08c      	sub	sp, #48	@ 0x30
 8006768:	af02      	add	r7, sp, #8
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	4613      	mov	r3, r2
 8006770:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	785b      	ldrb	r3, [r3, #1]
 800677a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800677c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006780:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4a5d      	ldr	r2, [pc, #372]	@ (80068fc <USB_HC_StartXfer+0x198>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d12f      	bne.n	80067ea <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800678a:	79fb      	ldrb	r3, [r7, #7]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d11c      	bne.n	80067ca <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	7c9b      	ldrb	r3, [r3, #18]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d003      	beq.n	80067a0 <USB_HC_StartXfer+0x3c>
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	7c9b      	ldrb	r3, [r3, #18]
 800679c:	2b02      	cmp	r3, #2
 800679e:	d124      	bne.n	80067ea <USB_HC_StartXfer+0x86>
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	799b      	ldrb	r3, [r3, #6]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d120      	bne.n	80067ea <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	015a      	lsls	r2, r3, #5
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	4413      	add	r3, r2
 80067b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	69fa      	ldr	r2, [r7, #28]
 80067b8:	0151      	lsls	r1, r2, #5
 80067ba:	6a3a      	ldr	r2, [r7, #32]
 80067bc:	440a      	add	r2, r1
 80067be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067c6:	60d3      	str	r3, [r2, #12]
 80067c8:	e00f      	b.n	80067ea <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	791b      	ldrb	r3, [r3, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d10b      	bne.n	80067ea <USB_HC_StartXfer+0x86>
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	795b      	ldrb	r3, [r3, #5]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d107      	bne.n	80067ea <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	785b      	ldrb	r3, [r3, #1]
 80067de:	4619      	mov	r1, r3
 80067e0:	68f8      	ldr	r0, [r7, #12]
 80067e2:	f000 fb6b 	bl	8006ebc <USB_DoPing>
        return HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e232      	b.n	8006c50 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	799b      	ldrb	r3, [r3, #6]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d158      	bne.n	80068a4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80067f2:	2301      	movs	r3, #1
 80067f4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	78db      	ldrb	r3, [r3, #3]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d007      	beq.n	800680e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80067fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006800:	68ba      	ldr	r2, [r7, #8]
 8006802:	8a92      	ldrh	r2, [r2, #20]
 8006804:	fb03 f202 	mul.w	r2, r3, r2
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	61da      	str	r2, [r3, #28]
 800680c:	e07c      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	7c9b      	ldrb	r3, [r3, #18]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d130      	bne.n	8006878 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	2bbc      	cmp	r3, #188	@ 0xbc
 800681c:	d918      	bls.n	8006850 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	8a9b      	ldrh	r3, [r3, #20]
 8006822:	461a      	mov	r2, r3
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	69da      	ldr	r2, [r3, #28]
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d003      	beq.n	8006840 <USB_HC_StartXfer+0xdc>
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	2b02      	cmp	r3, #2
 800683e:	d103      	bne.n	8006848 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	2202      	movs	r2, #2
 8006844:	60da      	str	r2, [r3, #12]
 8006846:	e05f      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2201      	movs	r2, #1
 800684c:	60da      	str	r2, [r3, #12]
 800684e:	e05b      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	6a1a      	ldr	r2, [r3, #32]
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d007      	beq.n	8006870 <USB_HC_StartXfer+0x10c>
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	2b02      	cmp	r3, #2
 8006866:	d003      	beq.n	8006870 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	2204      	movs	r2, #4
 800686c:	60da      	str	r2, [r3, #12]
 800686e:	e04b      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2203      	movs	r2, #3
 8006874:	60da      	str	r2, [r3, #12]
 8006876:	e047      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006878:	79fb      	ldrb	r3, [r7, #7]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d10d      	bne.n	800689a <USB_HC_StartXfer+0x136>
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	68ba      	ldr	r2, [r7, #8]
 8006884:	8a92      	ldrh	r2, [r2, #20]
 8006886:	4293      	cmp	r3, r2
 8006888:	d907      	bls.n	800689a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800688a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	8a92      	ldrh	r2, [r2, #20]
 8006890:	fb03 f202 	mul.w	r2, r3, r2
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	61da      	str	r2, [r3, #28]
 8006898:	e036      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	6a1a      	ldr	r2, [r3, #32]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	61da      	str	r2, [r3, #28]
 80068a2:	e031      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d018      	beq.n	80068de <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	8a92      	ldrh	r2, [r2, #20]
 80068b4:	4413      	add	r3, r2
 80068b6:	3b01      	subs	r3, #1
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	8a92      	ldrh	r2, [r2, #20]
 80068bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80068c0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80068c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80068c4:	8b7b      	ldrh	r3, [r7, #26]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d90b      	bls.n	80068e2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80068ca:	8b7b      	ldrh	r3, [r7, #26]
 80068cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80068ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	8a92      	ldrh	r2, [r2, #20]
 80068d4:	fb03 f202 	mul.w	r2, r3, r2
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	61da      	str	r2, [r3, #28]
 80068dc:	e001      	b.n	80068e2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80068de:	2301      	movs	r3, #1
 80068e0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	78db      	ldrb	r3, [r3, #3]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00a      	beq.n	8006900 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80068ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	8a92      	ldrh	r2, [r2, #20]
 80068f0:	fb03 f202 	mul.w	r2, r3, r2
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	61da      	str	r2, [r3, #28]
 80068f8:	e006      	b.n	8006908 <USB_HC_StartXfer+0x1a4>
 80068fa:	bf00      	nop
 80068fc:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	6a1a      	ldr	r2, [r3, #32]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006910:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006912:	04d9      	lsls	r1, r3, #19
 8006914:	4ba3      	ldr	r3, [pc, #652]	@ (8006ba4 <USB_HC_StartXfer+0x440>)
 8006916:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006918:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	7d9b      	ldrb	r3, [r3, #22]
 800691e:	075b      	lsls	r3, r3, #29
 8006920:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006924:	69f9      	ldr	r1, [r7, #28]
 8006926:	0148      	lsls	r0, r1, #5
 8006928:	6a39      	ldr	r1, [r7, #32]
 800692a:	4401      	add	r1, r0
 800692c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006930:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006932:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006934:	79fb      	ldrb	r3, [r7, #7]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d009      	beq.n	800694e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	6999      	ldr	r1, [r3, #24]
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	015a      	lsls	r2, r3, #5
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	4413      	add	r3, r2
 8006946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800694a:	460a      	mov	r2, r1
 800694c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800694e:	6a3b      	ldr	r3, [r7, #32]
 8006950:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	bf0c      	ite	eq
 800695e:	2301      	moveq	r3, #1
 8006960:	2300      	movne	r3, #0
 8006962:	b2db      	uxtb	r3, r3
 8006964:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	015a      	lsls	r2, r3, #5
 800696a:	6a3b      	ldr	r3, [r7, #32]
 800696c:	4413      	add	r3, r2
 800696e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	69fa      	ldr	r2, [r7, #28]
 8006976:	0151      	lsls	r1, r2, #5
 8006978:	6a3a      	ldr	r2, [r7, #32]
 800697a:	440a      	add	r2, r1
 800697c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006980:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006984:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	4413      	add	r3, r2
 800698e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	7e7b      	ldrb	r3, [r7, #25]
 8006996:	075b      	lsls	r3, r3, #29
 8006998:	69f9      	ldr	r1, [r7, #28]
 800699a:	0148      	lsls	r0, r1, #5
 800699c:	6a39      	ldr	r1, [r7, #32]
 800699e:	4401      	add	r1, r0
 80069a0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80069a4:	4313      	orrs	r3, r2
 80069a6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	799b      	ldrb	r3, [r3, #6]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	f040 80c3 	bne.w	8006b38 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	7c5b      	ldrb	r3, [r3, #17]
 80069b6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80069bc:	4313      	orrs	r3, r2
 80069be:	69fa      	ldr	r2, [r7, #28]
 80069c0:	0151      	lsls	r1, r2, #5
 80069c2:	6a3a      	ldr	r2, [r7, #32]
 80069c4:	440a      	add	r2, r1
 80069c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80069ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80069ce:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	015a      	lsls	r2, r3, #5
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	4413      	add	r3, r2
 80069d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	69fa      	ldr	r2, [r7, #28]
 80069e0:	0151      	lsls	r1, r2, #5
 80069e2:	6a3a      	ldr	r2, [r7, #32]
 80069e4:	440a      	add	r2, r1
 80069e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80069ee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	79db      	ldrb	r3, [r3, #7]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d123      	bne.n	8006a40 <USB_HC_StartXfer+0x2dc>
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	78db      	ldrb	r3, [r3, #3]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d11f      	bne.n	8006a40 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	015a      	lsls	r2, r3, #5
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	69fa      	ldr	r2, [r7, #28]
 8006a10:	0151      	lsls	r1, r2, #5
 8006a12:	6a3a      	ldr	r2, [r7, #32]
 8006a14:	440a      	add	r2, r1
 8006a16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a1e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	0151      	lsls	r1, r2, #5
 8006a32:	6a3a      	ldr	r2, [r7, #32]
 8006a34:	440a      	add	r2, r1
 8006a36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a3e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	7c9b      	ldrb	r3, [r3, #18]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d003      	beq.n	8006a50 <USB_HC_StartXfer+0x2ec>
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	7c9b      	ldrb	r3, [r3, #18]
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	d117      	bne.n	8006a80 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d113      	bne.n	8006a80 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	78db      	ldrb	r3, [r3, #3]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d10f      	bne.n	8006a80 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	6a3b      	ldr	r3, [r7, #32]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	69fa      	ldr	r2, [r7, #28]
 8006a70:	0151      	lsls	r1, r2, #5
 8006a72:	6a3a      	ldr	r2, [r7, #32]
 8006a74:	440a      	add	r2, r1
 8006a76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a7e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	7c9b      	ldrb	r3, [r3, #18]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d162      	bne.n	8006b4e <USB_HC_StartXfer+0x3ea>
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	78db      	ldrb	r3, [r3, #3]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d15e      	bne.n	8006b4e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	2b03      	cmp	r3, #3
 8006a98:	d858      	bhi.n	8006b4c <USB_HC_StartXfer+0x3e8>
 8006a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006aa0 <USB_HC_StartXfer+0x33c>)
 8006a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa0:	08006ab1 	.word	0x08006ab1
 8006aa4:	08006ad3 	.word	0x08006ad3
 8006aa8:	08006af5 	.word	0x08006af5
 8006aac:	08006b17 	.word	0x08006b17
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	015a      	lsls	r2, r3, #5
 8006ab4:	6a3b      	ldr	r3, [r7, #32]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	69fa      	ldr	r2, [r7, #28]
 8006ac0:	0151      	lsls	r1, r2, #5
 8006ac2:	6a3a      	ldr	r2, [r7, #32]
 8006ac4:	440a      	add	r2, r1
 8006ac6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006aca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ace:	6053      	str	r3, [r2, #4]
          break;
 8006ad0:	e03d      	b.n	8006b4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	015a      	lsls	r2, r3, #5
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	4413      	add	r3, r2
 8006ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	69fa      	ldr	r2, [r7, #28]
 8006ae2:	0151      	lsls	r1, r2, #5
 8006ae4:	6a3a      	ldr	r2, [r7, #32]
 8006ae6:	440a      	add	r2, r1
 8006ae8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006aec:	f043 030e 	orr.w	r3, r3, #14
 8006af0:	6053      	str	r3, [r2, #4]
          break;
 8006af2:	e02c      	b.n	8006b4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	015a      	lsls	r2, r3, #5
 8006af8:	6a3b      	ldr	r3, [r7, #32]
 8006afa:	4413      	add	r3, r2
 8006afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	69fa      	ldr	r2, [r7, #28]
 8006b04:	0151      	lsls	r1, r2, #5
 8006b06:	6a3a      	ldr	r2, [r7, #32]
 8006b08:	440a      	add	r2, r1
 8006b0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b12:	6053      	str	r3, [r2, #4]
          break;
 8006b14:	e01b      	b.n	8006b4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	015a      	lsls	r2, r3, #5
 8006b1a:	6a3b      	ldr	r3, [r7, #32]
 8006b1c:	4413      	add	r3, r2
 8006b1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	69fa      	ldr	r2, [r7, #28]
 8006b26:	0151      	lsls	r1, r2, #5
 8006b28:	6a3a      	ldr	r2, [r7, #32]
 8006b2a:	440a      	add	r2, r1
 8006b2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b34:	6053      	str	r3, [r2, #4]
          break;
 8006b36:	e00a      	b.n	8006b4e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	015a      	lsls	r2, r3, #5
 8006b3c:	6a3b      	ldr	r3, [r7, #32]
 8006b3e:	4413      	add	r3, r2
 8006b40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b44:	461a      	mov	r2, r3
 8006b46:	2300      	movs	r3, #0
 8006b48:	6053      	str	r3, [r2, #4]
 8006b4a:	e000      	b.n	8006b4e <USB_HC_StartXfer+0x3ea>
          break;
 8006b4c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	015a      	lsls	r2, r3, #5
 8006b52:	6a3b      	ldr	r3, [r7, #32]
 8006b54:	4413      	add	r3, r2
 8006b56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006b64:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	78db      	ldrb	r3, [r3, #3]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d004      	beq.n	8006b78 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b74:	613b      	str	r3, [r7, #16]
 8006b76:	e003      	b.n	8006b80 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b7e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006b86:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b94:	461a      	mov	r2, r3
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006b9a:	79fb      	ldrb	r3, [r7, #7]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d003      	beq.n	8006ba8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	e055      	b.n	8006c50 <USB_HC_StartXfer+0x4ec>
 8006ba4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	78db      	ldrb	r3, [r3, #3]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d14e      	bne.n	8006c4e <USB_HC_StartXfer+0x4ea>
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d04a      	beq.n	8006c4e <USB_HC_StartXfer+0x4ea>
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	79db      	ldrb	r3, [r3, #7]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d146      	bne.n	8006c4e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	7c9b      	ldrb	r3, [r3, #18]
 8006bc4:	2b03      	cmp	r3, #3
 8006bc6:	d831      	bhi.n	8006c2c <USB_HC_StartXfer+0x4c8>
 8006bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd0 <USB_HC_StartXfer+0x46c>)
 8006bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bce:	bf00      	nop
 8006bd0:	08006be1 	.word	0x08006be1
 8006bd4:	08006c05 	.word	0x08006c05
 8006bd8:	08006be1 	.word	0x08006be1
 8006bdc:	08006c05 	.word	0x08006c05
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	3303      	adds	r3, #3
 8006be6:	089b      	lsrs	r3, r3, #2
 8006be8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006bea:	8afa      	ldrh	r2, [r7, #22]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d91c      	bls.n	8006c30 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	f043 0220 	orr.w	r2, r3, #32
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	619a      	str	r2, [r3, #24]
        }
        break;
 8006c02:	e015      	b.n	8006c30 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	3303      	adds	r3, #3
 8006c0a:	089b      	lsrs	r3, r3, #2
 8006c0c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006c0e:	8afa      	ldrh	r2, [r7, #22]
 8006c10:	6a3b      	ldr	r3, [r7, #32]
 8006c12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d90a      	bls.n	8006c34 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	619a      	str	r2, [r3, #24]
        }
        break;
 8006c2a:	e003      	b.n	8006c34 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006c2c:	bf00      	nop
 8006c2e:	e002      	b.n	8006c36 <USB_HC_StartXfer+0x4d2>
        break;
 8006c30:	bf00      	nop
 8006c32:	e000      	b.n	8006c36 <USB_HC_StartXfer+0x4d2>
        break;
 8006c34:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	6999      	ldr	r1, [r3, #24]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	785a      	ldrb	r2, [r3, #1]
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	6a1b      	ldr	r3, [r3, #32]
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	2000      	movs	r0, #0
 8006c46:	9000      	str	r0, [sp, #0]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f7ff f9c3 	bl	8005fd4 <USB_WritePacket>
  }

  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3728      	adds	r7, #40	@ 0x28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	b29b      	uxth	r3, r3
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b089      	sub	sp, #36	@ 0x24
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	460b      	mov	r3, r1
 8006c84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006c8a:	78fb      	ldrb	r3, [r7, #3]
 8006c8c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	015a      	lsls	r2, r3, #5
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	4413      	add	r3, r2
 8006c9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	0c9b      	lsrs	r3, r3, #18
 8006ca2:	f003 0303 	and.w	r3, r3, #3
 8006ca6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	0fdb      	lsrs	r3, r3, #31
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	0fdb      	lsrs	r3, r3, #31
 8006cce:	f003 0301 	and.w	r3, r3, #1
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f003 0320 	and.w	r3, r3, #32
 8006cdc:	2b20      	cmp	r3, #32
 8006cde:	d10d      	bne.n	8006cfc <USB_HC_Halt+0x82>
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10a      	bne.n	8006cfc <USB_HC_Halt+0x82>
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d005      	beq.n	8006cf8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d002      	beq.n	8006cf8 <USB_HC_Halt+0x7e>
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	2b03      	cmp	r3, #3
 8006cf6:	d101      	bne.n	8006cfc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	e0d8      	b.n	8006eae <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d002      	beq.n	8006d08 <USB_HC_Halt+0x8e>
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d173      	bne.n	8006df0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	015a      	lsls	r2, r3, #5
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	4413      	add	r3, r2
 8006d10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69ba      	ldr	r2, [r7, #24]
 8006d18:	0151      	lsls	r1, r2, #5
 8006d1a:	69fa      	ldr	r2, [r7, #28]
 8006d1c:	440a      	add	r2, r1
 8006d1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d26:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f003 0320 	and.w	r3, r3, #32
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d14a      	bne.n	8006dca <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d38:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d133      	bne.n	8006da8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	015a      	lsls	r2, r3, #5
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	4413      	add	r3, r2
 8006d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	69ba      	ldr	r2, [r7, #24]
 8006d50:	0151      	lsls	r1, r2, #5
 8006d52:	69fa      	ldr	r2, [r7, #28]
 8006d54:	440a      	add	r2, r1
 8006d56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d5e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	0151      	lsls	r1, r2, #5
 8006d72:	69fa      	ldr	r2, [r7, #28]
 8006d74:	440a      	add	r2, r1
 8006d76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006d7e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	3301      	adds	r3, #1
 8006d84:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d8c:	d82e      	bhi.n	8006dec <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006d8e:	69bb      	ldr	r3, [r7, #24]
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006da0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006da4:	d0ec      	beq.n	8006d80 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006da6:	e081      	b.n	8006eac <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	015a      	lsls	r2, r3, #5
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	0151      	lsls	r1, r2, #5
 8006dba:	69fa      	ldr	r2, [r7, #28]
 8006dbc:	440a      	add	r2, r1
 8006dbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006dc6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006dc8:	e070      	b.n	8006eac <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	015a      	lsls	r2, r3, #5
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	69ba      	ldr	r2, [r7, #24]
 8006dda:	0151      	lsls	r1, r2, #5
 8006ddc:	69fa      	ldr	r2, [r7, #28]
 8006dde:	440a      	add	r2, r1
 8006de0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006de4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006de8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006dea:	e05f      	b.n	8006eac <USB_HC_Halt+0x232>
            break;
 8006dec:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006dee:	e05d      	b.n	8006eac <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69ba      	ldr	r2, [r7, #24]
 8006e00:	0151      	lsls	r1, r2, #5
 8006e02:	69fa      	ldr	r2, [r7, #28]
 8006e04:	440a      	add	r2, r1
 8006e06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e0e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d133      	bne.n	8006e88 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69ba      	ldr	r2, [r7, #24]
 8006e30:	0151      	lsls	r1, r2, #5
 8006e32:	69fa      	ldr	r2, [r7, #28]
 8006e34:	440a      	add	r2, r1
 8006e36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e3e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	015a      	lsls	r2, r3, #5
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	4413      	add	r3, r2
 8006e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69ba      	ldr	r2, [r7, #24]
 8006e50:	0151      	lsls	r1, r2, #5
 8006e52:	69fa      	ldr	r2, [r7, #28]
 8006e54:	440a      	add	r2, r1
 8006e56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006e5e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	3301      	adds	r3, #1
 8006e64:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e6c:	d81d      	bhi.n	8006eaa <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	015a      	lsls	r2, r3, #5
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	4413      	add	r3, r2
 8006e76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e84:	d0ec      	beq.n	8006e60 <USB_HC_Halt+0x1e6>
 8006e86:	e011      	b.n	8006eac <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	015a      	lsls	r2, r3, #5
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	4413      	add	r3, r2
 8006e90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	69ba      	ldr	r2, [r7, #24]
 8006e98:	0151      	lsls	r1, r2, #5
 8006e9a:	69fa      	ldr	r2, [r7, #28]
 8006e9c:	440a      	add	r2, r1
 8006e9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ea2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ea6:	6013      	str	r3, [r2, #0]
 8006ea8:	e000      	b.n	8006eac <USB_HC_Halt+0x232>
          break;
 8006eaa:	bf00      	nop
    }
  }

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3724      	adds	r7, #36	@ 0x24
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
	...

08006ebc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b087      	sub	sp, #28
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006ecc:	78fb      	ldrb	r3, [r7, #3]
 8006ece:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	04da      	lsls	r2, r3, #19
 8006ed8:	4b15      	ldr	r3, [pc, #84]	@ (8006f30 <USB_DoPing+0x74>)
 8006eda:	4013      	ands	r3, r2
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	0151      	lsls	r1, r2, #5
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	440a      	add	r2, r1
 8006ee4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ee8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006eec:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	015a      	lsls	r2, r3, #5
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f04:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f0c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	371c      	adds	r7, #28
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	1ff80000 	.word	0x1ff80000

08006f34 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b088      	sub	sp, #32
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006f44:	2300      	movs	r3, #0
 8006f46:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7fe ff86 	bl	8005e5a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f4e:	2110      	movs	r1, #16
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f7fe ffdf 	bl	8005f14 <USB_FlushTxFifo>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d001      	beq.n	8006f60 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f7ff f809 	bl	8005f78 <USB_FlushRxFifo>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d001      	beq.n	8006f70 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006f70:	2300      	movs	r3, #0
 8006f72:	61bb      	str	r3, [r7, #24]
 8006f74:	e01f      	b.n	8006fb6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	015a      	lsls	r2, r3, #5
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f8c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f94:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f9c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	015a      	lsls	r2, r3, #5
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006faa:	461a      	mov	r2, r3
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	61bb      	str	r3, [r7, #24]
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	2b0f      	cmp	r3, #15
 8006fba:	d9dc      	bls.n	8006f76 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	e034      	b.n	800702c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	015a      	lsls	r2, r3, #5
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	4413      	add	r3, r2
 8006fca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006fd8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006fe0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006fe8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3301      	adds	r3, #1
 8007000:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007008:	d80c      	bhi.n	8007024 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	4413      	add	r3, r2
 8007012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800701c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007020:	d0ec      	beq.n	8006ffc <USB_StopHost+0xc8>
 8007022:	e000      	b.n	8007026 <USB_StopHost+0xf2>
        break;
 8007024:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	3301      	adds	r3, #1
 800702a:	61bb      	str	r3, [r7, #24]
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	2b0f      	cmp	r3, #15
 8007030:	d9c7      	bls.n	8006fc2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007038:	461a      	mov	r2, r3
 800703a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800703e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007046:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f7fe fef5 	bl	8005e38 <USB_EnableGlobalInt>

  return ret;
 800704e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007050:	4618      	mov	r0, r3
 8007052:	3720      	adds	r7, #32
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007058:	b590      	push	{r4, r7, lr}
 800705a:	b089      	sub	sp, #36	@ 0x24
 800705c:	af04      	add	r7, sp, #16
 800705e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007060:	2301      	movs	r3, #1
 8007062:	2202      	movs	r2, #2
 8007064:	2102      	movs	r1, #2
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 fc83 	bl	8007972 <USBH_FindInterface>
 800706c:	4603      	mov	r3, r0
 800706e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007070:	7bfb      	ldrb	r3, [r7, #15]
 8007072:	2bff      	cmp	r3, #255	@ 0xff
 8007074:	d002      	beq.n	800707c <USBH_CDC_InterfaceInit+0x24>
 8007076:	7bfb      	ldrb	r3, [r7, #15]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d901      	bls.n	8007080 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800707c:	2302      	movs	r3, #2
 800707e:	e13d      	b.n	80072fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	4619      	mov	r1, r3
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fc58 	bl	800793a <USBH_SelectInterface>
 800708a:	4603      	mov	r3, r0
 800708c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800708e:	7bbb      	ldrb	r3, [r7, #14]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d001      	beq.n	8007098 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007094:	2302      	movs	r3, #2
 8007096:	e131      	b.n	80072fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800709e:	2050      	movs	r0, #80	@ 0x50
 80070a0:	f002 fb58 	bl	8009754 <malloc>
 80070a4:	4603      	mov	r3, r0
 80070a6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d101      	bne.n	80070bc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80070b8:	2302      	movs	r3, #2
 80070ba:	e11f      	b.n	80072fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80070bc:	2250      	movs	r2, #80	@ 0x50
 80070be:	2100      	movs	r1, #0
 80070c0:	68b8      	ldr	r0, [r7, #8]
 80070c2:	f002 fc3b 	bl	800993c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	211a      	movs	r1, #26
 80070cc:	fb01 f303 	mul.w	r3, r1, r3
 80070d0:	4413      	add	r3, r2
 80070d2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	b25b      	sxtb	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	da15      	bge.n	800710a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80070de:	7bfb      	ldrb	r3, [r7, #15]
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	211a      	movs	r1, #26
 80070e4:	fb01 f303 	mul.w	r3, r1, r3
 80070e8:	4413      	add	r3, r2
 80070ea:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80070ee:	781a      	ldrb	r2, [r3, #0]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80070f4:	7bfb      	ldrb	r3, [r7, #15]
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	211a      	movs	r1, #26
 80070fa:	fb01 f303 	mul.w	r3, r1, r3
 80070fe:	4413      	add	r3, r2
 8007100:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007104:	881a      	ldrh	r2, [r3, #0]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	785b      	ldrb	r3, [r3, #1]
 800710e:	4619      	mov	r1, r3
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f001 ffc4 	bl	800909e <USBH_AllocPipe>
 8007116:	4603      	mov	r3, r0
 8007118:	461a      	mov	r2, r3
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	7819      	ldrb	r1, [r3, #0]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	7858      	ldrb	r0, [r3, #1]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	8952      	ldrh	r2, [r2, #10]
 8007136:	9202      	str	r2, [sp, #8]
 8007138:	2203      	movs	r2, #3
 800713a:	9201      	str	r2, [sp, #4]
 800713c:	9300      	str	r3, [sp, #0]
 800713e:	4623      	mov	r3, r4
 8007140:	4602      	mov	r2, r0
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f001 ff7c 	bl	8009040 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	2200      	movs	r2, #0
 800714e:	4619      	mov	r1, r3
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f002 fa79 	bl	8009648 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007156:	2300      	movs	r3, #0
 8007158:	2200      	movs	r2, #0
 800715a:	210a      	movs	r1, #10
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 fc08 	bl	8007972 <USBH_FindInterface>
 8007162:	4603      	mov	r3, r0
 8007164:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007166:	7bfb      	ldrb	r3, [r7, #15]
 8007168:	2bff      	cmp	r3, #255	@ 0xff
 800716a:	d002      	beq.n	8007172 <USBH_CDC_InterfaceInit+0x11a>
 800716c:	7bfb      	ldrb	r3, [r7, #15]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d901      	bls.n	8007176 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007172:	2302      	movs	r3, #2
 8007174:	e0c2      	b.n	80072fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007176:	7bfb      	ldrb	r3, [r7, #15]
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	211a      	movs	r1, #26
 800717c:	fb01 f303 	mul.w	r3, r1, r3
 8007180:	4413      	add	r3, r2
 8007182:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	b25b      	sxtb	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	da16      	bge.n	80071bc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	211a      	movs	r1, #26
 8007194:	fb01 f303 	mul.w	r3, r1, r3
 8007198:	4413      	add	r3, r2
 800719a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800719e:	781a      	ldrb	r2, [r3, #0]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	211a      	movs	r1, #26
 80071aa:	fb01 f303 	mul.w	r3, r1, r3
 80071ae:	4413      	add	r3, r2
 80071b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80071b4:	881a      	ldrh	r2, [r3, #0]
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	835a      	strh	r2, [r3, #26]
 80071ba:	e015      	b.n	80071e8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80071bc:	7bfb      	ldrb	r3, [r7, #15]
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	211a      	movs	r1, #26
 80071c2:	fb01 f303 	mul.w	r3, r1, r3
 80071c6:	4413      	add	r3, r2
 80071c8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80071cc:	781a      	ldrb	r2, [r3, #0]
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80071d2:	7bfb      	ldrb	r3, [r7, #15]
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	211a      	movs	r1, #26
 80071d8:	fb01 f303 	mul.w	r3, r1, r3
 80071dc:	4413      	add	r3, r2
 80071de:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80071e2:	881a      	ldrh	r2, [r3, #0]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80071e8:	7bfb      	ldrb	r3, [r7, #15]
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	211a      	movs	r1, #26
 80071ee:	fb01 f303 	mul.w	r3, r1, r3
 80071f2:	4413      	add	r3, r2
 80071f4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80071f8:	781b      	ldrb	r3, [r3, #0]
 80071fa:	b25b      	sxtb	r3, r3
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	da16      	bge.n	800722e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007200:	7bfb      	ldrb	r3, [r7, #15]
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	211a      	movs	r1, #26
 8007206:	fb01 f303 	mul.w	r3, r1, r3
 800720a:	4413      	add	r3, r2
 800720c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007210:	781a      	ldrb	r2, [r3, #0]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007216:	7bfb      	ldrb	r3, [r7, #15]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	211a      	movs	r1, #26
 800721c:	fb01 f303 	mul.w	r3, r1, r3
 8007220:	4413      	add	r3, r2
 8007222:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007226:	881a      	ldrh	r2, [r3, #0]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	835a      	strh	r2, [r3, #26]
 800722c:	e015      	b.n	800725a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800722e:	7bfb      	ldrb	r3, [r7, #15]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	211a      	movs	r1, #26
 8007234:	fb01 f303 	mul.w	r3, r1, r3
 8007238:	4413      	add	r3, r2
 800723a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800723e:	781a      	ldrb	r2, [r3, #0]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007244:	7bfb      	ldrb	r3, [r7, #15]
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	211a      	movs	r1, #26
 800724a:	fb01 f303 	mul.w	r3, r1, r3
 800724e:	4413      	add	r3, r2
 8007250:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007254:	881a      	ldrh	r2, [r3, #0]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	7b9b      	ldrb	r3, [r3, #14]
 800725e:	4619      	mov	r1, r3
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f001 ff1c 	bl	800909e <USBH_AllocPipe>
 8007266:	4603      	mov	r3, r0
 8007268:	461a      	mov	r2, r3
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	7bdb      	ldrb	r3, [r3, #15]
 8007272:	4619      	mov	r1, r3
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f001 ff12 	bl	800909e <USBH_AllocPipe>
 800727a:	4603      	mov	r3, r0
 800727c:	461a      	mov	r2, r3
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	7b59      	ldrb	r1, [r3, #13]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	7b98      	ldrb	r0, [r3, #14]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007296:	68ba      	ldr	r2, [r7, #8]
 8007298:	8b12      	ldrh	r2, [r2, #24]
 800729a:	9202      	str	r2, [sp, #8]
 800729c:	2202      	movs	r2, #2
 800729e:	9201      	str	r2, [sp, #4]
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	4623      	mov	r3, r4
 80072a4:	4602      	mov	r2, r0
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f001 feca 	bl	8009040 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	7b19      	ldrb	r1, [r3, #12]
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	7bd8      	ldrb	r0, [r3, #15]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	8b52      	ldrh	r2, [r2, #26]
 80072c4:	9202      	str	r2, [sp, #8]
 80072c6:	2202      	movs	r2, #2
 80072c8:	9201      	str	r2, [sp, #4]
 80072ca:	9300      	str	r3, [sp, #0]
 80072cc:	4623      	mov	r3, r4
 80072ce:	4602      	mov	r2, r0
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f001 feb5 	bl	8009040 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	7b5b      	ldrb	r3, [r3, #13]
 80072e2:	2200      	movs	r2, #0
 80072e4:	4619      	mov	r1, r3
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f002 f9ae 	bl	8009648 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	7b1b      	ldrb	r3, [r3, #12]
 80072f0:	2200      	movs	r2, #0
 80072f2:	4619      	mov	r1, r3
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f002 f9a7 	bl	8009648 <USBH_LL_SetToggle>

  return USBH_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	bd90      	pop	{r4, r7, pc}

08007304 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b084      	sub	sp, #16
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007312:	69db      	ldr	r3, [r3, #28]
 8007314:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00e      	beq.n	800733c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	4619      	mov	r1, r3
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f001 feaa 	bl	800907e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	4619      	mov	r1, r3
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f001 fed5 	bl	80090e0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	7b1b      	ldrb	r3, [r3, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00e      	beq.n	8007362 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	7b1b      	ldrb	r3, [r3, #12]
 8007348:	4619      	mov	r1, r3
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f001 fe97 	bl	800907e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	7b1b      	ldrb	r3, [r3, #12]
 8007354:	4619      	mov	r1, r3
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f001 fec2 	bl	80090e0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	7b5b      	ldrb	r3, [r3, #13]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00e      	beq.n	8007388 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	7b5b      	ldrb	r3, [r3, #13]
 800736e:	4619      	mov	r1, r3
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f001 fe84 	bl	800907e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	7b5b      	ldrb	r3, [r3, #13]
 800737a:	4619      	mov	r1, r3
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f001 feaf 	bl	80090e0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d00b      	beq.n	80073ac <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800739a:	69db      	ldr	r3, [r3, #28]
 800739c:	4618      	mov	r0, r3
 800739e:	f002 f9e1 	bl	8009764 <free>
    phost->pActiveClass->pData = 0U;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80073a8:	2200      	movs	r2, #0
 80073aa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b084      	sub	sp, #16
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80073c4:	69db      	ldr	r3, [r3, #28]
 80073c6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	3340      	adds	r3, #64	@ 0x40
 80073cc:	4619      	mov	r1, r3
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f8b1 	bl	8007536 <GetLineCoding>
 80073d4:	4603      	mov	r3, r0
 80073d6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80073d8:	7afb      	ldrb	r3, [r7, #11]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d105      	bne.n	80073ea <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073e4:	2102      	movs	r1, #2
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80073ea:	7afb      	ldrb	r3, [r7, #11]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80073fc:	2301      	movs	r3, #1
 80073fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007400:	2300      	movs	r3, #0
 8007402:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800740a:	69db      	ldr	r3, [r3, #28]
 800740c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007414:	2b04      	cmp	r3, #4
 8007416:	d877      	bhi.n	8007508 <USBH_CDC_Process+0x114>
 8007418:	a201      	add	r2, pc, #4	@ (adr r2, 8007420 <USBH_CDC_Process+0x2c>)
 800741a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800741e:	bf00      	nop
 8007420:	08007435 	.word	0x08007435
 8007424:	0800743b 	.word	0x0800743b
 8007428:	0800746b 	.word	0x0800746b
 800742c:	080074df 	.word	0x080074df
 8007430:	080074ed 	.word	0x080074ed
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007434:	2300      	movs	r3, #0
 8007436:	73fb      	strb	r3, [r7, #15]
      break;
 8007438:	e06d      	b.n	8007516 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800743e:	4619      	mov	r1, r3
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f897 	bl	8007574 <SetLineCoding>
 8007446:	4603      	mov	r3, r0
 8007448:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800744a:	7bbb      	ldrb	r3, [r7, #14]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d104      	bne.n	800745a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007458:	e058      	b.n	800750c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800745a:	7bbb      	ldrb	r3, [r7, #14]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d055      	beq.n	800750c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2204      	movs	r2, #4
 8007464:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007468:	e050      	b.n	800750c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	3340      	adds	r3, #64	@ 0x40
 800746e:	4619      	mov	r1, r3
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f000 f860 	bl	8007536 <GetLineCoding>
 8007476:	4603      	mov	r3, r0
 8007478:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800747a:	7bbb      	ldrb	r3, [r7, #14]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d126      	bne.n	80074ce <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007492:	791b      	ldrb	r3, [r3, #4]
 8007494:	429a      	cmp	r2, r3
 8007496:	d13b      	bne.n	8007510 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074a2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d133      	bne.n	8007510 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074b2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d12b      	bne.n	8007510 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074c0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d124      	bne.n	8007510 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f958 	bl	800777c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80074cc:	e020      	b.n	8007510 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80074ce:	7bbb      	ldrb	r3, [r7, #14]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d01d      	beq.n	8007510 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2204      	movs	r2, #4
 80074d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80074dc:	e018      	b.n	8007510 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f867 	bl	80075b2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f8da 	bl	800769e <CDC_ProcessReception>
      break;
 80074ea:	e014      	b.n	8007516 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80074ec:	2100      	movs	r1, #0
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f001 f81e 	bl	8008530 <USBH_ClrFeature>
 80074f4:	4603      	mov	r3, r0
 80074f6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80074f8:	7bbb      	ldrb	r3, [r7, #14]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10a      	bne.n	8007514 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007506:	e005      	b.n	8007514 <USBH_CDC_Process+0x120>

    default:
      break;
 8007508:	bf00      	nop
 800750a:	e004      	b.n	8007516 <USBH_CDC_Process+0x122>
      break;
 800750c:	bf00      	nop
 800750e:	e002      	b.n	8007516 <USBH_CDC_Process+0x122>
      break;
 8007510:	bf00      	nop
 8007512:	e000      	b.n	8007516 <USBH_CDC_Process+0x122>
      break;
 8007514:	bf00      	nop

  }

  return status;
 8007516:	7bfb      	ldrb	r3, [r7, #15]
}
 8007518:	4618      	mov	r0, r3
 800751a:	3710      	adds	r7, #16
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr

08007536 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b082      	sub	sp, #8
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	22a1      	movs	r2, #161	@ 0xa1
 8007544:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2221      	movs	r2, #33	@ 0x21
 800754a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2207      	movs	r2, #7
 800755c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	2207      	movs	r2, #7
 8007562:	4619      	mov	r1, r3
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f001 fb17 	bl	8008b98 <USBH_CtlReq>
 800756a:	4603      	mov	r3, r0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3708      	adds	r7, #8
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b082      	sub	sp, #8
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2221      	movs	r2, #33	@ 0x21
 8007582:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2220      	movs	r2, #32
 8007588:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2207      	movs	r2, #7
 800759a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2207      	movs	r2, #7
 80075a0:	4619      	mov	r1, r3
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f001 faf8 	bl	8008b98 <USBH_CtlReq>
 80075a8:	4603      	mov	r3, r0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b086      	sub	sp, #24
 80075b6:	af02      	add	r7, sp, #8
 80075b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80075c4:	2300      	movs	r3, #0
 80075c6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d002      	beq.n	80075d8 <CDC_ProcessTransmission+0x26>
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	d023      	beq.n	800761e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80075d6:	e05e      	b.n	8007696 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	8b12      	ldrh	r2, [r2, #24]
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d90b      	bls.n	80075fc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	69d9      	ldr	r1, [r3, #28]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8b1a      	ldrh	r2, [r3, #24]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	7b5b      	ldrb	r3, [r3, #13]
 80075f0:	2001      	movs	r0, #1
 80075f2:	9000      	str	r0, [sp, #0]
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f001 fce0 	bl	8008fba <USBH_BulkSendData>
 80075fa:	e00b      	b.n	8007614 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007604:	b29a      	uxth	r2, r3
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	7b5b      	ldrb	r3, [r3, #13]
 800760a:	2001      	movs	r0, #1
 800760c:	9000      	str	r0, [sp, #0]
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f001 fcd3 	bl	8008fba <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2202      	movs	r2, #2
 8007618:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800761c:	e03b      	b.n	8007696 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	7b5b      	ldrb	r3, [r3, #13]
 8007622:	4619      	mov	r1, r3
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f001 ffe5 	bl	80095f4 <USBH_LL_GetURBState>
 800762a:	4603      	mov	r3, r0
 800762c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800762e:	7afb      	ldrb	r3, [r7, #11]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d128      	bne.n	8007686 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	8b12      	ldrh	r2, [r2, #24]
 800763c:	4293      	cmp	r3, r2
 800763e:	d90e      	bls.n	800765e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	8b12      	ldrh	r2, [r2, #24]
 8007648:	1a9a      	subs	r2, r3, r2
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	69db      	ldr	r3, [r3, #28]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	8b12      	ldrh	r2, [r2, #24]
 8007656:	441a      	add	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	61da      	str	r2, [r3, #28]
 800765c:	e002      	b.n	8007664 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007668:	2b00      	cmp	r3, #0
 800766a:	d004      	beq.n	8007676 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007674:	e00e      	b.n	8007694 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f868 	bl	8007754 <USBH_CDC_TransmitCallback>
      break;
 8007684:	e006      	b.n	8007694 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007686:	7afb      	ldrb	r3, [r7, #11]
 8007688:	2b02      	cmp	r3, #2
 800768a:	d103      	bne.n	8007694 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007694:	bf00      	nop
  }
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b086      	sub	sp, #24
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80076b0:	2300      	movs	r3, #0
 80076b2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80076ba:	2b03      	cmp	r3, #3
 80076bc:	d002      	beq.n	80076c4 <CDC_ProcessReception+0x26>
 80076be:	2b04      	cmp	r3, #4
 80076c0:	d00e      	beq.n	80076e0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80076c2:	e043      	b.n	800774c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	6a19      	ldr	r1, [r3, #32]
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	8b5a      	ldrh	r2, [r3, #26]
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	7b1b      	ldrb	r3, [r3, #12]
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f001 fc97 	bl	8009004 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	2204      	movs	r2, #4
 80076da:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80076de:	e035      	b.n	800774c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	7b1b      	ldrb	r3, [r3, #12]
 80076e4:	4619      	mov	r1, r3
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f001 ff84 	bl	80095f4 <USBH_LL_GetURBState>
 80076ec:	4603      	mov	r3, r0
 80076ee:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80076f0:	7cfb      	ldrb	r3, [r7, #19]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d129      	bne.n	800774a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	7b1b      	ldrb	r3, [r3, #12]
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f001 fef9 	bl	80094f4 <USBH_LL_GetLastXferSize>
 8007702:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	429a      	cmp	r2, r3
 800770c:	d016      	beq.n	800773c <CDC_ProcessReception+0x9e>
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	8b5b      	ldrh	r3, [r3, #26]
 8007712:	461a      	mov	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4293      	cmp	r3, r2
 8007718:	d110      	bne.n	800773c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	1ad2      	subs	r2, r2, r3
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	6a1a      	ldr	r2, [r3, #32]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	441a      	add	r2, r3
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	2203      	movs	r2, #3
 8007736:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800773a:	e006      	b.n	800774a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	2200      	movs	r2, #0
 8007740:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 f80f 	bl	8007768 <USBH_CDC_ReceiveCallback>
      break;
 800774a:	bf00      	nop
  }
}
 800774c:	bf00      	nop
 800774e:	3718      	adds	r7, #24
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr

0800777c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	4613      	mov	r3, r2
 800779c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80077a4:	2302      	movs	r3, #2
 80077a6:	e029      	b.n	80077fc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	79fa      	ldrb	r2, [r7, #7]
 80077ac:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80077c0:	68f8      	ldr	r0, [r7, #12]
 80077c2:	f000 f81f 	bl	8007804 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f001 fdc9 	bl	800938c <USBH_LL_Init>

  return USBH_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800780c:	2300      	movs	r3, #0
 800780e:	60fb      	str	r3, [r7, #12]
 8007810:	e009      	b.n	8007826 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	33e0      	adds	r3, #224	@ 0xe0
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	2200      	movs	r2, #0
 800781e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	3301      	adds	r3, #1
 8007824:	60fb      	str	r3, [r7, #12]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2b0f      	cmp	r3, #15
 800782a:	d9f2      	bls.n	8007812 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800782c:	2300      	movs	r3, #0
 800782e:	60fb      	str	r3, [r7, #12]
 8007830:	e009      	b.n	8007846 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	4413      	add	r3, r2
 8007838:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800783c:	2200      	movs	r2, #0
 800783e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	3301      	adds	r3, #1
 8007844:	60fb      	str	r3, [r7, #12]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800784c:	d3f1      	bcc.n	8007832 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2201      	movs	r2, #1
 800785e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2240      	movs	r2, #64	@ 0x40
 8007872:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	331c      	adds	r3, #28
 800789e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078a2:	2100      	movs	r1, #0
 80078a4:	4618      	mov	r0, r3
 80078a6:	f002 f849 	bl	800993c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80078b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078b4:	2100      	movs	r1, #0
 80078b6:	4618      	mov	r0, r3
 80078b8:	f002 f840 	bl	800993c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80078c2:	2212      	movs	r2, #18
 80078c4:	2100      	movs	r1, #0
 80078c6:	4618      	mov	r0, r3
 80078c8:	f002 f838 	bl	800993c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80078d2:	223e      	movs	r2, #62	@ 0x3e
 80078d4:	2100      	movs	r1, #0
 80078d6:	4618      	mov	r0, r3
 80078d8:	f002 f830 	bl	800993c <memset>

  return USBH_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80078e6:	b480      	push	{r7}
 80078e8:	b085      	sub	sp, #20
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
 80078ee:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d016      	beq.n	8007928 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10e      	bne.n	8007922 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800790a:	1c59      	adds	r1, r3, #1
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	33de      	adds	r3, #222	@ 0xde
 8007916:	6839      	ldr	r1, [r7, #0]
 8007918:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800791c:	2300      	movs	r3, #0
 800791e:	73fb      	strb	r3, [r7, #15]
 8007920:	e004      	b.n	800792c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007922:	2302      	movs	r3, #2
 8007924:	73fb      	strb	r3, [r7, #15]
 8007926:	e001      	b.n	800792c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007928:	2302      	movs	r3, #2
 800792a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800792c:	7bfb      	ldrb	r3, [r7, #15]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800793a:	b480      	push	{r7}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	460b      	mov	r3, r1
 8007944:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007946:	2300      	movs	r3, #0
 8007948:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007950:	78fa      	ldrb	r2, [r7, #3]
 8007952:	429a      	cmp	r2, r3
 8007954:	d204      	bcs.n	8007960 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	78fa      	ldrb	r2, [r7, #3]
 800795a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800795e:	e001      	b.n	8007964 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007960:	2302      	movs	r3, #2
 8007962:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007964:	7bfb      	ldrb	r3, [r7, #15]
}
 8007966:	4618      	mov	r0, r3
 8007968:	3714      	adds	r7, #20
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr

08007972 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007972:	b480      	push	{r7}
 8007974:	b087      	sub	sp, #28
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
 800797a:	4608      	mov	r0, r1
 800797c:	4611      	mov	r1, r2
 800797e:	461a      	mov	r2, r3
 8007980:	4603      	mov	r3, r0
 8007982:	70fb      	strb	r3, [r7, #3]
 8007984:	460b      	mov	r3, r1
 8007986:	70bb      	strb	r3, [r7, #2]
 8007988:	4613      	mov	r3, r2
 800798a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007990:	2300      	movs	r3, #0
 8007992:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800799a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800799c:	e025      	b.n	80079ea <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800799e:	7dfb      	ldrb	r3, [r7, #23]
 80079a0:	221a      	movs	r2, #26
 80079a2:	fb02 f303 	mul.w	r3, r2, r3
 80079a6:	3308      	adds	r3, #8
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	4413      	add	r3, r2
 80079ac:	3302      	adds	r3, #2
 80079ae:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	795b      	ldrb	r3, [r3, #5]
 80079b4:	78fa      	ldrb	r2, [r7, #3]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d002      	beq.n	80079c0 <USBH_FindInterface+0x4e>
 80079ba:	78fb      	ldrb	r3, [r7, #3]
 80079bc:	2bff      	cmp	r3, #255	@ 0xff
 80079be:	d111      	bne.n	80079e4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80079c4:	78ba      	ldrb	r2, [r7, #2]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d002      	beq.n	80079d0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80079ca:	78bb      	ldrb	r3, [r7, #2]
 80079cc:	2bff      	cmp	r3, #255	@ 0xff
 80079ce:	d109      	bne.n	80079e4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80079d4:	787a      	ldrb	r2, [r7, #1]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d002      	beq.n	80079e0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80079da:	787b      	ldrb	r3, [r7, #1]
 80079dc:	2bff      	cmp	r3, #255	@ 0xff
 80079de:	d101      	bne.n	80079e4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80079e0:	7dfb      	ldrb	r3, [r7, #23]
 80079e2:	e006      	b.n	80079f2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80079e4:	7dfb      	ldrb	r3, [r7, #23]
 80079e6:	3301      	adds	r3, #1
 80079e8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80079ea:	7dfb      	ldrb	r3, [r7, #23]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d9d6      	bls.n	800799e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80079f0:	23ff      	movs	r3, #255	@ 0xff
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	371c      	adds	r7, #28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b082      	sub	sp, #8
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f001 fcfc 	bl	8009404 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007a0c:	2101      	movs	r1, #1
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f001 fe03 	bl	800961a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3708      	adds	r7, #8
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
	...

08007a20 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b088      	sub	sp, #32
 8007a24:	af04      	add	r7, sp, #16
 8007a26:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007a28:	2302      	movs	r3, #2
 8007a2a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d102      	bne.n	8007a42 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2203      	movs	r2, #3
 8007a40:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	2b0b      	cmp	r3, #11
 8007a4a:	f200 81bc 	bhi.w	8007dc6 <USBH_Process+0x3a6>
 8007a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a54 <USBH_Process+0x34>)
 8007a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a54:	08007a85 	.word	0x08007a85
 8007a58:	08007ab7 	.word	0x08007ab7
 8007a5c:	08007b21 	.word	0x08007b21
 8007a60:	08007d61 	.word	0x08007d61
 8007a64:	08007dc7 	.word	0x08007dc7
 8007a68:	08007bc1 	.word	0x08007bc1
 8007a6c:	08007d07 	.word	0x08007d07
 8007a70:	08007bf7 	.word	0x08007bf7
 8007a74:	08007c17 	.word	0x08007c17
 8007a78:	08007c35 	.word	0x08007c35
 8007a7c:	08007c79 	.word	0x08007c79
 8007a80:	08007d49 	.word	0x08007d49
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f000 819c 	beq.w	8007dca <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2201      	movs	r2, #1
 8007a96:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007a98:	20c8      	movs	r0, #200	@ 0xc8
 8007a9a:	f001 fe08 	bl	80096ae <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f001 fd0d 	bl	80094be <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007ab4:	e189      	b.n	8007dca <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d107      	bne.n	8007ad2 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2202      	movs	r2, #2
 8007ace:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007ad0:	e18a      	b.n	8007de8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007ad8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007adc:	d914      	bls.n	8007b08 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007af4:	2b03      	cmp	r3, #3
 8007af6:	d903      	bls.n	8007b00 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	220d      	movs	r2, #13
 8007afc:	701a      	strb	r2, [r3, #0]
      break;
 8007afe:	e173      	b.n	8007de8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	701a      	strb	r2, [r3, #0]
      break;
 8007b06:	e16f      	b.n	8007de8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007b0e:	f103 020a 	add.w	r2, r3, #10
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007b18:	200a      	movs	r0, #10
 8007b1a:	f001 fdc8 	bl	80096ae <USBH_Delay>
      break;
 8007b1e:	e163      	b.n	8007de8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d005      	beq.n	8007b36 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b30:	2104      	movs	r1, #4
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007b36:	2064      	movs	r0, #100	@ 0x64
 8007b38:	f001 fdb9 	bl	80096ae <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f001 fc97 	bl	8009470 <USBH_LL_GetSpeed>
 8007b42:	4603      	mov	r3, r0
 8007b44:	461a      	mov	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2205      	movs	r2, #5
 8007b50:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007b52:	2100      	movs	r1, #0
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 faa2 	bl	800909e <USBH_AllocPipe>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007b62:	2180      	movs	r1, #128	@ 0x80
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f001 fa9a 	bl	800909e <USBH_AllocPipe>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	7919      	ldrb	r1, [r3, #4]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007b86:	9202      	str	r2, [sp, #8]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	9201      	str	r2, [sp, #4]
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2280      	movs	r2, #128	@ 0x80
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f001 fa54 	bl	8009040 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	7959      	ldrb	r1, [r3, #5]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007bac:	9202      	str	r2, [sp, #8]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	9201      	str	r2, [sp, #4]
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f001 fa41 	bl	8009040 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007bbe:	e113      	b.n	8007de8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f917 	bl	8007df4 <USBH_HandleEnum>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007bca:	7bbb      	ldrb	r3, [r7, #14]
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f040 80fd 	bne.w	8007dce <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d103      	bne.n	8007bee <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2208      	movs	r2, #8
 8007bea:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007bec:	e0ef      	b.n	8007dce <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2207      	movs	r2, #7
 8007bf2:	701a      	strb	r2, [r3, #0]
      break;
 8007bf4:	e0eb      	b.n	8007dce <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f000 80e8 	beq.w	8007dd2 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c08:	2101      	movs	r1, #1
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2208      	movs	r2, #8
 8007c12:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8007c14:	e0dd      	b.n	8007dd2 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 fc3f 	bl	80084a2 <USBH_SetCfg>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	f040 80d5 	bne.w	8007dd6 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2209      	movs	r2, #9
 8007c30:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007c32:	e0d0      	b.n	8007dd6 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007c3a:	f003 0320 	and.w	r3, r3, #32
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d016      	beq.n	8007c70 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007c42:	2101      	movs	r1, #1
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 fc4f 	bl	80084e8 <USBH_SetFeature>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007c4e:	7bbb      	ldrb	r3, [r7, #14]
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d103      	bne.n	8007c5e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	220a      	movs	r2, #10
 8007c5a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007c5c:	e0bd      	b.n	8007dda <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8007c5e:	7bbb      	ldrb	r3, [r7, #14]
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b03      	cmp	r3, #3
 8007c64:	f040 80b9 	bne.w	8007dda <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	220a      	movs	r2, #10
 8007c6c:	701a      	strb	r2, [r3, #0]
      break;
 8007c6e:	e0b4      	b.n	8007dda <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	220a      	movs	r2, #10
 8007c74:	701a      	strb	r2, [r3, #0]
      break;
 8007c76:	e0b0      	b.n	8007dda <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 80ad 	beq.w	8007dde <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	73fb      	strb	r3, [r7, #15]
 8007c90:	e016      	b.n	8007cc0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007c92:	7bfa      	ldrb	r2, [r7, #15]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	32de      	adds	r2, #222	@ 0xde
 8007c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c9c:	791a      	ldrb	r2, [r3, #4]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d108      	bne.n	8007cba <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007ca8:	7bfa      	ldrb	r2, [r7, #15]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	32de      	adds	r2, #222	@ 0xde
 8007cae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007cb8:	e005      	b.n	8007cc6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	73fb      	strb	r3, [r7, #15]
 8007cc0:	7bfb      	ldrb	r3, [r7, #15]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d0e5      	beq.n	8007c92 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d016      	beq.n	8007cfe <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	4798      	blx	r3
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d109      	bne.n	8007cf6 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2206      	movs	r2, #6
 8007ce6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007cee:	2103      	movs	r1, #3
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007cf4:	e073      	b.n	8007dde <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	220d      	movs	r2, #13
 8007cfa:	701a      	strb	r2, [r3, #0]
      break;
 8007cfc:	e06f      	b.n	8007dde <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	220d      	movs	r2, #13
 8007d02:	701a      	strb	r2, [r3, #0]
      break;
 8007d04:	e06b      	b.n	8007dde <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d017      	beq.n	8007d40 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	4798      	blx	r3
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007d20:	7bbb      	ldrb	r3, [r7, #14]
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d103      	bne.n	8007d30 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	220b      	movs	r2, #11
 8007d2c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007d2e:	e058      	b.n	8007de2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8007d30:	7bbb      	ldrb	r3, [r7, #14]
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	2b02      	cmp	r3, #2
 8007d36:	d154      	bne.n	8007de2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	220d      	movs	r2, #13
 8007d3c:	701a      	strb	r2, [r3, #0]
      break;
 8007d3e:	e050      	b.n	8007de2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	220d      	movs	r2, #13
 8007d44:	701a      	strb	r2, [r3, #0]
      break;
 8007d46:	e04c      	b.n	8007de2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d049      	beq.n	8007de6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d58:	695b      	ldr	r3, [r3, #20]
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	4798      	blx	r3
      }
      break;
 8007d5e:	e042      	b.n	8007de6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7ff fd4b 	bl	8007804 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d009      	beq.n	8007d8c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d005      	beq.n	8007da2 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d9c:	2105      	movs	r1, #5
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d107      	bne.n	8007dbe <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7ff fe21 	bl	80079fe <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007dbc:	e014      	b.n	8007de8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f001 fb20 	bl	8009404 <USBH_LL_Start>
      break;
 8007dc4:	e010      	b.n	8007de8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8007dc6:	bf00      	nop
 8007dc8:	e00e      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007dca:	bf00      	nop
 8007dcc:	e00c      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007dce:	bf00      	nop
 8007dd0:	e00a      	b.n	8007de8 <USBH_Process+0x3c8>
    break;
 8007dd2:	bf00      	nop
 8007dd4:	e008      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007dd6:	bf00      	nop
 8007dd8:	e006      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007dda:	bf00      	nop
 8007ddc:	e004      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007dde:	bf00      	nop
 8007de0:	e002      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007de2:	bf00      	nop
 8007de4:	e000      	b.n	8007de8 <USBH_Process+0x3c8>
      break;
 8007de6:	bf00      	nop
  }
  return USBH_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop

08007df4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b088      	sub	sp, #32
 8007df8:	af04      	add	r7, sp, #16
 8007dfa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007e00:	2301      	movs	r3, #1
 8007e02:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	785b      	ldrb	r3, [r3, #1]
 8007e08:	2b07      	cmp	r3, #7
 8007e0a:	f200 81bd 	bhi.w	8008188 <USBH_HandleEnum+0x394>
 8007e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e14 <USBH_HandleEnum+0x20>)
 8007e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e14:	08007e35 	.word	0x08007e35
 8007e18:	08007eef 	.word	0x08007eef
 8007e1c:	08007f59 	.word	0x08007f59
 8007e20:	08007fe3 	.word	0x08007fe3
 8007e24:	0800804d 	.word	0x0800804d
 8007e28:	080080bd 	.word	0x080080bd
 8007e2c:	08008103 	.word	0x08008103
 8007e30:	08008149 	.word	0x08008149
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007e34:	2108      	movs	r1, #8
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 fa50 	bl	80082dc <USBH_Get_DevDesc>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007e40:	7bbb      	ldrb	r3, [r7, #14]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d12e      	bne.n	8007ea4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	7919      	ldrb	r1, [r3, #4]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007e6a:	9202      	str	r2, [sp, #8]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	9201      	str	r2, [sp, #4]
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	4603      	mov	r3, r0
 8007e74:	2280      	movs	r2, #128	@ 0x80
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f001 f8e2 	bl	8009040 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	7959      	ldrb	r1, [r3, #5]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e90:	9202      	str	r2, [sp, #8]
 8007e92:	2200      	movs	r2, #0
 8007e94:	9201      	str	r2, [sp, #4]
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f001 f8cf 	bl	8009040 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007ea2:	e173      	b.n	800818c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ea4:	7bbb      	ldrb	r3, [r7, #14]
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	f040 8170 	bne.w	800818c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	b2da      	uxtb	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007ec2:	2b03      	cmp	r3, #3
 8007ec4:	d903      	bls.n	8007ece <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	220d      	movs	r2, #13
 8007eca:	701a      	strb	r2, [r3, #0]
      break;
 8007ecc:	e15e      	b.n	800818c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	795b      	ldrb	r3, [r3, #5]
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f001 f903 	bl	80090e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	791b      	ldrb	r3, [r3, #4]
 8007ede:	4619      	mov	r1, r3
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f001 f8fd 	bl	80090e0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	701a      	strb	r2, [r3, #0]
      break;
 8007eec:	e14e      	b.n	800818c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007eee:	2112      	movs	r1, #18
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 f9f3 	bl	80082dc <USBH_Get_DevDesc>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007efa:	7bbb      	ldrb	r3, [r7, #14]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d103      	bne.n	8007f08 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007f06:	e143      	b.n	8008190 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007f08:	7bbb      	ldrb	r3, [r7, #14]
 8007f0a:	2b03      	cmp	r3, #3
 8007f0c:	f040 8140 	bne.w	8008190 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007f16:	3301      	adds	r3, #1
 8007f18:	b2da      	uxtb	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007f26:	2b03      	cmp	r3, #3
 8007f28:	d903      	bls.n	8007f32 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	220d      	movs	r2, #13
 8007f2e:	701a      	strb	r2, [r3, #0]
      break;
 8007f30:	e12e      	b.n	8008190 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	795b      	ldrb	r3, [r3, #5]
 8007f36:	4619      	mov	r1, r3
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f001 f8d1 	bl	80090e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	791b      	ldrb	r3, [r3, #4]
 8007f42:	4619      	mov	r1, r3
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f001 f8cb 	bl	80090e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	701a      	strb	r2, [r3, #0]
      break;
 8007f56:	e11b      	b.n	8008190 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007f58:	2101      	movs	r1, #1
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fa7d 	bl	800845a <USBH_SetAddress>
 8007f60:	4603      	mov	r3, r0
 8007f62:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f64:	7bbb      	ldrb	r3, [r7, #14]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d130      	bne.n	8007fcc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007f6a:	2002      	movs	r0, #2
 8007f6c:	f001 fb9f 	bl	80096ae <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2203      	movs	r2, #3
 8007f7c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	7919      	ldrb	r1, [r3, #4]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007f92:	9202      	str	r2, [sp, #8]
 8007f94:	2200      	movs	r2, #0
 8007f96:	9201      	str	r2, [sp, #4]
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2280      	movs	r2, #128	@ 0x80
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 f84e 	bl	8009040 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	7959      	ldrb	r1, [r3, #5]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fb8:	9202      	str	r2, [sp, #8]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	9201      	str	r2, [sp, #4]
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f001 f83b 	bl	8009040 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007fca:	e0e3      	b.n	8008194 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007fcc:	7bbb      	ldrb	r3, [r7, #14]
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	f040 80e0 	bne.w	8008194 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	220d      	movs	r2, #13
 8007fd8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	705a      	strb	r2, [r3, #1]
      break;
 8007fe0:	e0d8      	b.n	8008194 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007fe2:	2109      	movs	r1, #9
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 f9a5 	bl	8008334 <USBH_Get_CfgDesc>
 8007fea:	4603      	mov	r3, r0
 8007fec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007fee:	7bbb      	ldrb	r3, [r7, #14]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d103      	bne.n	8007ffc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2204      	movs	r2, #4
 8007ff8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007ffa:	e0cd      	b.n	8008198 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ffc:	7bbb      	ldrb	r3, [r7, #14]
 8007ffe:	2b03      	cmp	r3, #3
 8008000:	f040 80ca 	bne.w	8008198 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800800a:	3301      	adds	r3, #1
 800800c:	b2da      	uxtb	r2, r3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800801a:	2b03      	cmp	r3, #3
 800801c:	d903      	bls.n	8008026 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	220d      	movs	r2, #13
 8008022:	701a      	strb	r2, [r3, #0]
      break;
 8008024:	e0b8      	b.n	8008198 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	795b      	ldrb	r3, [r3, #5]
 800802a:	4619      	mov	r1, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f001 f857 	bl	80090e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	791b      	ldrb	r3, [r3, #4]
 8008036:	4619      	mov	r1, r3
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f001 f851 	bl	80090e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	701a      	strb	r2, [r3, #0]
      break;
 800804a:	e0a5      	b.n	8008198 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f96d 	bl	8008334 <USBH_Get_CfgDesc>
 800805a:	4603      	mov	r3, r0
 800805c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800805e:	7bbb      	ldrb	r3, [r7, #14]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d103      	bne.n	800806c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2205      	movs	r2, #5
 8008068:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800806a:	e097      	b.n	800819c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800806c:	7bbb      	ldrb	r3, [r7, #14]
 800806e:	2b03      	cmp	r3, #3
 8008070:	f040 8094 	bne.w	800819c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800807a:	3301      	adds	r3, #1
 800807c:	b2da      	uxtb	r2, r3
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800808a:	2b03      	cmp	r3, #3
 800808c:	d903      	bls.n	8008096 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	220d      	movs	r2, #13
 8008092:	701a      	strb	r2, [r3, #0]
      break;
 8008094:	e082      	b.n	800819c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	795b      	ldrb	r3, [r3, #5]
 800809a:	4619      	mov	r1, r3
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f001 f81f 	bl	80090e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	791b      	ldrb	r3, [r3, #4]
 80080a6:	4619      	mov	r1, r3
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f001 f819 	bl	80090e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	701a      	strb	r2, [r3, #0]
      break;
 80080ba:	e06f      	b.n	800819c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d019      	beq.n	80080fa <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80080d2:	23ff      	movs	r3, #255	@ 0xff
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f957 	bl	8008388 <USBH_Get_StringDesc>
 80080da:	4603      	mov	r3, r0
 80080dc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80080de:	7bbb      	ldrb	r3, [r7, #14]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d103      	bne.n	80080ec <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2206      	movs	r2, #6
 80080e8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80080ea:	e059      	b.n	80081a0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80080ec:	7bbb      	ldrb	r3, [r7, #14]
 80080ee:	2b03      	cmp	r3, #3
 80080f0:	d156      	bne.n	80081a0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2206      	movs	r2, #6
 80080f6:	705a      	strb	r2, [r3, #1]
      break;
 80080f8:	e052      	b.n	80081a0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2206      	movs	r2, #6
 80080fe:	705a      	strb	r2, [r3, #1]
      break;
 8008100:	e04e      	b.n	80081a0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008108:	2b00      	cmp	r3, #0
 800810a:	d019      	beq.n	8008140 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008118:	23ff      	movs	r3, #255	@ 0xff
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 f934 	bl	8008388 <USBH_Get_StringDesc>
 8008120:	4603      	mov	r3, r0
 8008122:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008124:	7bbb      	ldrb	r3, [r7, #14]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d103      	bne.n	8008132 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2207      	movs	r2, #7
 800812e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008130:	e038      	b.n	80081a4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008132:	7bbb      	ldrb	r3, [r7, #14]
 8008134:	2b03      	cmp	r3, #3
 8008136:	d135      	bne.n	80081a4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2207      	movs	r2, #7
 800813c:	705a      	strb	r2, [r3, #1]
      break;
 800813e:	e031      	b.n	80081a4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2207      	movs	r2, #7
 8008144:	705a      	strb	r2, [r3, #1]
      break;
 8008146:	e02d      	b.n	80081a4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800814e:	2b00      	cmp	r3, #0
 8008150:	d017      	beq.n	8008182 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800815e:	23ff      	movs	r3, #255	@ 0xff
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 f911 	bl	8008388 <USBH_Get_StringDesc>
 8008166:	4603      	mov	r3, r0
 8008168:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800816a:	7bbb      	ldrb	r3, [r7, #14]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d102      	bne.n	8008176 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008170:	2300      	movs	r3, #0
 8008172:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008174:	e018      	b.n	80081a8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008176:	7bbb      	ldrb	r3, [r7, #14]
 8008178:	2b03      	cmp	r3, #3
 800817a:	d115      	bne.n	80081a8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800817c:	2300      	movs	r3, #0
 800817e:	73fb      	strb	r3, [r7, #15]
      break;
 8008180:	e012      	b.n	80081a8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008182:	2300      	movs	r3, #0
 8008184:	73fb      	strb	r3, [r7, #15]
      break;
 8008186:	e00f      	b.n	80081a8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008188:	bf00      	nop
 800818a:	e00e      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 800818c:	bf00      	nop
 800818e:	e00c      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 8008190:	bf00      	nop
 8008192:	e00a      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 8008194:	bf00      	nop
 8008196:	e008      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 8008198:	bf00      	nop
 800819a:	e006      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 800819c:	bf00      	nop
 800819e:	e004      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 80081a0:	bf00      	nop
 80081a2:	e002      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 80081a4:	bf00      	nop
 80081a6:	e000      	b.n	80081aa <USBH_HandleEnum+0x3b6>
      break;
 80081a8:	bf00      	nop
  }
  return Status;
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	683a      	ldr	r2, [r7, #0]
 80081c2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80081c6:	bf00      	nop
 80081c8:	370c      	adds	r7, #12
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b082      	sub	sp, #8
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80081e0:	1c5a      	adds	r2, r3, #1
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f804 	bl	80081f6 <USBH_HandleSof>
}
 80081ee:	bf00      	nop
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b082      	sub	sp, #8
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b0b      	cmp	r3, #11
 8008206:	d10a      	bne.n	800821e <USBH_HandleSof+0x28>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800820e:	2b00      	cmp	r3, #0
 8008210:	d005      	beq.n	800821e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008218:	699b      	ldr	r3, [r3, #24]
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	4798      	blx	r3
  }
}
 800821e:	bf00      	nop
 8008220:	3708      	adds	r7, #8
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008226:	b480      	push	{r7}
 8008228:	b083      	sub	sp, #12
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008236:	bf00      	nop
}
 8008238:	370c      	adds	r7, #12
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr

08008242 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008242:	b480      	push	{r7}
 8008244:	b083      	sub	sp, #12
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2201      	movs	r2, #1
 8008256:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800825a:	bf00      	nop
}
 800825c:	370c      	adds	r7, #12
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr

08008266 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008266:	b480      	push	{r7}
 8008268:	b083      	sub	sp, #12
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	4618      	mov	r0, r3
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f001 f8c0 	bl	800943a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	791b      	ldrb	r3, [r3, #4]
 80082be:	4619      	mov	r1, r3
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 ff0d 	bl	80090e0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	795b      	ldrb	r3, [r3, #5]
 80082ca:	4619      	mov	r1, r3
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 ff07 	bl	80090e0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80082d2:	2300      	movs	r3, #0
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3708      	adds	r7, #8
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b086      	sub	sp, #24
 80082e0:	af02      	add	r7, sp, #8
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	460b      	mov	r3, r1
 80082e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80082e8:	887b      	ldrh	r3, [r7, #2]
 80082ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ee:	d901      	bls.n	80082f4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80082f0:	2303      	movs	r3, #3
 80082f2:	e01b      	b.n	800832c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80082fa:	887b      	ldrh	r3, [r7, #2]
 80082fc:	9300      	str	r3, [sp, #0]
 80082fe:	4613      	mov	r3, r2
 8008300:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008304:	2100      	movs	r1, #0
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 f872 	bl	80083f0 <USBH_GetDescriptor>
 800830c:	4603      	mov	r3, r0
 800830e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008310:	7bfb      	ldrb	r3, [r7, #15]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d109      	bne.n	800832a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800831c:	887a      	ldrh	r2, [r7, #2]
 800831e:	4619      	mov	r1, r3
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 f929 	bl	8008578 <USBH_ParseDevDesc>
 8008326:	4603      	mov	r3, r0
 8008328:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800832a:	7bfb      	ldrb	r3, [r7, #15]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af02      	add	r7, sp, #8
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	460b      	mov	r3, r1
 800833e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	331c      	adds	r3, #28
 8008344:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008346:	887b      	ldrh	r3, [r7, #2]
 8008348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800834c:	d901      	bls.n	8008352 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800834e:	2303      	movs	r3, #3
 8008350:	e016      	b.n	8008380 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008352:	887b      	ldrh	r3, [r7, #2]
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800835c:	2100      	movs	r1, #0
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f846 	bl	80083f0 <USBH_GetDescriptor>
 8008364:	4603      	mov	r3, r0
 8008366:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008368:	7bfb      	ldrb	r3, [r7, #15]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d107      	bne.n	800837e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800836e:	887b      	ldrh	r3, [r7, #2]
 8008370:	461a      	mov	r2, r3
 8008372:	68b9      	ldr	r1, [r7, #8]
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f9af 	bl	80086d8 <USBH_ParseCfgDesc>
 800837a:	4603      	mov	r3, r0
 800837c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800837e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b088      	sub	sp, #32
 800838c:	af02      	add	r7, sp, #8
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	607a      	str	r2, [r7, #4]
 8008392:	461a      	mov	r2, r3
 8008394:	460b      	mov	r3, r1
 8008396:	72fb      	strb	r3, [r7, #11]
 8008398:	4613      	mov	r3, r2
 800839a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800839c:	893b      	ldrh	r3, [r7, #8]
 800839e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083a2:	d802      	bhi.n	80083aa <USBH_Get_StringDesc+0x22>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d101      	bne.n	80083ae <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e01c      	b.n	80083e8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80083ae:	7afb      	ldrb	r3, [r7, #11]
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80083b6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80083be:	893b      	ldrh	r3, [r7, #8]
 80083c0:	9300      	str	r3, [sp, #0]
 80083c2:	460b      	mov	r3, r1
 80083c4:	2100      	movs	r1, #0
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	f000 f812 	bl	80083f0 <USBH_GetDescriptor>
 80083cc:	4603      	mov	r3, r0
 80083ce:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80083d0:	7dfb      	ldrb	r3, [r7, #23]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d107      	bne.n	80083e6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80083dc:	893a      	ldrh	r2, [r7, #8]
 80083de:	6879      	ldr	r1, [r7, #4]
 80083e0:	4618      	mov	r0, r3
 80083e2:	f000 fb8c 	bl	8008afe <USBH_ParseStringDesc>
  }

  return status;
 80083e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3718      	adds	r7, #24
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	607b      	str	r3, [r7, #4]
 80083fa:	460b      	mov	r3, r1
 80083fc:	72fb      	strb	r3, [r7, #11]
 80083fe:	4613      	mov	r3, r2
 8008400:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	789b      	ldrb	r3, [r3, #2]
 8008406:	2b01      	cmp	r3, #1
 8008408:	d11c      	bne.n	8008444 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800840a:	7afb      	ldrb	r3, [r7, #11]
 800840c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008410:	b2da      	uxtb	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2206      	movs	r2, #6
 800841a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	893a      	ldrh	r2, [r7, #8]
 8008420:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008422:	893b      	ldrh	r3, [r7, #8]
 8008424:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008428:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800842c:	d104      	bne.n	8008438 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f240 4209 	movw	r2, #1033	@ 0x409
 8008434:	829a      	strh	r2, [r3, #20]
 8008436:	e002      	b.n	800843e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2200      	movs	r2, #0
 800843c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	8b3a      	ldrh	r2, [r7, #24]
 8008442:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008444:	8b3b      	ldrh	r3, [r7, #24]
 8008446:	461a      	mov	r2, r3
 8008448:	6879      	ldr	r1, [r7, #4]
 800844a:	68f8      	ldr	r0, [r7, #12]
 800844c:	f000 fba4 	bl	8008b98 <USBH_CtlReq>
 8008450:	4603      	mov	r3, r0
}
 8008452:	4618      	mov	r0, r3
 8008454:	3710      	adds	r7, #16
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b082      	sub	sp, #8
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	460b      	mov	r3, r1
 8008464:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	789b      	ldrb	r3, [r3, #2]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d10f      	bne.n	800848e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2205      	movs	r2, #5
 8008478:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800847a:	78fb      	ldrb	r3, [r7, #3]
 800847c:	b29a      	uxth	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800848e:	2200      	movs	r2, #0
 8008490:	2100      	movs	r1, #0
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fb80 	bl	8008b98 <USBH_CtlReq>
 8008498:	4603      	mov	r3, r0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3708      	adds	r7, #8
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b082      	sub	sp, #8
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	460b      	mov	r3, r1
 80084ac:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	789b      	ldrb	r3, [r3, #2]
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d10e      	bne.n	80084d4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2209      	movs	r2, #9
 80084c0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	887a      	ldrh	r2, [r7, #2]
 80084c6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80084d4:	2200      	movs	r2, #0
 80084d6:	2100      	movs	r1, #0
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f000 fb5d 	bl	8008b98 <USBH_CtlReq>
 80084de:	4603      	mov	r3, r0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3708      	adds	r7, #8
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b082      	sub	sp, #8
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	460b      	mov	r3, r1
 80084f2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	789b      	ldrb	r3, [r3, #2]
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d10f      	bne.n	800851c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2203      	movs	r2, #3
 8008506:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008508:	78fb      	ldrb	r3, [r7, #3]
 800850a:	b29a      	uxth	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800851c:	2200      	movs	r2, #0
 800851e:	2100      	movs	r1, #0
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 fb39 	bl	8008b98 <USBH_CtlReq>
 8008526:	4603      	mov	r3, r0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3708      	adds	r7, #8
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	460b      	mov	r3, r1
 800853a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	789b      	ldrb	r3, [r3, #2]
 8008540:	2b01      	cmp	r3, #1
 8008542:	d10f      	bne.n	8008564 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2202      	movs	r2, #2
 8008548:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2201      	movs	r2, #1
 800854e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008556:	78fb      	ldrb	r3, [r7, #3]
 8008558:	b29a      	uxth	r2, r3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008564:	2200      	movs	r2, #0
 8008566:	2100      	movs	r1, #0
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f000 fb15 	bl	8008b98 <USBH_CtlReq>
 800856e:	4603      	mov	r3, r0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008578:	b480      	push	{r7}
 800857a:	b087      	sub	sp, #28
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	4613      	mov	r3, r2
 8008584:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800858c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800858e:	2300      	movs	r3, #0
 8008590:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008598:	2302      	movs	r3, #2
 800859a:	e094      	b.n	80086c6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	781a      	ldrb	r2, [r3, #0]
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	785a      	ldrb	r2, [r3, #1]
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	3302      	adds	r3, #2
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	461a      	mov	r2, r3
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	3303      	adds	r3, #3
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	021b      	lsls	r3, r3, #8
 80085bc:	b29b      	uxth	r3, r3
 80085be:	4313      	orrs	r3, r2
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	791a      	ldrb	r2, [r3, #4]
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	795a      	ldrb	r2, [r3, #5]
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	799a      	ldrb	r2, [r3, #6]
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	79da      	ldrb	r2, [r3, #7]
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d004      	beq.n	80085fa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d11b      	bne.n	8008632 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	79db      	ldrb	r3, [r3, #7]
 80085fe:	2b20      	cmp	r3, #32
 8008600:	dc0f      	bgt.n	8008622 <USBH_ParseDevDesc+0xaa>
 8008602:	2b08      	cmp	r3, #8
 8008604:	db0f      	blt.n	8008626 <USBH_ParseDevDesc+0xae>
 8008606:	3b08      	subs	r3, #8
 8008608:	4a32      	ldr	r2, [pc, #200]	@ (80086d4 <USBH_ParseDevDesc+0x15c>)
 800860a:	fa22 f303 	lsr.w	r3, r2, r3
 800860e:	f003 0301 	and.w	r3, r3, #1
 8008612:	2b00      	cmp	r3, #0
 8008614:	bf14      	ite	ne
 8008616:	2301      	movne	r3, #1
 8008618:	2300      	moveq	r3, #0
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d106      	bne.n	800862e <USBH_ParseDevDesc+0xb6>
 8008620:	e001      	b.n	8008626 <USBH_ParseDevDesc+0xae>
 8008622:	2b40      	cmp	r3, #64	@ 0x40
 8008624:	d003      	beq.n	800862e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	2208      	movs	r2, #8
 800862a:	71da      	strb	r2, [r3, #7]
        break;
 800862c:	e000      	b.n	8008630 <USBH_ParseDevDesc+0xb8>
        break;
 800862e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008630:	e00e      	b.n	8008650 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008638:	2b02      	cmp	r3, #2
 800863a:	d107      	bne.n	800864c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	79db      	ldrb	r3, [r3, #7]
 8008640:	2b08      	cmp	r3, #8
 8008642:	d005      	beq.n	8008650 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	2208      	movs	r2, #8
 8008648:	71da      	strb	r2, [r3, #7]
 800864a:	e001      	b.n	8008650 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800864c:	2303      	movs	r3, #3
 800864e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008650:	88fb      	ldrh	r3, [r7, #6]
 8008652:	2b08      	cmp	r3, #8
 8008654:	d936      	bls.n	80086c4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	3308      	adds	r3, #8
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	461a      	mov	r2, r3
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	3309      	adds	r3, #9
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	021b      	lsls	r3, r3, #8
 8008666:	b29b      	uxth	r3, r3
 8008668:	4313      	orrs	r3, r2
 800866a:	b29a      	uxth	r2, r3
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	330a      	adds	r3, #10
 8008674:	781b      	ldrb	r3, [r3, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	330b      	adds	r3, #11
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	021b      	lsls	r3, r3, #8
 8008680:	b29b      	uxth	r3, r3
 8008682:	4313      	orrs	r3, r2
 8008684:	b29a      	uxth	r2, r3
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	330c      	adds	r3, #12
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	461a      	mov	r2, r3
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	330d      	adds	r3, #13
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	021b      	lsls	r3, r3, #8
 800869a:	b29b      	uxth	r3, r3
 800869c:	4313      	orrs	r3, r2
 800869e:	b29a      	uxth	r2, r3
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	7b9a      	ldrb	r2, [r3, #14]
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	7bda      	ldrb	r2, [r3, #15]
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	7c1a      	ldrb	r2, [r3, #16]
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	7c5a      	ldrb	r2, [r3, #17]
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80086c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	371c      	adds	r7, #28
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	01000101 	.word	0x01000101

080086d8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b08c      	sub	sp, #48	@ 0x30
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	4613      	mov	r3, r2
 80086e4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80086ec:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80086ee:	2300      	movs	r3, #0
 80086f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80086f4:	2300      	movs	r3, #0
 80086f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80086fa:	2300      	movs	r3, #0
 80086fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d101      	bne.n	800870a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008706:	2302      	movs	r3, #2
 8008708:	e0de      	b.n	80088c8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800870e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	2b09      	cmp	r3, #9
 8008714:	d002      	beq.n	800871c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008718:	2209      	movs	r2, #9
 800871a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	781a      	ldrb	r2, [r3, #0]
 8008720:	6a3b      	ldr	r3, [r7, #32]
 8008722:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	785a      	ldrb	r2, [r3, #1]
 8008728:	6a3b      	ldr	r3, [r7, #32]
 800872a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	3302      	adds	r3, #2
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	461a      	mov	r2, r3
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	3303      	adds	r3, #3
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	021b      	lsls	r3, r3, #8
 800873c:	b29b      	uxth	r3, r3
 800873e:	4313      	orrs	r3, r2
 8008740:	b29b      	uxth	r3, r3
 8008742:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008746:	bf28      	it	cs
 8008748:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800874c:	b29a      	uxth	r2, r3
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	791a      	ldrb	r2, [r3, #4]
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	795a      	ldrb	r2, [r3, #5]
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	799a      	ldrb	r2, [r3, #6]
 8008766:	6a3b      	ldr	r3, [r7, #32]
 8008768:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	79da      	ldrb	r2, [r3, #7]
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	7a1a      	ldrb	r2, [r3, #8]
 8008776:	6a3b      	ldr	r3, [r7, #32]
 8008778:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800877a:	88fb      	ldrh	r3, [r7, #6]
 800877c:	2b09      	cmp	r3, #9
 800877e:	f240 80a1 	bls.w	80088c4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008782:	2309      	movs	r3, #9
 8008784:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008786:	2300      	movs	r3, #0
 8008788:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800878a:	e085      	b.n	8008898 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800878c:	f107 0316 	add.w	r3, r7, #22
 8008790:	4619      	mov	r1, r3
 8008792:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008794:	f000 f9e6 	bl	8008b64 <USBH_GetNextDesc>
 8008798:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800879a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879c:	785b      	ldrb	r3, [r3, #1]
 800879e:	2b04      	cmp	r3, #4
 80087a0:	d17a      	bne.n	8008898 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80087a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	2b09      	cmp	r3, #9
 80087a8:	d002      	beq.n	80087b0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80087aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ac:	2209      	movs	r2, #9
 80087ae:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80087b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087b4:	221a      	movs	r2, #26
 80087b6:	fb02 f303 	mul.w	r3, r2, r3
 80087ba:	3308      	adds	r3, #8
 80087bc:	6a3a      	ldr	r2, [r7, #32]
 80087be:	4413      	add	r3, r2
 80087c0:	3302      	adds	r3, #2
 80087c2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80087c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087c6:	69f8      	ldr	r0, [r7, #28]
 80087c8:	f000 f882 	bl	80088d0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80087cc:	2300      	movs	r3, #0
 80087ce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80087d2:	2300      	movs	r3, #0
 80087d4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80087d6:	e043      	b.n	8008860 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80087d8:	f107 0316 	add.w	r3, r7, #22
 80087dc:	4619      	mov	r1, r3
 80087de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087e0:	f000 f9c0 	bl	8008b64 <USBH_GetNextDesc>
 80087e4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80087e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e8:	785b      	ldrb	r3, [r3, #1]
 80087ea:	2b05      	cmp	r3, #5
 80087ec:	d138      	bne.n	8008860 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	795b      	ldrb	r3, [r3, #5]
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d113      	bne.n	800881e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80087f6:	69fb      	ldr	r3, [r7, #28]
 80087f8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80087fa:	2b02      	cmp	r3, #2
 80087fc:	d003      	beq.n	8008806 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	799b      	ldrb	r3, [r3, #6]
 8008802:	2b03      	cmp	r3, #3
 8008804:	d10b      	bne.n	800881e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	79db      	ldrb	r3, [r3, #7]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d10b      	bne.n	8008826 <USBH_ParseCfgDesc+0x14e>
 800880e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	2b09      	cmp	r3, #9
 8008814:	d007      	beq.n	8008826 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008818:	2209      	movs	r2, #9
 800881a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800881c:	e003      	b.n	8008826 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800881e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008820:	2207      	movs	r2, #7
 8008822:	701a      	strb	r2, [r3, #0]
 8008824:	e000      	b.n	8008828 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008826:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800882c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008830:	3201      	adds	r2, #1
 8008832:	00d2      	lsls	r2, r2, #3
 8008834:	211a      	movs	r1, #26
 8008836:	fb01 f303 	mul.w	r3, r1, r3
 800883a:	4413      	add	r3, r2
 800883c:	3308      	adds	r3, #8
 800883e:	6a3a      	ldr	r2, [r7, #32]
 8008840:	4413      	add	r3, r2
 8008842:	3304      	adds	r3, #4
 8008844:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008848:	69b9      	ldr	r1, [r7, #24]
 800884a:	68f8      	ldr	r0, [r7, #12]
 800884c:	f000 f86f 	bl	800892e <USBH_ParseEPDesc>
 8008850:	4603      	mov	r3, r0
 8008852:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008856:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800885a:	3301      	adds	r3, #1
 800885c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008860:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008864:	2b01      	cmp	r3, #1
 8008866:	d80a      	bhi.n	800887e <USBH_ParseCfgDesc+0x1a6>
 8008868:	69fb      	ldr	r3, [r7, #28]
 800886a:	791b      	ldrb	r3, [r3, #4]
 800886c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008870:	429a      	cmp	r2, r3
 8008872:	d204      	bcs.n	800887e <USBH_ParseCfgDesc+0x1a6>
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	885a      	ldrh	r2, [r3, #2]
 8008878:	8afb      	ldrh	r3, [r7, #22]
 800887a:	429a      	cmp	r2, r3
 800887c:	d8ac      	bhi.n	80087d8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	791b      	ldrb	r3, [r3, #4]
 8008882:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008886:	429a      	cmp	r2, r3
 8008888:	d201      	bcs.n	800888e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800888a:	2303      	movs	r3, #3
 800888c:	e01c      	b.n	80088c8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800888e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008892:	3301      	adds	r3, #1
 8008894:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800889c:	2b01      	cmp	r3, #1
 800889e:	d805      	bhi.n	80088ac <USBH_ParseCfgDesc+0x1d4>
 80088a0:	6a3b      	ldr	r3, [r7, #32]
 80088a2:	885a      	ldrh	r2, [r3, #2]
 80088a4:	8afb      	ldrh	r3, [r7, #22]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	f63f af70 	bhi.w	800878c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80088ac:	6a3b      	ldr	r3, [r7, #32]
 80088ae:	791b      	ldrb	r3, [r3, #4]
 80088b0:	2b02      	cmp	r3, #2
 80088b2:	bf28      	it	cs
 80088b4:	2302      	movcs	r3, #2
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80088bc:	429a      	cmp	r2, r3
 80088be:	d201      	bcs.n	80088c4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80088c0:	2303      	movs	r3, #3
 80088c2:	e001      	b.n	80088c8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80088c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3730      	adds	r7, #48	@ 0x30
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	781a      	ldrb	r2, [r3, #0]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	785a      	ldrb	r2, [r3, #1]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	789a      	ldrb	r2, [r3, #2]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	78da      	ldrb	r2, [r3, #3]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	791a      	ldrb	r2, [r3, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	795a      	ldrb	r2, [r3, #5]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	799a      	ldrb	r2, [r3, #6]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	79da      	ldrb	r2, [r3, #7]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	7a1a      	ldrb	r2, [r3, #8]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	721a      	strb	r2, [r3, #8]
}
 8008922:	bf00      	nop
 8008924:	370c      	adds	r7, #12
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr

0800892e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800892e:	b480      	push	{r7}
 8008930:	b087      	sub	sp, #28
 8008932:	af00      	add	r7, sp, #0
 8008934:	60f8      	str	r0, [r7, #12]
 8008936:	60b9      	str	r1, [r7, #8]
 8008938:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800893a:	2300      	movs	r3, #0
 800893c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	781a      	ldrb	r2, [r3, #0]
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	785a      	ldrb	r2, [r3, #1]
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	789a      	ldrb	r2, [r3, #2]
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	78da      	ldrb	r2, [r3, #3]
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	3304      	adds	r3, #4
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	461a      	mov	r2, r3
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	3305      	adds	r3, #5
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	021b      	lsls	r3, r3, #8
 800896e:	b29b      	uxth	r3, r3
 8008970:	4313      	orrs	r3, r2
 8008972:	b29a      	uxth	r2, r3
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	799a      	ldrb	r2, [r3, #6]
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	889b      	ldrh	r3, [r3, #4]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d009      	beq.n	800899c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800898c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008990:	d804      	bhi.n	800899c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800899a:	d901      	bls.n	80089a0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800899c:	2303      	movs	r3, #3
 800899e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d136      	bne.n	8008a18 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	78db      	ldrb	r3, [r3, #3]
 80089ae:	f003 0303 	and.w	r3, r3, #3
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	d108      	bne.n	80089c8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	889b      	ldrh	r3, [r3, #4]
 80089ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089be:	f240 8097 	bls.w	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80089c2:	2303      	movs	r3, #3
 80089c4:	75fb      	strb	r3, [r7, #23]
 80089c6:	e093      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	78db      	ldrb	r3, [r3, #3]
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d107      	bne.n	80089e4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	889b      	ldrh	r3, [r3, #4]
 80089d8:	2b40      	cmp	r3, #64	@ 0x40
 80089da:	f240 8089 	bls.w	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80089de:	2303      	movs	r3, #3
 80089e0:	75fb      	strb	r3, [r7, #23]
 80089e2:	e085      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	78db      	ldrb	r3, [r3, #3]
 80089e8:	f003 0303 	and.w	r3, r3, #3
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d005      	beq.n	80089fc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	78db      	ldrb	r3, [r3, #3]
 80089f4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80089f8:	2b03      	cmp	r3, #3
 80089fa:	d10a      	bne.n	8008a12 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	799b      	ldrb	r3, [r3, #6]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d003      	beq.n	8008a0c <USBH_ParseEPDesc+0xde>
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	799b      	ldrb	r3, [r3, #6]
 8008a08:	2b10      	cmp	r3, #16
 8008a0a:	d970      	bls.n	8008aee <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008a0c:	2303      	movs	r3, #3
 8008a0e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008a10:	e06d      	b.n	8008aee <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008a12:	2303      	movs	r3, #3
 8008a14:	75fb      	strb	r3, [r7, #23]
 8008a16:	e06b      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d13c      	bne.n	8008a9c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	78db      	ldrb	r3, [r3, #3]
 8008a26:	f003 0303 	and.w	r3, r3, #3
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d005      	beq.n	8008a3a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	78db      	ldrb	r3, [r3, #3]
 8008a32:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d106      	bne.n	8008a48 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	889b      	ldrh	r3, [r3, #4]
 8008a3e:	2b40      	cmp	r3, #64	@ 0x40
 8008a40:	d956      	bls.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a42:	2303      	movs	r3, #3
 8008a44:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008a46:	e053      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	78db      	ldrb	r3, [r3, #3]
 8008a4c:	f003 0303 	and.w	r3, r3, #3
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d10e      	bne.n	8008a72 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	799b      	ldrb	r3, [r3, #6]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d007      	beq.n	8008a6c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008a60:	2b10      	cmp	r3, #16
 8008a62:	d803      	bhi.n	8008a6c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008a68:	2b40      	cmp	r3, #64	@ 0x40
 8008a6a:	d941      	bls.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	75fb      	strb	r3, [r7, #23]
 8008a70:	e03e      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	78db      	ldrb	r3, [r3, #3]
 8008a76:	f003 0303 	and.w	r3, r3, #3
 8008a7a:	2b03      	cmp	r3, #3
 8008a7c:	d10b      	bne.n	8008a96 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	799b      	ldrb	r3, [r3, #6]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d004      	beq.n	8008a90 <USBH_ParseEPDesc+0x162>
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	889b      	ldrh	r3, [r3, #4]
 8008a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a8e:	d32f      	bcc.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a90:	2303      	movs	r3, #3
 8008a92:	75fb      	strb	r3, [r7, #23]
 8008a94:	e02c      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008a96:	2303      	movs	r3, #3
 8008a98:	75fb      	strb	r3, [r7, #23]
 8008a9a:	e029      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d120      	bne.n	8008ae8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	78db      	ldrb	r3, [r3, #3]
 8008aaa:	f003 0303 	and.w	r3, r3, #3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d106      	bne.n	8008ac0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	889b      	ldrh	r3, [r3, #4]
 8008ab6:	2b08      	cmp	r3, #8
 8008ab8:	d01a      	beq.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008aba:	2303      	movs	r3, #3
 8008abc:	75fb      	strb	r3, [r7, #23]
 8008abe:	e017      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	78db      	ldrb	r3, [r3, #3]
 8008ac4:	f003 0303 	and.w	r3, r3, #3
 8008ac8:	2b03      	cmp	r3, #3
 8008aca:	d10a      	bne.n	8008ae2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	799b      	ldrb	r3, [r3, #6]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d003      	beq.n	8008adc <USBH_ParseEPDesc+0x1ae>
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	889b      	ldrh	r3, [r3, #4]
 8008ad8:	2b08      	cmp	r3, #8
 8008ada:	d909      	bls.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008adc:	2303      	movs	r3, #3
 8008ade:	75fb      	strb	r3, [r7, #23]
 8008ae0:	e006      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	75fb      	strb	r3, [r7, #23]
 8008ae6:	e003      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	75fb      	strb	r3, [r7, #23]
 8008aec:	e000      	b.n	8008af0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008aee:	bf00      	nop
  }

  return status;
 8008af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	371c      	adds	r7, #28
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr

08008afe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b087      	sub	sp, #28
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	60f8      	str	r0, [r7, #12]
 8008b06:	60b9      	str	r1, [r7, #8]
 8008b08:	4613      	mov	r3, r2
 8008b0a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	2b03      	cmp	r3, #3
 8008b14:	d120      	bne.n	8008b58 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	1e9a      	subs	r2, r3, #2
 8008b1c:	88fb      	ldrh	r3, [r7, #6]
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	bf28      	it	cs
 8008b22:	4613      	movcs	r3, r2
 8008b24:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	3302      	adds	r3, #2
 8008b2a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	82fb      	strh	r3, [r7, #22]
 8008b30:	e00b      	b.n	8008b4a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008b32:	8afb      	ldrh	r3, [r7, #22]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4413      	add	r3, r2
 8008b38:	781a      	ldrb	r2, [r3, #0]
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	3301      	adds	r3, #1
 8008b42:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008b44:	8afb      	ldrh	r3, [r7, #22]
 8008b46:	3302      	adds	r3, #2
 8008b48:	82fb      	strh	r3, [r7, #22]
 8008b4a:	8afa      	ldrh	r2, [r7, #22]
 8008b4c:	8abb      	ldrh	r3, [r7, #20]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d3ef      	bcc.n	8008b32 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2200      	movs	r2, #0
 8008b56:	701a      	strb	r2, [r3, #0]
  }
}
 8008b58:	bf00      	nop
 8008b5a:	371c      	adds	r7, #28
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	881b      	ldrh	r3, [r3, #0]
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	7812      	ldrb	r2, [r2, #0]
 8008b76:	4413      	add	r3, r2
 8008b78:	b29a      	uxth	r2, r3
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	4413      	add	r3, r2
 8008b88:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3714      	adds	r7, #20
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b086      	sub	sp, #24
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	789b      	ldrb	r3, [r3, #2]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d002      	beq.n	8008bb8 <USBH_CtlReq+0x20>
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d00f      	beq.n	8008bd6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008bb6:	e027      	b.n	8008c08 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	88fa      	ldrh	r2, [r7, #6]
 8008bc2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2202      	movs	r2, #2
 8008bce:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	75fb      	strb	r3, [r7, #23]
      break;
 8008bd4:	e018      	b.n	8008c08 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008bd6:	68f8      	ldr	r0, [r7, #12]
 8008bd8:	f000 f81c 	bl	8008c14 <USBH_HandleControl>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008be0:	7dfb      	ldrb	r3, [r7, #23]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d002      	beq.n	8008bec <USBH_CtlReq+0x54>
 8008be6:	7dfb      	ldrb	r3, [r7, #23]
 8008be8:	2b03      	cmp	r3, #3
 8008bea:	d106      	bne.n	8008bfa <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	761a      	strb	r2, [r3, #24]
      break;
 8008bf8:	e005      	b.n	8008c06 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008bfa:	7dfb      	ldrb	r3, [r7, #23]
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d102      	bne.n	8008c06 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2201      	movs	r2, #1
 8008c04:	709a      	strb	r2, [r3, #2]
      break;
 8008c06:	bf00      	nop
  }
  return status;
 8008c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3718      	adds	r7, #24
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
	...

08008c14 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af02      	add	r7, sp, #8
 8008c1a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c20:	2300      	movs	r3, #0
 8008c22:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	7e1b      	ldrb	r3, [r3, #24]
 8008c28:	3b01      	subs	r3, #1
 8008c2a:	2b0a      	cmp	r3, #10
 8008c2c:	f200 8157 	bhi.w	8008ede <USBH_HandleControl+0x2ca>
 8008c30:	a201      	add	r2, pc, #4	@ (adr r2, 8008c38 <USBH_HandleControl+0x24>)
 8008c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c36:	bf00      	nop
 8008c38:	08008c65 	.word	0x08008c65
 8008c3c:	08008c7f 	.word	0x08008c7f
 8008c40:	08008ce9 	.word	0x08008ce9
 8008c44:	08008d0f 	.word	0x08008d0f
 8008c48:	08008d49 	.word	0x08008d49
 8008c4c:	08008d73 	.word	0x08008d73
 8008c50:	08008dc5 	.word	0x08008dc5
 8008c54:	08008de7 	.word	0x08008de7
 8008c58:	08008e23 	.word	0x08008e23
 8008c5c:	08008e49 	.word	0x08008e49
 8008c60:	08008e87 	.word	0x08008e87
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f103 0110 	add.w	r1, r3, #16
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	795b      	ldrb	r3, [r3, #5]
 8008c6e:	461a      	mov	r2, r3
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f945 	bl	8008f00 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2202      	movs	r2, #2
 8008c7a:	761a      	strb	r2, [r3, #24]
      break;
 8008c7c:	e13a      	b.n	8008ef4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	795b      	ldrb	r3, [r3, #5]
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fcb5 	bl	80095f4 <USBH_LL_GetURBState>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008c8e:	7bbb      	ldrb	r3, [r7, #14]
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d11e      	bne.n	8008cd2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	7c1b      	ldrb	r3, [r3, #16]
 8008c98:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008c9c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	8adb      	ldrh	r3, [r3, #22]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d00a      	beq.n	8008cbc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008ca6:	7b7b      	ldrb	r3, [r7, #13]
 8008ca8:	2b80      	cmp	r3, #128	@ 0x80
 8008caa:	d103      	bne.n	8008cb4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2203      	movs	r2, #3
 8008cb0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008cb2:	e116      	b.n	8008ee2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2205      	movs	r2, #5
 8008cb8:	761a      	strb	r2, [r3, #24]
      break;
 8008cba:	e112      	b.n	8008ee2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8008cbc:	7b7b      	ldrb	r3, [r7, #13]
 8008cbe:	2b80      	cmp	r3, #128	@ 0x80
 8008cc0:	d103      	bne.n	8008cca <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2209      	movs	r2, #9
 8008cc6:	761a      	strb	r2, [r3, #24]
      break;
 8008cc8:	e10b      	b.n	8008ee2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2207      	movs	r2, #7
 8008cce:	761a      	strb	r2, [r3, #24]
      break;
 8008cd0:	e107      	b.n	8008ee2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d003      	beq.n	8008ce0 <USBH_HandleControl+0xcc>
 8008cd8:	7bbb      	ldrb	r3, [r7, #14]
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	f040 8101 	bne.w	8008ee2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	220b      	movs	r2, #11
 8008ce4:	761a      	strb	r2, [r3, #24]
      break;
 8008ce6:	e0fc      	b.n	8008ee2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6899      	ldr	r1, [r3, #8]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	899a      	ldrh	r2, [r3, #12]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	791b      	ldrb	r3, [r3, #4]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f93c 	bl	8008f7e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2204      	movs	r2, #4
 8008d0a:	761a      	strb	r2, [r3, #24]
      break;
 8008d0c:	e0f2      	b.n	8008ef4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	791b      	ldrb	r3, [r3, #4]
 8008d12:	4619      	mov	r1, r3
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 fc6d 	bl	80095f4 <USBH_LL_GetURBState>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008d1e:	7bbb      	ldrb	r3, [r7, #14]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d103      	bne.n	8008d2c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2209      	movs	r2, #9
 8008d28:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008d2a:	e0dc      	b.n	8008ee6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8008d2c:	7bbb      	ldrb	r3, [r7, #14]
 8008d2e:	2b05      	cmp	r3, #5
 8008d30:	d102      	bne.n	8008d38 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8008d32:	2303      	movs	r3, #3
 8008d34:	73fb      	strb	r3, [r7, #15]
      break;
 8008d36:	e0d6      	b.n	8008ee6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8008d38:	7bbb      	ldrb	r3, [r7, #14]
 8008d3a:	2b04      	cmp	r3, #4
 8008d3c:	f040 80d3 	bne.w	8008ee6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	220b      	movs	r2, #11
 8008d44:	761a      	strb	r2, [r3, #24]
      break;
 8008d46:	e0ce      	b.n	8008ee6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6899      	ldr	r1, [r3, #8]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	899a      	ldrh	r2, [r3, #12]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	795b      	ldrb	r3, [r3, #5]
 8008d54:	2001      	movs	r0, #1
 8008d56:	9000      	str	r0, [sp, #0]
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 f8eb 	bl	8008f34 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2206      	movs	r2, #6
 8008d6e:	761a      	strb	r2, [r3, #24]
      break;
 8008d70:	e0c0      	b.n	8008ef4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	795b      	ldrb	r3, [r3, #5]
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 fc3b 	bl	80095f4 <USBH_LL_GetURBState>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008d82:	7bbb      	ldrb	r3, [r7, #14]
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d103      	bne.n	8008d90 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2207      	movs	r2, #7
 8008d8c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008d8e:	e0ac      	b.n	8008eea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8008d90:	7bbb      	ldrb	r3, [r7, #14]
 8008d92:	2b05      	cmp	r3, #5
 8008d94:	d105      	bne.n	8008da2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	220c      	movs	r2, #12
 8008d9a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008d9c:	2303      	movs	r3, #3
 8008d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008da0:	e0a3      	b.n	8008eea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008da2:	7bbb      	ldrb	r3, [r7, #14]
 8008da4:	2b02      	cmp	r3, #2
 8008da6:	d103      	bne.n	8008db0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2205      	movs	r2, #5
 8008dac:	761a      	strb	r2, [r3, #24]
      break;
 8008dae:	e09c      	b.n	8008eea <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8008db0:	7bbb      	ldrb	r3, [r7, #14]
 8008db2:	2b04      	cmp	r3, #4
 8008db4:	f040 8099 	bne.w	8008eea <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	220b      	movs	r2, #11
 8008dbc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008dbe:	2302      	movs	r3, #2
 8008dc0:	73fb      	strb	r3, [r7, #15]
      break;
 8008dc2:	e092      	b.n	8008eea <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	791b      	ldrb	r3, [r3, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	2100      	movs	r1, #0
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f8d6 	bl	8008f7e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2208      	movs	r2, #8
 8008de2:	761a      	strb	r2, [r3, #24]

      break;
 8008de4:	e086      	b.n	8008ef4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	791b      	ldrb	r3, [r3, #4]
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fc01 	bl	80095f4 <USBH_LL_GetURBState>
 8008df2:	4603      	mov	r3, r0
 8008df4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d105      	bne.n	8008e08 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	220d      	movs	r2, #13
 8008e00:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008e02:	2300      	movs	r3, #0
 8008e04:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008e06:	e072      	b.n	8008eee <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8008e08:	7bbb      	ldrb	r3, [r7, #14]
 8008e0a:	2b04      	cmp	r3, #4
 8008e0c:	d103      	bne.n	8008e16 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	220b      	movs	r2, #11
 8008e12:	761a      	strb	r2, [r3, #24]
      break;
 8008e14:	e06b      	b.n	8008eee <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8008e16:	7bbb      	ldrb	r3, [r7, #14]
 8008e18:	2b05      	cmp	r3, #5
 8008e1a:	d168      	bne.n	8008eee <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e20:	e065      	b.n	8008eee <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	795b      	ldrb	r3, [r3, #5]
 8008e26:	2201      	movs	r2, #1
 8008e28:	9200      	str	r2, [sp, #0]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 f880 	bl	8008f34 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e3a:	b29a      	uxth	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	220a      	movs	r2, #10
 8008e44:	761a      	strb	r2, [r3, #24]
      break;
 8008e46:	e055      	b.n	8008ef4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	795b      	ldrb	r3, [r3, #5]
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fbd0 	bl	80095f4 <USBH_LL_GetURBState>
 8008e54:	4603      	mov	r3, r0
 8008e56:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008e58:	7bbb      	ldrb	r3, [r7, #14]
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d105      	bne.n	8008e6a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	220d      	movs	r2, #13
 8008e66:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008e68:	e043      	b.n	8008ef2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008e6a:	7bbb      	ldrb	r3, [r7, #14]
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d103      	bne.n	8008e78 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2209      	movs	r2, #9
 8008e74:	761a      	strb	r2, [r3, #24]
      break;
 8008e76:	e03c      	b.n	8008ef2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8008e78:	7bbb      	ldrb	r3, [r7, #14]
 8008e7a:	2b04      	cmp	r3, #4
 8008e7c:	d139      	bne.n	8008ef2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	220b      	movs	r2, #11
 8008e82:	761a      	strb	r2, [r3, #24]
      break;
 8008e84:	e035      	b.n	8008ef2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	7e5b      	ldrb	r3, [r3, #25]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	b2da      	uxtb	r2, r3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	765a      	strb	r2, [r3, #25]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	7e5b      	ldrb	r3, [r3, #25]
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d806      	bhi.n	8008ea8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008ea6:	e025      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008eae:	2106      	movs	r1, #6
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	795b      	ldrb	r3, [r3, #5]
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 f90d 	bl	80090e0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	791b      	ldrb	r3, [r3, #4]
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f000 f907 	bl	80090e0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008ed8:	2302      	movs	r3, #2
 8008eda:	73fb      	strb	r3, [r7, #15]
      break;
 8008edc:	e00a      	b.n	8008ef4 <USBH_HandleControl+0x2e0>

    default:
      break;
 8008ede:	bf00      	nop
 8008ee0:	e008      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      break;
 8008ee2:	bf00      	nop
 8008ee4:	e006      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      break;
 8008ee6:	bf00      	nop
 8008ee8:	e004      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      break;
 8008eea:	bf00      	nop
 8008eec:	e002      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      break;
 8008eee:	bf00      	nop
 8008ef0:	e000      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      break;
 8008ef2:	bf00      	nop
  }

  return status;
 8008ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3710      	adds	r7, #16
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop

08008f00 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b088      	sub	sp, #32
 8008f04:	af04      	add	r7, sp, #16
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008f0e:	79f9      	ldrb	r1, [r7, #7]
 8008f10:	2300      	movs	r3, #0
 8008f12:	9303      	str	r3, [sp, #12]
 8008f14:	2308      	movs	r3, #8
 8008f16:	9302      	str	r3, [sp, #8]
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	9301      	str	r3, [sp, #4]
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	2300      	movs	r3, #0
 8008f22:	2200      	movs	r2, #0
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	f000 fb34 	bl	8009592 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b088      	sub	sp, #32
 8008f38:	af04      	add	r7, sp, #16
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	4611      	mov	r1, r2
 8008f40:	461a      	mov	r2, r3
 8008f42:	460b      	mov	r3, r1
 8008f44:	80fb      	strh	r3, [r7, #6]
 8008f46:	4613      	mov	r3, r2
 8008f48:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d001      	beq.n	8008f58 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008f54:	2300      	movs	r3, #0
 8008f56:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008f58:	7979      	ldrb	r1, [r7, #5]
 8008f5a:	7e3b      	ldrb	r3, [r7, #24]
 8008f5c:	9303      	str	r3, [sp, #12]
 8008f5e:	88fb      	ldrh	r3, [r7, #6]
 8008f60:	9302      	str	r3, [sp, #8]
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	9301      	str	r3, [sp, #4]
 8008f66:	2301      	movs	r3, #1
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f000 fb0f 	bl	8009592 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008f74:	2300      	movs	r3, #0
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3710      	adds	r7, #16
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b088      	sub	sp, #32
 8008f82:	af04      	add	r7, sp, #16
 8008f84:	60f8      	str	r0, [r7, #12]
 8008f86:	60b9      	str	r1, [r7, #8]
 8008f88:	4611      	mov	r1, r2
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	80fb      	strh	r3, [r7, #6]
 8008f90:	4613      	mov	r3, r2
 8008f92:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008f94:	7979      	ldrb	r1, [r7, #5]
 8008f96:	2300      	movs	r3, #0
 8008f98:	9303      	str	r3, [sp, #12]
 8008f9a:	88fb      	ldrh	r3, [r7, #6]
 8008f9c:	9302      	str	r3, [sp, #8]
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	9301      	str	r3, [sp, #4]
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	2201      	movs	r2, #1
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 faf1 	bl	8009592 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008fb0:	2300      	movs	r3, #0

}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b088      	sub	sp, #32
 8008fbe:	af04      	add	r7, sp, #16
 8008fc0:	60f8      	str	r0, [r7, #12]
 8008fc2:	60b9      	str	r1, [r7, #8]
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	460b      	mov	r3, r1
 8008fca:	80fb      	strh	r3, [r7, #6]
 8008fcc:	4613      	mov	r3, r2
 8008fce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d001      	beq.n	8008fde <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008fde:	7979      	ldrb	r1, [r7, #5]
 8008fe0:	7e3b      	ldrb	r3, [r7, #24]
 8008fe2:	9303      	str	r3, [sp, #12]
 8008fe4:	88fb      	ldrh	r3, [r7, #6]
 8008fe6:	9302      	str	r3, [sp, #8]
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	9301      	str	r3, [sp, #4]
 8008fec:	2301      	movs	r3, #1
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f000 facc 	bl	8009592 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b088      	sub	sp, #32
 8009008:	af04      	add	r7, sp, #16
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	4611      	mov	r1, r2
 8009010:	461a      	mov	r2, r3
 8009012:	460b      	mov	r3, r1
 8009014:	80fb      	strh	r3, [r7, #6]
 8009016:	4613      	mov	r3, r2
 8009018:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800901a:	7979      	ldrb	r1, [r7, #5]
 800901c:	2300      	movs	r3, #0
 800901e:	9303      	str	r3, [sp, #12]
 8009020:	88fb      	ldrh	r3, [r7, #6]
 8009022:	9302      	str	r3, [sp, #8]
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	9301      	str	r3, [sp, #4]
 8009028:	2301      	movs	r3, #1
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	2302      	movs	r3, #2
 800902e:	2201      	movs	r2, #1
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f000 faae 	bl	8009592 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b086      	sub	sp, #24
 8009044:	af04      	add	r7, sp, #16
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	4608      	mov	r0, r1
 800904a:	4611      	mov	r1, r2
 800904c:	461a      	mov	r2, r3
 800904e:	4603      	mov	r3, r0
 8009050:	70fb      	strb	r3, [r7, #3]
 8009052:	460b      	mov	r3, r1
 8009054:	70bb      	strb	r3, [r7, #2]
 8009056:	4613      	mov	r3, r2
 8009058:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800905a:	7878      	ldrb	r0, [r7, #1]
 800905c:	78ba      	ldrb	r2, [r7, #2]
 800905e:	78f9      	ldrb	r1, [r7, #3]
 8009060:	8b3b      	ldrh	r3, [r7, #24]
 8009062:	9302      	str	r3, [sp, #8]
 8009064:	7d3b      	ldrb	r3, [r7, #20]
 8009066:	9301      	str	r3, [sp, #4]
 8009068:	7c3b      	ldrb	r3, [r7, #16]
 800906a:	9300      	str	r3, [sp, #0]
 800906c:	4603      	mov	r3, r0
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 fa53 	bl	800951a <USBH_LL_OpenPipe>

  return USBH_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3708      	adds	r7, #8
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b082      	sub	sp, #8
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
 8009086:	460b      	mov	r3, r1
 8009088:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800908a:	78fb      	ldrb	r3, [r7, #3]
 800908c:	4619      	mov	r1, r3
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fa72 	bl	8009578 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800909e:	b580      	push	{r7, lr}
 80090a0:	b084      	sub	sp, #16
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
 80090a6:	460b      	mov	r3, r1
 80090a8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 f836 	bl	800911c <USBH_GetFreePipe>
 80090b0:	4603      	mov	r3, r0
 80090b2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80090b4:	89fb      	ldrh	r3, [r7, #14]
 80090b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d00a      	beq.n	80090d4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80090be:	78fa      	ldrb	r2, [r7, #3]
 80090c0:	89fb      	ldrh	r3, [r7, #14]
 80090c2:	f003 030f 	and.w	r3, r3, #15
 80090c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80090ca:	6879      	ldr	r1, [r7, #4]
 80090cc:	33e0      	adds	r3, #224	@ 0xe0
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	440b      	add	r3, r1
 80090d2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80090d4:	89fb      	ldrh	r3, [r7, #14]
 80090d6:	b2db      	uxtb	r3, r3
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	460b      	mov	r3, r1
 80090ea:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80090ec:	78fb      	ldrb	r3, [r7, #3]
 80090ee:	2b0f      	cmp	r3, #15
 80090f0:	d80d      	bhi.n	800910e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80090f2:	78fb      	ldrb	r3, [r7, #3]
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	33e0      	adds	r3, #224	@ 0xe0
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4413      	add	r3, r2
 80090fc:	685a      	ldr	r2, [r3, #4]
 80090fe:	78fb      	ldrb	r3, [r7, #3]
 8009100:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009104:	6879      	ldr	r1, [r7, #4]
 8009106:	33e0      	adds	r3, #224	@ 0xe0
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	440b      	add	r3, r1
 800910c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800910e:	2300      	movs	r3, #0
}
 8009110:	4618      	mov	r0, r3
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr

0800911c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800911c:	b480      	push	{r7}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009124:	2300      	movs	r3, #0
 8009126:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009128:	2300      	movs	r3, #0
 800912a:	73fb      	strb	r3, [r7, #15]
 800912c:	e00f      	b.n	800914e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800912e:	7bfb      	ldrb	r3, [r7, #15]
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	33e0      	adds	r3, #224	@ 0xe0
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	4413      	add	r3, r2
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800913e:	2b00      	cmp	r3, #0
 8009140:	d102      	bne.n	8009148 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009142:	7bfb      	ldrb	r3, [r7, #15]
 8009144:	b29b      	uxth	r3, r3
 8009146:	e007      	b.n	8009158 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009148:	7bfb      	ldrb	r3, [r7, #15]
 800914a:	3301      	adds	r3, #1
 800914c:	73fb      	strb	r3, [r7, #15]
 800914e:	7bfb      	ldrb	r3, [r7, #15]
 8009150:	2b0f      	cmp	r3, #15
 8009152:	d9ec      	bls.n	800912e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009154:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009158:	4618      	mov	r0, r3
 800915a:	3714      	adds	r7, #20
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009168:	2201      	movs	r2, #1
 800916a:	490e      	ldr	r1, [pc, #56]	@ (80091a4 <MX_USB_HOST_Init+0x40>)
 800916c:	480e      	ldr	r0, [pc, #56]	@ (80091a8 <MX_USB_HOST_Init+0x44>)
 800916e:	f7fe fb0f 	bl	8007790 <USBH_Init>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009178:	f7f8 f934 	bl	80013e4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800917c:	490b      	ldr	r1, [pc, #44]	@ (80091ac <MX_USB_HOST_Init+0x48>)
 800917e:	480a      	ldr	r0, [pc, #40]	@ (80091a8 <MX_USB_HOST_Init+0x44>)
 8009180:	f7fe fbb1 	bl	80078e6 <USBH_RegisterClass>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d001      	beq.n	800918e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800918a:	f7f8 f92b 	bl	80013e4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800918e:	4806      	ldr	r0, [pc, #24]	@ (80091a8 <MX_USB_HOST_Init+0x44>)
 8009190:	f7fe fc35 	bl	80079fe <USBH_Start>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d001      	beq.n	800919e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800919a:	f7f8 f923 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800919e:	bf00      	nop
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	080091c5 	.word	0x080091c5
 80091a8:	20003098 	.word	0x20003098
 80091ac:	20000010 	.word	0x20000010

080091b0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80091b4:	4802      	ldr	r0, [pc, #8]	@ (80091c0 <MX_USB_HOST_Process+0x10>)
 80091b6:	f7fe fc33 	bl	8007a20 <USBH_Process>
}
 80091ba:	bf00      	nop
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	20003098 	.word	0x20003098

080091c4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	460b      	mov	r3, r1
 80091ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80091d0:	78fb      	ldrb	r3, [r7, #3]
 80091d2:	3b01      	subs	r3, #1
 80091d4:	2b04      	cmp	r3, #4
 80091d6:	d819      	bhi.n	800920c <USBH_UserProcess+0x48>
 80091d8:	a201      	add	r2, pc, #4	@ (adr r2, 80091e0 <USBH_UserProcess+0x1c>)
 80091da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091de:	bf00      	nop
 80091e0:	0800920d 	.word	0x0800920d
 80091e4:	080091fd 	.word	0x080091fd
 80091e8:	0800920d 	.word	0x0800920d
 80091ec:	08009205 	.word	0x08009205
 80091f0:	080091f5 	.word	0x080091f5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80091f4:	4b09      	ldr	r3, [pc, #36]	@ (800921c <USBH_UserProcess+0x58>)
 80091f6:	2203      	movs	r2, #3
 80091f8:	701a      	strb	r2, [r3, #0]
  break;
 80091fa:	e008      	b.n	800920e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80091fc:	4b07      	ldr	r3, [pc, #28]	@ (800921c <USBH_UserProcess+0x58>)
 80091fe:	2202      	movs	r2, #2
 8009200:	701a      	strb	r2, [r3, #0]
  break;
 8009202:	e004      	b.n	800920e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009204:	4b05      	ldr	r3, [pc, #20]	@ (800921c <USBH_UserProcess+0x58>)
 8009206:	2201      	movs	r2, #1
 8009208:	701a      	strb	r2, [r3, #0]
  break;
 800920a:	e000      	b.n	800920e <USBH_UserProcess+0x4a>

  default:
  break;
 800920c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800920e:	bf00      	nop
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
 800921a:	bf00      	nop
 800921c:	20003470 	.word	0x20003470

08009220 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b08a      	sub	sp, #40	@ 0x28
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009228:	f107 0314 	add.w	r3, r7, #20
 800922c:	2200      	movs	r2, #0
 800922e:	601a      	str	r2, [r3, #0]
 8009230:	605a      	str	r2, [r3, #4]
 8009232:	609a      	str	r2, [r3, #8]
 8009234:	60da      	str	r2, [r3, #12]
 8009236:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009240:	d147      	bne.n	80092d2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009242:	2300      	movs	r3, #0
 8009244:	613b      	str	r3, [r7, #16]
 8009246:	4b25      	ldr	r3, [pc, #148]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 8009248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924a:	4a24      	ldr	r2, [pc, #144]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 800924c:	f043 0301 	orr.w	r3, r3, #1
 8009250:	6313      	str	r3, [r2, #48]	@ 0x30
 8009252:	4b22      	ldr	r3, [pc, #136]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 8009254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	613b      	str	r3, [r7, #16]
 800925c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800925e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009264:	2300      	movs	r3, #0
 8009266:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009268:	2300      	movs	r3, #0
 800926a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800926c:	f107 0314 	add.w	r3, r7, #20
 8009270:	4619      	mov	r1, r3
 8009272:	481b      	ldr	r0, [pc, #108]	@ (80092e0 <HAL_HCD_MspInit+0xc0>)
 8009274:	f7f8 fc48 	bl	8001b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009278:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800927c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800927e:	2302      	movs	r3, #2
 8009280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009282:	2300      	movs	r3, #0
 8009284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009286:	2300      	movs	r3, #0
 8009288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800928a:	230a      	movs	r3, #10
 800928c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800928e:	f107 0314 	add.w	r3, r7, #20
 8009292:	4619      	mov	r1, r3
 8009294:	4812      	ldr	r0, [pc, #72]	@ (80092e0 <HAL_HCD_MspInit+0xc0>)
 8009296:	f7f8 fc37 	bl	8001b08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800929a:	4b10      	ldr	r3, [pc, #64]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 800929c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800929e:	4a0f      	ldr	r2, [pc, #60]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 80092a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092a4:	6353      	str	r3, [r2, #52]	@ 0x34
 80092a6:	2300      	movs	r3, #0
 80092a8:	60fb      	str	r3, [r7, #12]
 80092aa:	4b0c      	ldr	r3, [pc, #48]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 80092ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ae:	4a0b      	ldr	r2, [pc, #44]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 80092b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80092b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80092b6:	4b09      	ldr	r3, [pc, #36]	@ (80092dc <HAL_HCD_MspInit+0xbc>)
 80092b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092be:	60fb      	str	r3, [r7, #12]
 80092c0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80092c2:	2200      	movs	r2, #0
 80092c4:	2100      	movs	r1, #0
 80092c6:	2043      	movs	r0, #67	@ 0x43
 80092c8:	f7f8 fbe7 	bl	8001a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80092cc:	2043      	movs	r0, #67	@ 0x43
 80092ce:	f7f8 fc00 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80092d2:	bf00      	nop
 80092d4:	3728      	adds	r7, #40	@ 0x28
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	40023800 	.word	0x40023800
 80092e0:	40020000 	.word	0x40020000

080092e4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b082      	sub	sp, #8
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7fe ff6d 	bl	80081d2 <USBH_LL_IncTimer>
}
 80092f8:	bf00      	nop
 80092fa:	3708      	adds	r7, #8
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800930e:	4618      	mov	r0, r3
 8009310:	f7fe ffa9 	bl	8008266 <USBH_LL_Connect>
}
 8009314:	bf00      	nop
 8009316:	3708      	adds	r7, #8
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800932a:	4618      	mov	r0, r3
 800932c:	f7fe ffb2 	bl	8008294 <USBH_LL_Disconnect>
}
 8009330:	bf00      	nop
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	460b      	mov	r3, r1
 8009342:	70fb      	strb	r3, [r7, #3]
 8009344:	4613      	mov	r3, r2
 8009346:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009362:	4618      	mov	r0, r3
 8009364:	f7fe ff5f 	bl	8008226 <USBH_LL_PortEnabled>
}
 8009368:	bf00      	nop
 800936a:	3708      	adds	r7, #8
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800937e:	4618      	mov	r0, r3
 8009380:	f7fe ff5f 	bl	8008242 <USBH_LL_PortDisabled>
}
 8009384:	bf00      	nop
 8009386:	3708      	adds	r7, #8
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800939a:	2b01      	cmp	r3, #1
 800939c:	d12a      	bne.n	80093f4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800939e:	4a18      	ldr	r2, [pc, #96]	@ (8009400 <USBH_LL_Init+0x74>)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a15      	ldr	r2, [pc, #84]	@ (8009400 <USBH_LL_Init+0x74>)
 80093aa:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80093ae:	4b14      	ldr	r3, [pc, #80]	@ (8009400 <USBH_LL_Init+0x74>)
 80093b0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80093b4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80093b6:	4b12      	ldr	r3, [pc, #72]	@ (8009400 <USBH_LL_Init+0x74>)
 80093b8:	2208      	movs	r2, #8
 80093ba:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80093bc:	4b10      	ldr	r3, [pc, #64]	@ (8009400 <USBH_LL_Init+0x74>)
 80093be:	2201      	movs	r2, #1
 80093c0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80093c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009400 <USBH_LL_Init+0x74>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80093c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009400 <USBH_LL_Init+0x74>)
 80093ca:	2202      	movs	r2, #2
 80093cc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80093ce:	4b0c      	ldr	r3, [pc, #48]	@ (8009400 <USBH_LL_Init+0x74>)
 80093d0:	2200      	movs	r2, #0
 80093d2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80093d4:	480a      	ldr	r0, [pc, #40]	@ (8009400 <USBH_LL_Init+0x74>)
 80093d6:	f7f8 fd66 	bl	8001ea6 <HAL_HCD_Init>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d001      	beq.n	80093e4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80093e0:	f7f8 f800 	bl	80013e4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80093e4:	4806      	ldr	r0, [pc, #24]	@ (8009400 <USBH_LL_Init+0x74>)
 80093e6:	f7f9 f9a3 	bl	8002730 <HAL_HCD_GetCurrentFrame>
 80093ea:	4603      	mov	r3, r0
 80093ec:	4619      	mov	r1, r3
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f7fe fee0 	bl	80081b4 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 80093f4:	2300      	movs	r3, #0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3708      	adds	r7, #8
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	20003474 	.word	0x20003474

08009404 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800940c:	2300      	movs	r3, #0
 800940e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009410:	2300      	movs	r3, #0
 8009412:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800941a:	4618      	mov	r0, r3
 800941c:	f7f9 f910 	bl	8002640 <HAL_HCD_Start>
 8009420:	4603      	mov	r3, r0
 8009422:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009424:	7bfb      	ldrb	r3, [r7, #15]
 8009426:	4618      	mov	r0, r3
 8009428:	f000 f94c 	bl	80096c4 <USBH_Get_USB_Status>
 800942c:	4603      	mov	r3, r0
 800942e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009430:	7bbb      	ldrb	r3, [r7, #14]
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b084      	sub	sp, #16
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009442:	2300      	movs	r3, #0
 8009444:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009446:	2300      	movs	r3, #0
 8009448:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009450:	4618      	mov	r0, r3
 8009452:	f7f9 f918 	bl	8002686 <HAL_HCD_Stop>
 8009456:	4603      	mov	r3, r0
 8009458:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800945a:	7bfb      	ldrb	r3, [r7, #15]
 800945c:	4618      	mov	r0, r3
 800945e:	f000 f931 	bl	80096c4 <USBH_Get_USB_Status>
 8009462:	4603      	mov	r3, r0
 8009464:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009466:	7bbb      	ldrb	r3, [r7, #14]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009478:	2301      	movs	r3, #1
 800947a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009482:	4618      	mov	r0, r3
 8009484:	f7f9 f962 	bl	800274c <HAL_HCD_GetCurrentSpeed>
 8009488:	4603      	mov	r3, r0
 800948a:	2b02      	cmp	r3, #2
 800948c:	d00c      	beq.n	80094a8 <USBH_LL_GetSpeed+0x38>
 800948e:	2b02      	cmp	r3, #2
 8009490:	d80d      	bhi.n	80094ae <USBH_LL_GetSpeed+0x3e>
 8009492:	2b00      	cmp	r3, #0
 8009494:	d002      	beq.n	800949c <USBH_LL_GetSpeed+0x2c>
 8009496:	2b01      	cmp	r3, #1
 8009498:	d003      	beq.n	80094a2 <USBH_LL_GetSpeed+0x32>
 800949a:	e008      	b.n	80094ae <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800949c:	2300      	movs	r3, #0
 800949e:	73fb      	strb	r3, [r7, #15]
    break;
 80094a0:	e008      	b.n	80094b4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80094a2:	2301      	movs	r3, #1
 80094a4:	73fb      	strb	r3, [r7, #15]
    break;
 80094a6:	e005      	b.n	80094b4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80094a8:	2302      	movs	r3, #2
 80094aa:	73fb      	strb	r3, [r7, #15]
    break;
 80094ac:	e002      	b.n	80094b4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80094ae:	2301      	movs	r3, #1
 80094b0:	73fb      	strb	r3, [r7, #15]
    break;
 80094b2:	bf00      	nop
  }
  return  speed;
 80094b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3710      	adds	r7, #16
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80094be:	b580      	push	{r7, lr}
 80094c0:	b084      	sub	sp, #16
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094c6:	2300      	movs	r3, #0
 80094c8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80094ca:	2300      	movs	r3, #0
 80094cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7f9 f8f3 	bl	80026c0 <HAL_HCD_ResetPort>
 80094da:	4603      	mov	r3, r0
 80094dc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80094de:	7bfb      	ldrb	r3, [r7, #15]
 80094e0:	4618      	mov	r0, r3
 80094e2:	f000 f8ef 	bl	80096c4 <USBH_Get_USB_Status>
 80094e6:	4603      	mov	r3, r0
 80094e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	460b      	mov	r3, r1
 80094fe:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009506:	78fa      	ldrb	r2, [r7, #3]
 8009508:	4611      	mov	r1, r2
 800950a:	4618      	mov	r0, r3
 800950c:	f7f9 f8fb 	bl	8002706 <HAL_HCD_HC_GetXferCount>
 8009510:	4603      	mov	r3, r0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3708      	adds	r7, #8
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800951a:	b590      	push	{r4, r7, lr}
 800951c:	b089      	sub	sp, #36	@ 0x24
 800951e:	af04      	add	r7, sp, #16
 8009520:	6078      	str	r0, [r7, #4]
 8009522:	4608      	mov	r0, r1
 8009524:	4611      	mov	r1, r2
 8009526:	461a      	mov	r2, r3
 8009528:	4603      	mov	r3, r0
 800952a:	70fb      	strb	r3, [r7, #3]
 800952c:	460b      	mov	r3, r1
 800952e:	70bb      	strb	r3, [r7, #2]
 8009530:	4613      	mov	r3, r2
 8009532:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009534:	2300      	movs	r3, #0
 8009536:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009538:	2300      	movs	r3, #0
 800953a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009542:	787c      	ldrb	r4, [r7, #1]
 8009544:	78ba      	ldrb	r2, [r7, #2]
 8009546:	78f9      	ldrb	r1, [r7, #3]
 8009548:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800954a:	9302      	str	r3, [sp, #8]
 800954c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009550:	9301      	str	r3, [sp, #4]
 8009552:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009556:	9300      	str	r3, [sp, #0]
 8009558:	4623      	mov	r3, r4
 800955a:	f7f8 fd0b 	bl	8001f74 <HAL_HCD_HC_Init>
 800955e:	4603      	mov	r3, r0
 8009560:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009562:	7bfb      	ldrb	r3, [r7, #15]
 8009564:	4618      	mov	r0, r3
 8009566:	f000 f8ad 	bl	80096c4 <USBH_Get_USB_Status>
 800956a:	4603      	mov	r3, r0
 800956c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800956e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009570:	4618      	mov	r0, r3
 8009572:	3714      	adds	r7, #20
 8009574:	46bd      	mov	sp, r7
 8009576:	bd90      	pop	{r4, r7, pc}

08009578 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	460b      	mov	r3, r1
 8009582:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	370c      	adds	r7, #12
 800958a:	46bd      	mov	sp, r7
 800958c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009590:	4770      	bx	lr

08009592 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009592:	b590      	push	{r4, r7, lr}
 8009594:	b089      	sub	sp, #36	@ 0x24
 8009596:	af04      	add	r7, sp, #16
 8009598:	6078      	str	r0, [r7, #4]
 800959a:	4608      	mov	r0, r1
 800959c:	4611      	mov	r1, r2
 800959e:	461a      	mov	r2, r3
 80095a0:	4603      	mov	r3, r0
 80095a2:	70fb      	strb	r3, [r7, #3]
 80095a4:	460b      	mov	r3, r1
 80095a6:	70bb      	strb	r3, [r7, #2]
 80095a8:	4613      	mov	r3, r2
 80095aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095ac:	2300      	movs	r3, #0
 80095ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80095b0:	2300      	movs	r3, #0
 80095b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80095ba:	787c      	ldrb	r4, [r7, #1]
 80095bc:	78ba      	ldrb	r2, [r7, #2]
 80095be:	78f9      	ldrb	r1, [r7, #3]
 80095c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80095c4:	9303      	str	r3, [sp, #12]
 80095c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80095c8:	9302      	str	r3, [sp, #8]
 80095ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095cc:	9301      	str	r3, [sp, #4]
 80095ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80095d2:	9300      	str	r3, [sp, #0]
 80095d4:	4623      	mov	r3, r4
 80095d6:	f7f8 fd85 	bl	80020e4 <HAL_HCD_HC_SubmitRequest>
 80095da:	4603      	mov	r3, r0
 80095dc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80095de:	7bfb      	ldrb	r3, [r7, #15]
 80095e0:	4618      	mov	r0, r3
 80095e2:	f000 f86f 	bl	80096c4 <USBH_Get_USB_Status>
 80095e6:	4603      	mov	r3, r0
 80095e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3714      	adds	r7, #20
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd90      	pop	{r4, r7, pc}

080095f4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	460b      	mov	r3, r1
 80095fe:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	4611      	mov	r1, r2
 800960a:	4618      	mov	r0, r3
 800960c:	f7f9 f866 	bl	80026dc <HAL_HCD_HC_GetURBState>
 8009610:	4603      	mov	r3, r0
}
 8009612:	4618      	mov	r0, r3
 8009614:	3708      	adds	r7, #8
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}

0800961a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b082      	sub	sp, #8
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
 8009622:	460b      	mov	r3, r1
 8009624:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800962c:	2b01      	cmp	r3, #1
 800962e:	d103      	bne.n	8009638 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009630:	78fb      	ldrb	r3, [r7, #3]
 8009632:	4618      	mov	r0, r3
 8009634:	f000 f872 	bl	800971c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009638:	20c8      	movs	r0, #200	@ 0xc8
 800963a:	f7f8 f92f 	bl	800189c <HAL_Delay>
  return USBH_OK;
 800963e:	2300      	movs	r3, #0
}
 8009640:	4618      	mov	r0, r3
 8009642:	3708      	adds	r7, #8
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009648:	b480      	push	{r7}
 800964a:	b085      	sub	sp, #20
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	460b      	mov	r3, r1
 8009652:	70fb      	strb	r3, [r7, #3]
 8009654:	4613      	mov	r3, r2
 8009656:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800965e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009660:	78fa      	ldrb	r2, [r7, #3]
 8009662:	68f9      	ldr	r1, [r7, #12]
 8009664:	4613      	mov	r3, r2
 8009666:	011b      	lsls	r3, r3, #4
 8009668:	1a9b      	subs	r3, r3, r2
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	440b      	add	r3, r1
 800966e:	3317      	adds	r3, #23
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d00a      	beq.n	800968c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009676:	78fa      	ldrb	r2, [r7, #3]
 8009678:	68f9      	ldr	r1, [r7, #12]
 800967a:	4613      	mov	r3, r2
 800967c:	011b      	lsls	r3, r3, #4
 800967e:	1a9b      	subs	r3, r3, r2
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	440b      	add	r3, r1
 8009684:	333c      	adds	r3, #60	@ 0x3c
 8009686:	78ba      	ldrb	r2, [r7, #2]
 8009688:	701a      	strb	r2, [r3, #0]
 800968a:	e009      	b.n	80096a0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800968c:	78fa      	ldrb	r2, [r7, #3]
 800968e:	68f9      	ldr	r1, [r7, #12]
 8009690:	4613      	mov	r3, r2
 8009692:	011b      	lsls	r3, r3, #4
 8009694:	1a9b      	subs	r3, r3, r2
 8009696:	009b      	lsls	r3, r3, #2
 8009698:	440b      	add	r3, r1
 800969a:	333d      	adds	r3, #61	@ 0x3d
 800969c:	78ba      	ldrb	r2, [r7, #2]
 800969e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr

080096ae <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b082      	sub	sp, #8
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f7f8 f8f0 	bl	800189c <HAL_Delay>
}
 80096bc:	bf00      	nop
 80096be:	3708      	adds	r7, #8
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b085      	sub	sp, #20
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	4603      	mov	r3, r0
 80096cc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096ce:	2300      	movs	r3, #0
 80096d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80096d2:	79fb      	ldrb	r3, [r7, #7]
 80096d4:	2b03      	cmp	r3, #3
 80096d6:	d817      	bhi.n	8009708 <USBH_Get_USB_Status+0x44>
 80096d8:	a201      	add	r2, pc, #4	@ (adr r2, 80096e0 <USBH_Get_USB_Status+0x1c>)
 80096da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096de:	bf00      	nop
 80096e0:	080096f1 	.word	0x080096f1
 80096e4:	080096f7 	.word	0x080096f7
 80096e8:	080096fd 	.word	0x080096fd
 80096ec:	08009703 	.word	0x08009703
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80096f0:	2300      	movs	r3, #0
 80096f2:	73fb      	strb	r3, [r7, #15]
    break;
 80096f4:	e00b      	b.n	800970e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80096f6:	2302      	movs	r3, #2
 80096f8:	73fb      	strb	r3, [r7, #15]
    break;
 80096fa:	e008      	b.n	800970e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80096fc:	2301      	movs	r3, #1
 80096fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009700:	e005      	b.n	800970e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009702:	2302      	movs	r3, #2
 8009704:	73fb      	strb	r3, [r7, #15]
    break;
 8009706:	e002      	b.n	800970e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009708:	2302      	movs	r3, #2
 800970a:	73fb      	strb	r3, [r7, #15]
    break;
 800970c:	bf00      	nop
  }
  return usb_status;
 800970e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	4603      	mov	r3, r0
 8009724:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009726:	79fb      	ldrb	r3, [r7, #7]
 8009728:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800972a:	79fb      	ldrb	r3, [r7, #7]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d102      	bne.n	8009736 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]
 8009734:	e001      	b.n	800973a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009736:	2301      	movs	r3, #1
 8009738:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800973a:	7bfb      	ldrb	r3, [r7, #15]
 800973c:	461a      	mov	r2, r3
 800973e:	2101      	movs	r1, #1
 8009740:	4803      	ldr	r0, [pc, #12]	@ (8009750 <MX_DriverVbusFS+0x34>)
 8009742:	f7f8 fb7d 	bl	8001e40 <HAL_GPIO_WritePin>
}
 8009746:	bf00      	nop
 8009748:	3710      	adds	r7, #16
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	40020800 	.word	0x40020800

08009754 <malloc>:
 8009754:	4b02      	ldr	r3, [pc, #8]	@ (8009760 <malloc+0xc>)
 8009756:	4601      	mov	r1, r0
 8009758:	6818      	ldr	r0, [r3, #0]
 800975a:	f000 b82d 	b.w	80097b8 <_malloc_r>
 800975e:	bf00      	nop
 8009760:	20000030 	.word	0x20000030

08009764 <free>:
 8009764:	4b02      	ldr	r3, [pc, #8]	@ (8009770 <free+0xc>)
 8009766:	4601      	mov	r1, r0
 8009768:	6818      	ldr	r0, [r3, #0]
 800976a:	f000 b939 	b.w	80099e0 <_free_r>
 800976e:	bf00      	nop
 8009770:	20000030 	.word	0x20000030

08009774 <sbrk_aligned>:
 8009774:	b570      	push	{r4, r5, r6, lr}
 8009776:	4e0f      	ldr	r6, [pc, #60]	@ (80097b4 <sbrk_aligned+0x40>)
 8009778:	460c      	mov	r4, r1
 800977a:	6831      	ldr	r1, [r6, #0]
 800977c:	4605      	mov	r5, r0
 800977e:	b911      	cbnz	r1, 8009786 <sbrk_aligned+0x12>
 8009780:	f000 f8e4 	bl	800994c <_sbrk_r>
 8009784:	6030      	str	r0, [r6, #0]
 8009786:	4621      	mov	r1, r4
 8009788:	4628      	mov	r0, r5
 800978a:	f000 f8df 	bl	800994c <_sbrk_r>
 800978e:	1c43      	adds	r3, r0, #1
 8009790:	d103      	bne.n	800979a <sbrk_aligned+0x26>
 8009792:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009796:	4620      	mov	r0, r4
 8009798:	bd70      	pop	{r4, r5, r6, pc}
 800979a:	1cc4      	adds	r4, r0, #3
 800979c:	f024 0403 	bic.w	r4, r4, #3
 80097a0:	42a0      	cmp	r0, r4
 80097a2:	d0f8      	beq.n	8009796 <sbrk_aligned+0x22>
 80097a4:	1a21      	subs	r1, r4, r0
 80097a6:	4628      	mov	r0, r5
 80097a8:	f000 f8d0 	bl	800994c <_sbrk_r>
 80097ac:	3001      	adds	r0, #1
 80097ae:	d1f2      	bne.n	8009796 <sbrk_aligned+0x22>
 80097b0:	e7ef      	b.n	8009792 <sbrk_aligned+0x1e>
 80097b2:	bf00      	nop
 80097b4:	20003854 	.word	0x20003854

080097b8 <_malloc_r>:
 80097b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097bc:	1ccd      	adds	r5, r1, #3
 80097be:	f025 0503 	bic.w	r5, r5, #3
 80097c2:	3508      	adds	r5, #8
 80097c4:	2d0c      	cmp	r5, #12
 80097c6:	bf38      	it	cc
 80097c8:	250c      	movcc	r5, #12
 80097ca:	2d00      	cmp	r5, #0
 80097cc:	4606      	mov	r6, r0
 80097ce:	db01      	blt.n	80097d4 <_malloc_r+0x1c>
 80097d0:	42a9      	cmp	r1, r5
 80097d2:	d904      	bls.n	80097de <_malloc_r+0x26>
 80097d4:	230c      	movs	r3, #12
 80097d6:	6033      	str	r3, [r6, #0]
 80097d8:	2000      	movs	r0, #0
 80097da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098b4 <_malloc_r+0xfc>
 80097e2:	f000 f869 	bl	80098b8 <__malloc_lock>
 80097e6:	f8d8 3000 	ldr.w	r3, [r8]
 80097ea:	461c      	mov	r4, r3
 80097ec:	bb44      	cbnz	r4, 8009840 <_malloc_r+0x88>
 80097ee:	4629      	mov	r1, r5
 80097f0:	4630      	mov	r0, r6
 80097f2:	f7ff ffbf 	bl	8009774 <sbrk_aligned>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	4604      	mov	r4, r0
 80097fa:	d158      	bne.n	80098ae <_malloc_r+0xf6>
 80097fc:	f8d8 4000 	ldr.w	r4, [r8]
 8009800:	4627      	mov	r7, r4
 8009802:	2f00      	cmp	r7, #0
 8009804:	d143      	bne.n	800988e <_malloc_r+0xd6>
 8009806:	2c00      	cmp	r4, #0
 8009808:	d04b      	beq.n	80098a2 <_malloc_r+0xea>
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	4639      	mov	r1, r7
 800980e:	4630      	mov	r0, r6
 8009810:	eb04 0903 	add.w	r9, r4, r3
 8009814:	f000 f89a 	bl	800994c <_sbrk_r>
 8009818:	4581      	cmp	r9, r0
 800981a:	d142      	bne.n	80098a2 <_malloc_r+0xea>
 800981c:	6821      	ldr	r1, [r4, #0]
 800981e:	1a6d      	subs	r5, r5, r1
 8009820:	4629      	mov	r1, r5
 8009822:	4630      	mov	r0, r6
 8009824:	f7ff ffa6 	bl	8009774 <sbrk_aligned>
 8009828:	3001      	adds	r0, #1
 800982a:	d03a      	beq.n	80098a2 <_malloc_r+0xea>
 800982c:	6823      	ldr	r3, [r4, #0]
 800982e:	442b      	add	r3, r5
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	f8d8 3000 	ldr.w	r3, [r8]
 8009836:	685a      	ldr	r2, [r3, #4]
 8009838:	bb62      	cbnz	r2, 8009894 <_malloc_r+0xdc>
 800983a:	f8c8 7000 	str.w	r7, [r8]
 800983e:	e00f      	b.n	8009860 <_malloc_r+0xa8>
 8009840:	6822      	ldr	r2, [r4, #0]
 8009842:	1b52      	subs	r2, r2, r5
 8009844:	d420      	bmi.n	8009888 <_malloc_r+0xd0>
 8009846:	2a0b      	cmp	r2, #11
 8009848:	d917      	bls.n	800987a <_malloc_r+0xc2>
 800984a:	1961      	adds	r1, r4, r5
 800984c:	42a3      	cmp	r3, r4
 800984e:	6025      	str	r5, [r4, #0]
 8009850:	bf18      	it	ne
 8009852:	6059      	strne	r1, [r3, #4]
 8009854:	6863      	ldr	r3, [r4, #4]
 8009856:	bf08      	it	eq
 8009858:	f8c8 1000 	streq.w	r1, [r8]
 800985c:	5162      	str	r2, [r4, r5]
 800985e:	604b      	str	r3, [r1, #4]
 8009860:	4630      	mov	r0, r6
 8009862:	f000 f82f 	bl	80098c4 <__malloc_unlock>
 8009866:	f104 000b 	add.w	r0, r4, #11
 800986a:	1d23      	adds	r3, r4, #4
 800986c:	f020 0007 	bic.w	r0, r0, #7
 8009870:	1ac2      	subs	r2, r0, r3
 8009872:	bf1c      	itt	ne
 8009874:	1a1b      	subne	r3, r3, r0
 8009876:	50a3      	strne	r3, [r4, r2]
 8009878:	e7af      	b.n	80097da <_malloc_r+0x22>
 800987a:	6862      	ldr	r2, [r4, #4]
 800987c:	42a3      	cmp	r3, r4
 800987e:	bf0c      	ite	eq
 8009880:	f8c8 2000 	streq.w	r2, [r8]
 8009884:	605a      	strne	r2, [r3, #4]
 8009886:	e7eb      	b.n	8009860 <_malloc_r+0xa8>
 8009888:	4623      	mov	r3, r4
 800988a:	6864      	ldr	r4, [r4, #4]
 800988c:	e7ae      	b.n	80097ec <_malloc_r+0x34>
 800988e:	463c      	mov	r4, r7
 8009890:	687f      	ldr	r7, [r7, #4]
 8009892:	e7b6      	b.n	8009802 <_malloc_r+0x4a>
 8009894:	461a      	mov	r2, r3
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	42a3      	cmp	r3, r4
 800989a:	d1fb      	bne.n	8009894 <_malloc_r+0xdc>
 800989c:	2300      	movs	r3, #0
 800989e:	6053      	str	r3, [r2, #4]
 80098a0:	e7de      	b.n	8009860 <_malloc_r+0xa8>
 80098a2:	230c      	movs	r3, #12
 80098a4:	6033      	str	r3, [r6, #0]
 80098a6:	4630      	mov	r0, r6
 80098a8:	f000 f80c 	bl	80098c4 <__malloc_unlock>
 80098ac:	e794      	b.n	80097d8 <_malloc_r+0x20>
 80098ae:	6005      	str	r5, [r0, #0]
 80098b0:	e7d6      	b.n	8009860 <_malloc_r+0xa8>
 80098b2:	bf00      	nop
 80098b4:	20003858 	.word	0x20003858

080098b8 <__malloc_lock>:
 80098b8:	4801      	ldr	r0, [pc, #4]	@ (80098c0 <__malloc_lock+0x8>)
 80098ba:	f000 b881 	b.w	80099c0 <__retarget_lock_acquire_recursive>
 80098be:	bf00      	nop
 80098c0:	20003998 	.word	0x20003998

080098c4 <__malloc_unlock>:
 80098c4:	4801      	ldr	r0, [pc, #4]	@ (80098cc <__malloc_unlock+0x8>)
 80098c6:	f000 b87c 	b.w	80099c2 <__retarget_lock_release_recursive>
 80098ca:	bf00      	nop
 80098cc:	20003998 	.word	0x20003998

080098d0 <sniprintf>:
 80098d0:	b40c      	push	{r2, r3}
 80098d2:	b530      	push	{r4, r5, lr}
 80098d4:	4b18      	ldr	r3, [pc, #96]	@ (8009938 <sniprintf+0x68>)
 80098d6:	1e0c      	subs	r4, r1, #0
 80098d8:	681d      	ldr	r5, [r3, #0]
 80098da:	b09d      	sub	sp, #116	@ 0x74
 80098dc:	da08      	bge.n	80098f0 <sniprintf+0x20>
 80098de:	238b      	movs	r3, #139	@ 0x8b
 80098e0:	602b      	str	r3, [r5, #0]
 80098e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098e6:	b01d      	add	sp, #116	@ 0x74
 80098e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098ec:	b002      	add	sp, #8
 80098ee:	4770      	bx	lr
 80098f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80098f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80098f8:	f04f 0300 	mov.w	r3, #0
 80098fc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80098fe:	bf14      	ite	ne
 8009900:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009904:	4623      	moveq	r3, r4
 8009906:	9304      	str	r3, [sp, #16]
 8009908:	9307      	str	r3, [sp, #28]
 800990a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800990e:	9002      	str	r0, [sp, #8]
 8009910:	9006      	str	r0, [sp, #24]
 8009912:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009916:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009918:	ab21      	add	r3, sp, #132	@ 0x84
 800991a:	a902      	add	r1, sp, #8
 800991c:	4628      	mov	r0, r5
 800991e:	9301      	str	r3, [sp, #4]
 8009920:	f000 f904 	bl	8009b2c <_svfiprintf_r>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	bfbc      	itt	lt
 8009928:	238b      	movlt	r3, #139	@ 0x8b
 800992a:	602b      	strlt	r3, [r5, #0]
 800992c:	2c00      	cmp	r4, #0
 800992e:	d0da      	beq.n	80098e6 <sniprintf+0x16>
 8009930:	9b02      	ldr	r3, [sp, #8]
 8009932:	2200      	movs	r2, #0
 8009934:	701a      	strb	r2, [r3, #0]
 8009936:	e7d6      	b.n	80098e6 <sniprintf+0x16>
 8009938:	20000030 	.word	0x20000030

0800993c <memset>:
 800993c:	4402      	add	r2, r0
 800993e:	4603      	mov	r3, r0
 8009940:	4293      	cmp	r3, r2
 8009942:	d100      	bne.n	8009946 <memset+0xa>
 8009944:	4770      	bx	lr
 8009946:	f803 1b01 	strb.w	r1, [r3], #1
 800994a:	e7f9      	b.n	8009940 <memset+0x4>

0800994c <_sbrk_r>:
 800994c:	b538      	push	{r3, r4, r5, lr}
 800994e:	4d06      	ldr	r5, [pc, #24]	@ (8009968 <_sbrk_r+0x1c>)
 8009950:	2300      	movs	r3, #0
 8009952:	4604      	mov	r4, r0
 8009954:	4608      	mov	r0, r1
 8009956:	602b      	str	r3, [r5, #0]
 8009958:	f7f7 febc 	bl	80016d4 <_sbrk>
 800995c:	1c43      	adds	r3, r0, #1
 800995e:	d102      	bne.n	8009966 <_sbrk_r+0x1a>
 8009960:	682b      	ldr	r3, [r5, #0]
 8009962:	b103      	cbz	r3, 8009966 <_sbrk_r+0x1a>
 8009964:	6023      	str	r3, [r4, #0]
 8009966:	bd38      	pop	{r3, r4, r5, pc}
 8009968:	20003994 	.word	0x20003994

0800996c <__errno>:
 800996c:	4b01      	ldr	r3, [pc, #4]	@ (8009974 <__errno+0x8>)
 800996e:	6818      	ldr	r0, [r3, #0]
 8009970:	4770      	bx	lr
 8009972:	bf00      	nop
 8009974:	20000030 	.word	0x20000030

08009978 <__libc_init_array>:
 8009978:	b570      	push	{r4, r5, r6, lr}
 800997a:	4d0d      	ldr	r5, [pc, #52]	@ (80099b0 <__libc_init_array+0x38>)
 800997c:	4c0d      	ldr	r4, [pc, #52]	@ (80099b4 <__libc_init_array+0x3c>)
 800997e:	1b64      	subs	r4, r4, r5
 8009980:	10a4      	asrs	r4, r4, #2
 8009982:	2600      	movs	r6, #0
 8009984:	42a6      	cmp	r6, r4
 8009986:	d109      	bne.n	800999c <__libc_init_array+0x24>
 8009988:	4d0b      	ldr	r5, [pc, #44]	@ (80099b8 <__libc_init_array+0x40>)
 800998a:	4c0c      	ldr	r4, [pc, #48]	@ (80099bc <__libc_init_array+0x44>)
 800998c:	f000 fba6 	bl	800a0dc <_init>
 8009990:	1b64      	subs	r4, r4, r5
 8009992:	10a4      	asrs	r4, r4, #2
 8009994:	2600      	movs	r6, #0
 8009996:	42a6      	cmp	r6, r4
 8009998:	d105      	bne.n	80099a6 <__libc_init_array+0x2e>
 800999a:	bd70      	pop	{r4, r5, r6, pc}
 800999c:	f855 3b04 	ldr.w	r3, [r5], #4
 80099a0:	4798      	blx	r3
 80099a2:	3601      	adds	r6, #1
 80099a4:	e7ee      	b.n	8009984 <__libc_init_array+0xc>
 80099a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80099aa:	4798      	blx	r3
 80099ac:	3601      	adds	r6, #1
 80099ae:	e7f2      	b.n	8009996 <__libc_init_array+0x1e>
 80099b0:	0800a298 	.word	0x0800a298
 80099b4:	0800a298 	.word	0x0800a298
 80099b8:	0800a298 	.word	0x0800a298
 80099bc:	0800a29c 	.word	0x0800a29c

080099c0 <__retarget_lock_acquire_recursive>:
 80099c0:	4770      	bx	lr

080099c2 <__retarget_lock_release_recursive>:
 80099c2:	4770      	bx	lr

080099c4 <memcpy>:
 80099c4:	440a      	add	r2, r1
 80099c6:	4291      	cmp	r1, r2
 80099c8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80099cc:	d100      	bne.n	80099d0 <memcpy+0xc>
 80099ce:	4770      	bx	lr
 80099d0:	b510      	push	{r4, lr}
 80099d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099da:	4291      	cmp	r1, r2
 80099dc:	d1f9      	bne.n	80099d2 <memcpy+0xe>
 80099de:	bd10      	pop	{r4, pc}

080099e0 <_free_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4605      	mov	r5, r0
 80099e4:	2900      	cmp	r1, #0
 80099e6:	d041      	beq.n	8009a6c <_free_r+0x8c>
 80099e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099ec:	1f0c      	subs	r4, r1, #4
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	bfb8      	it	lt
 80099f2:	18e4      	addlt	r4, r4, r3
 80099f4:	f7ff ff60 	bl	80098b8 <__malloc_lock>
 80099f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a70 <_free_r+0x90>)
 80099fa:	6813      	ldr	r3, [r2, #0]
 80099fc:	b933      	cbnz	r3, 8009a0c <_free_r+0x2c>
 80099fe:	6063      	str	r3, [r4, #4]
 8009a00:	6014      	str	r4, [r2, #0]
 8009a02:	4628      	mov	r0, r5
 8009a04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a08:	f7ff bf5c 	b.w	80098c4 <__malloc_unlock>
 8009a0c:	42a3      	cmp	r3, r4
 8009a0e:	d908      	bls.n	8009a22 <_free_r+0x42>
 8009a10:	6820      	ldr	r0, [r4, #0]
 8009a12:	1821      	adds	r1, r4, r0
 8009a14:	428b      	cmp	r3, r1
 8009a16:	bf01      	itttt	eq
 8009a18:	6819      	ldreq	r1, [r3, #0]
 8009a1a:	685b      	ldreq	r3, [r3, #4]
 8009a1c:	1809      	addeq	r1, r1, r0
 8009a1e:	6021      	streq	r1, [r4, #0]
 8009a20:	e7ed      	b.n	80099fe <_free_r+0x1e>
 8009a22:	461a      	mov	r2, r3
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	b10b      	cbz	r3, 8009a2c <_free_r+0x4c>
 8009a28:	42a3      	cmp	r3, r4
 8009a2a:	d9fa      	bls.n	8009a22 <_free_r+0x42>
 8009a2c:	6811      	ldr	r1, [r2, #0]
 8009a2e:	1850      	adds	r0, r2, r1
 8009a30:	42a0      	cmp	r0, r4
 8009a32:	d10b      	bne.n	8009a4c <_free_r+0x6c>
 8009a34:	6820      	ldr	r0, [r4, #0]
 8009a36:	4401      	add	r1, r0
 8009a38:	1850      	adds	r0, r2, r1
 8009a3a:	4283      	cmp	r3, r0
 8009a3c:	6011      	str	r1, [r2, #0]
 8009a3e:	d1e0      	bne.n	8009a02 <_free_r+0x22>
 8009a40:	6818      	ldr	r0, [r3, #0]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	6053      	str	r3, [r2, #4]
 8009a46:	4408      	add	r0, r1
 8009a48:	6010      	str	r0, [r2, #0]
 8009a4a:	e7da      	b.n	8009a02 <_free_r+0x22>
 8009a4c:	d902      	bls.n	8009a54 <_free_r+0x74>
 8009a4e:	230c      	movs	r3, #12
 8009a50:	602b      	str	r3, [r5, #0]
 8009a52:	e7d6      	b.n	8009a02 <_free_r+0x22>
 8009a54:	6820      	ldr	r0, [r4, #0]
 8009a56:	1821      	adds	r1, r4, r0
 8009a58:	428b      	cmp	r3, r1
 8009a5a:	bf04      	itt	eq
 8009a5c:	6819      	ldreq	r1, [r3, #0]
 8009a5e:	685b      	ldreq	r3, [r3, #4]
 8009a60:	6063      	str	r3, [r4, #4]
 8009a62:	bf04      	itt	eq
 8009a64:	1809      	addeq	r1, r1, r0
 8009a66:	6021      	streq	r1, [r4, #0]
 8009a68:	6054      	str	r4, [r2, #4]
 8009a6a:	e7ca      	b.n	8009a02 <_free_r+0x22>
 8009a6c:	bd38      	pop	{r3, r4, r5, pc}
 8009a6e:	bf00      	nop
 8009a70:	20003858 	.word	0x20003858

08009a74 <__ssputs_r>:
 8009a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a78:	688e      	ldr	r6, [r1, #8]
 8009a7a:	461f      	mov	r7, r3
 8009a7c:	42be      	cmp	r6, r7
 8009a7e:	680b      	ldr	r3, [r1, #0]
 8009a80:	4682      	mov	sl, r0
 8009a82:	460c      	mov	r4, r1
 8009a84:	4690      	mov	r8, r2
 8009a86:	d82d      	bhi.n	8009ae4 <__ssputs_r+0x70>
 8009a88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a90:	d026      	beq.n	8009ae0 <__ssputs_r+0x6c>
 8009a92:	6965      	ldr	r5, [r4, #20]
 8009a94:	6909      	ldr	r1, [r1, #16]
 8009a96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a9a:	eba3 0901 	sub.w	r9, r3, r1
 8009a9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009aa2:	1c7b      	adds	r3, r7, #1
 8009aa4:	444b      	add	r3, r9
 8009aa6:	106d      	asrs	r5, r5, #1
 8009aa8:	429d      	cmp	r5, r3
 8009aaa:	bf38      	it	cc
 8009aac:	461d      	movcc	r5, r3
 8009aae:	0553      	lsls	r3, r2, #21
 8009ab0:	d527      	bpl.n	8009b02 <__ssputs_r+0x8e>
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	f7ff fe80 	bl	80097b8 <_malloc_r>
 8009ab8:	4606      	mov	r6, r0
 8009aba:	b360      	cbz	r0, 8009b16 <__ssputs_r+0xa2>
 8009abc:	6921      	ldr	r1, [r4, #16]
 8009abe:	464a      	mov	r2, r9
 8009ac0:	f7ff ff80 	bl	80099c4 <memcpy>
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ace:	81a3      	strh	r3, [r4, #12]
 8009ad0:	6126      	str	r6, [r4, #16]
 8009ad2:	6165      	str	r5, [r4, #20]
 8009ad4:	444e      	add	r6, r9
 8009ad6:	eba5 0509 	sub.w	r5, r5, r9
 8009ada:	6026      	str	r6, [r4, #0]
 8009adc:	60a5      	str	r5, [r4, #8]
 8009ade:	463e      	mov	r6, r7
 8009ae0:	42be      	cmp	r6, r7
 8009ae2:	d900      	bls.n	8009ae6 <__ssputs_r+0x72>
 8009ae4:	463e      	mov	r6, r7
 8009ae6:	6820      	ldr	r0, [r4, #0]
 8009ae8:	4632      	mov	r2, r6
 8009aea:	4641      	mov	r1, r8
 8009aec:	f000 faa6 	bl	800a03c <memmove>
 8009af0:	68a3      	ldr	r3, [r4, #8]
 8009af2:	1b9b      	subs	r3, r3, r6
 8009af4:	60a3      	str	r3, [r4, #8]
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	4433      	add	r3, r6
 8009afa:	6023      	str	r3, [r4, #0]
 8009afc:	2000      	movs	r0, #0
 8009afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b02:	462a      	mov	r2, r5
 8009b04:	f000 fab4 	bl	800a070 <_realloc_r>
 8009b08:	4606      	mov	r6, r0
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	d1e0      	bne.n	8009ad0 <__ssputs_r+0x5c>
 8009b0e:	6921      	ldr	r1, [r4, #16]
 8009b10:	4650      	mov	r0, sl
 8009b12:	f7ff ff65 	bl	80099e0 <_free_r>
 8009b16:	230c      	movs	r3, #12
 8009b18:	f8ca 3000 	str.w	r3, [sl]
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b28:	e7e9      	b.n	8009afe <__ssputs_r+0x8a>
	...

08009b2c <_svfiprintf_r>:
 8009b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b30:	4698      	mov	r8, r3
 8009b32:	898b      	ldrh	r3, [r1, #12]
 8009b34:	061b      	lsls	r3, r3, #24
 8009b36:	b09d      	sub	sp, #116	@ 0x74
 8009b38:	4607      	mov	r7, r0
 8009b3a:	460d      	mov	r5, r1
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	d510      	bpl.n	8009b62 <_svfiprintf_r+0x36>
 8009b40:	690b      	ldr	r3, [r1, #16]
 8009b42:	b973      	cbnz	r3, 8009b62 <_svfiprintf_r+0x36>
 8009b44:	2140      	movs	r1, #64	@ 0x40
 8009b46:	f7ff fe37 	bl	80097b8 <_malloc_r>
 8009b4a:	6028      	str	r0, [r5, #0]
 8009b4c:	6128      	str	r0, [r5, #16]
 8009b4e:	b930      	cbnz	r0, 8009b5e <_svfiprintf_r+0x32>
 8009b50:	230c      	movs	r3, #12
 8009b52:	603b      	str	r3, [r7, #0]
 8009b54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b58:	b01d      	add	sp, #116	@ 0x74
 8009b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5e:	2340      	movs	r3, #64	@ 0x40
 8009b60:	616b      	str	r3, [r5, #20]
 8009b62:	2300      	movs	r3, #0
 8009b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b66:	2320      	movs	r3, #32
 8009b68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b70:	2330      	movs	r3, #48	@ 0x30
 8009b72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009d10 <_svfiprintf_r+0x1e4>
 8009b76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b7a:	f04f 0901 	mov.w	r9, #1
 8009b7e:	4623      	mov	r3, r4
 8009b80:	469a      	mov	sl, r3
 8009b82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b86:	b10a      	cbz	r2, 8009b8c <_svfiprintf_r+0x60>
 8009b88:	2a25      	cmp	r2, #37	@ 0x25
 8009b8a:	d1f9      	bne.n	8009b80 <_svfiprintf_r+0x54>
 8009b8c:	ebba 0b04 	subs.w	fp, sl, r4
 8009b90:	d00b      	beq.n	8009baa <_svfiprintf_r+0x7e>
 8009b92:	465b      	mov	r3, fp
 8009b94:	4622      	mov	r2, r4
 8009b96:	4629      	mov	r1, r5
 8009b98:	4638      	mov	r0, r7
 8009b9a:	f7ff ff6b 	bl	8009a74 <__ssputs_r>
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	f000 80a7 	beq.w	8009cf2 <_svfiprintf_r+0x1c6>
 8009ba4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ba6:	445a      	add	r2, fp
 8009ba8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009baa:	f89a 3000 	ldrb.w	r3, [sl]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f000 809f 	beq.w	8009cf2 <_svfiprintf_r+0x1c6>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009bba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bbe:	f10a 0a01 	add.w	sl, sl, #1
 8009bc2:	9304      	str	r3, [sp, #16]
 8009bc4:	9307      	str	r3, [sp, #28]
 8009bc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bca:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bcc:	4654      	mov	r4, sl
 8009bce:	2205      	movs	r2, #5
 8009bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd4:	484e      	ldr	r0, [pc, #312]	@ (8009d10 <_svfiprintf_r+0x1e4>)
 8009bd6:	f7f6 fafb 	bl	80001d0 <memchr>
 8009bda:	9a04      	ldr	r2, [sp, #16]
 8009bdc:	b9d8      	cbnz	r0, 8009c16 <_svfiprintf_r+0xea>
 8009bde:	06d0      	lsls	r0, r2, #27
 8009be0:	bf44      	itt	mi
 8009be2:	2320      	movmi	r3, #32
 8009be4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009be8:	0711      	lsls	r1, r2, #28
 8009bea:	bf44      	itt	mi
 8009bec:	232b      	movmi	r3, #43	@ 0x2b
 8009bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bf2:	f89a 3000 	ldrb.w	r3, [sl]
 8009bf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf8:	d015      	beq.n	8009c26 <_svfiprintf_r+0xfa>
 8009bfa:	9a07      	ldr	r2, [sp, #28]
 8009bfc:	4654      	mov	r4, sl
 8009bfe:	2000      	movs	r0, #0
 8009c00:	f04f 0c0a 	mov.w	ip, #10
 8009c04:	4621      	mov	r1, r4
 8009c06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c0a:	3b30      	subs	r3, #48	@ 0x30
 8009c0c:	2b09      	cmp	r3, #9
 8009c0e:	d94b      	bls.n	8009ca8 <_svfiprintf_r+0x17c>
 8009c10:	b1b0      	cbz	r0, 8009c40 <_svfiprintf_r+0x114>
 8009c12:	9207      	str	r2, [sp, #28]
 8009c14:	e014      	b.n	8009c40 <_svfiprintf_r+0x114>
 8009c16:	eba0 0308 	sub.w	r3, r0, r8
 8009c1a:	fa09 f303 	lsl.w	r3, r9, r3
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	9304      	str	r3, [sp, #16]
 8009c22:	46a2      	mov	sl, r4
 8009c24:	e7d2      	b.n	8009bcc <_svfiprintf_r+0xa0>
 8009c26:	9b03      	ldr	r3, [sp, #12]
 8009c28:	1d19      	adds	r1, r3, #4
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	9103      	str	r1, [sp, #12]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	bfbb      	ittet	lt
 8009c32:	425b      	neglt	r3, r3
 8009c34:	f042 0202 	orrlt.w	r2, r2, #2
 8009c38:	9307      	strge	r3, [sp, #28]
 8009c3a:	9307      	strlt	r3, [sp, #28]
 8009c3c:	bfb8      	it	lt
 8009c3e:	9204      	strlt	r2, [sp, #16]
 8009c40:	7823      	ldrb	r3, [r4, #0]
 8009c42:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c44:	d10a      	bne.n	8009c5c <_svfiprintf_r+0x130>
 8009c46:	7863      	ldrb	r3, [r4, #1]
 8009c48:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c4a:	d132      	bne.n	8009cb2 <_svfiprintf_r+0x186>
 8009c4c:	9b03      	ldr	r3, [sp, #12]
 8009c4e:	1d1a      	adds	r2, r3, #4
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	9203      	str	r2, [sp, #12]
 8009c54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c58:	3402      	adds	r4, #2
 8009c5a:	9305      	str	r3, [sp, #20]
 8009c5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d20 <_svfiprintf_r+0x1f4>
 8009c60:	7821      	ldrb	r1, [r4, #0]
 8009c62:	2203      	movs	r2, #3
 8009c64:	4650      	mov	r0, sl
 8009c66:	f7f6 fab3 	bl	80001d0 <memchr>
 8009c6a:	b138      	cbz	r0, 8009c7c <_svfiprintf_r+0x150>
 8009c6c:	9b04      	ldr	r3, [sp, #16]
 8009c6e:	eba0 000a 	sub.w	r0, r0, sl
 8009c72:	2240      	movs	r2, #64	@ 0x40
 8009c74:	4082      	lsls	r2, r0
 8009c76:	4313      	orrs	r3, r2
 8009c78:	3401      	adds	r4, #1
 8009c7a:	9304      	str	r3, [sp, #16]
 8009c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c80:	4824      	ldr	r0, [pc, #144]	@ (8009d14 <_svfiprintf_r+0x1e8>)
 8009c82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c86:	2206      	movs	r2, #6
 8009c88:	f7f6 faa2 	bl	80001d0 <memchr>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d036      	beq.n	8009cfe <_svfiprintf_r+0x1d2>
 8009c90:	4b21      	ldr	r3, [pc, #132]	@ (8009d18 <_svfiprintf_r+0x1ec>)
 8009c92:	bb1b      	cbnz	r3, 8009cdc <_svfiprintf_r+0x1b0>
 8009c94:	9b03      	ldr	r3, [sp, #12]
 8009c96:	3307      	adds	r3, #7
 8009c98:	f023 0307 	bic.w	r3, r3, #7
 8009c9c:	3308      	adds	r3, #8
 8009c9e:	9303      	str	r3, [sp, #12]
 8009ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ca2:	4433      	add	r3, r6
 8009ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ca6:	e76a      	b.n	8009b7e <_svfiprintf_r+0x52>
 8009ca8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cac:	460c      	mov	r4, r1
 8009cae:	2001      	movs	r0, #1
 8009cb0:	e7a8      	b.n	8009c04 <_svfiprintf_r+0xd8>
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	3401      	adds	r4, #1
 8009cb6:	9305      	str	r3, [sp, #20]
 8009cb8:	4619      	mov	r1, r3
 8009cba:	f04f 0c0a 	mov.w	ip, #10
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cc4:	3a30      	subs	r2, #48	@ 0x30
 8009cc6:	2a09      	cmp	r2, #9
 8009cc8:	d903      	bls.n	8009cd2 <_svfiprintf_r+0x1a6>
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d0c6      	beq.n	8009c5c <_svfiprintf_r+0x130>
 8009cce:	9105      	str	r1, [sp, #20]
 8009cd0:	e7c4      	b.n	8009c5c <_svfiprintf_r+0x130>
 8009cd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e7f0      	b.n	8009cbe <_svfiprintf_r+0x192>
 8009cdc:	ab03      	add	r3, sp, #12
 8009cde:	9300      	str	r3, [sp, #0]
 8009ce0:	462a      	mov	r2, r5
 8009ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8009d1c <_svfiprintf_r+0x1f0>)
 8009ce4:	a904      	add	r1, sp, #16
 8009ce6:	4638      	mov	r0, r7
 8009ce8:	f3af 8000 	nop.w
 8009cec:	1c42      	adds	r2, r0, #1
 8009cee:	4606      	mov	r6, r0
 8009cf0:	d1d6      	bne.n	8009ca0 <_svfiprintf_r+0x174>
 8009cf2:	89ab      	ldrh	r3, [r5, #12]
 8009cf4:	065b      	lsls	r3, r3, #25
 8009cf6:	f53f af2d 	bmi.w	8009b54 <_svfiprintf_r+0x28>
 8009cfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cfc:	e72c      	b.n	8009b58 <_svfiprintf_r+0x2c>
 8009cfe:	ab03      	add	r3, sp, #12
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	462a      	mov	r2, r5
 8009d04:	4b05      	ldr	r3, [pc, #20]	@ (8009d1c <_svfiprintf_r+0x1f0>)
 8009d06:	a904      	add	r1, sp, #16
 8009d08:	4638      	mov	r0, r7
 8009d0a:	f000 f879 	bl	8009e00 <_printf_i>
 8009d0e:	e7ed      	b.n	8009cec <_svfiprintf_r+0x1c0>
 8009d10:	0800a25c 	.word	0x0800a25c
 8009d14:	0800a266 	.word	0x0800a266
 8009d18:	00000000 	.word	0x00000000
 8009d1c:	08009a75 	.word	0x08009a75
 8009d20:	0800a262 	.word	0x0800a262

08009d24 <_printf_common>:
 8009d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d28:	4616      	mov	r6, r2
 8009d2a:	4698      	mov	r8, r3
 8009d2c:	688a      	ldr	r2, [r1, #8]
 8009d2e:	690b      	ldr	r3, [r1, #16]
 8009d30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d34:	4293      	cmp	r3, r2
 8009d36:	bfb8      	it	lt
 8009d38:	4613      	movlt	r3, r2
 8009d3a:	6033      	str	r3, [r6, #0]
 8009d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d40:	4607      	mov	r7, r0
 8009d42:	460c      	mov	r4, r1
 8009d44:	b10a      	cbz	r2, 8009d4a <_printf_common+0x26>
 8009d46:	3301      	adds	r3, #1
 8009d48:	6033      	str	r3, [r6, #0]
 8009d4a:	6823      	ldr	r3, [r4, #0]
 8009d4c:	0699      	lsls	r1, r3, #26
 8009d4e:	bf42      	ittt	mi
 8009d50:	6833      	ldrmi	r3, [r6, #0]
 8009d52:	3302      	addmi	r3, #2
 8009d54:	6033      	strmi	r3, [r6, #0]
 8009d56:	6825      	ldr	r5, [r4, #0]
 8009d58:	f015 0506 	ands.w	r5, r5, #6
 8009d5c:	d106      	bne.n	8009d6c <_printf_common+0x48>
 8009d5e:	f104 0a19 	add.w	sl, r4, #25
 8009d62:	68e3      	ldr	r3, [r4, #12]
 8009d64:	6832      	ldr	r2, [r6, #0]
 8009d66:	1a9b      	subs	r3, r3, r2
 8009d68:	42ab      	cmp	r3, r5
 8009d6a:	dc26      	bgt.n	8009dba <_printf_common+0x96>
 8009d6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d70:	6822      	ldr	r2, [r4, #0]
 8009d72:	3b00      	subs	r3, #0
 8009d74:	bf18      	it	ne
 8009d76:	2301      	movne	r3, #1
 8009d78:	0692      	lsls	r2, r2, #26
 8009d7a:	d42b      	bmi.n	8009dd4 <_printf_common+0xb0>
 8009d7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d80:	4641      	mov	r1, r8
 8009d82:	4638      	mov	r0, r7
 8009d84:	47c8      	blx	r9
 8009d86:	3001      	adds	r0, #1
 8009d88:	d01e      	beq.n	8009dc8 <_printf_common+0xa4>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	6922      	ldr	r2, [r4, #16]
 8009d8e:	f003 0306 	and.w	r3, r3, #6
 8009d92:	2b04      	cmp	r3, #4
 8009d94:	bf02      	ittt	eq
 8009d96:	68e5      	ldreq	r5, [r4, #12]
 8009d98:	6833      	ldreq	r3, [r6, #0]
 8009d9a:	1aed      	subeq	r5, r5, r3
 8009d9c:	68a3      	ldr	r3, [r4, #8]
 8009d9e:	bf0c      	ite	eq
 8009da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009da4:	2500      	movne	r5, #0
 8009da6:	4293      	cmp	r3, r2
 8009da8:	bfc4      	itt	gt
 8009daa:	1a9b      	subgt	r3, r3, r2
 8009dac:	18ed      	addgt	r5, r5, r3
 8009dae:	2600      	movs	r6, #0
 8009db0:	341a      	adds	r4, #26
 8009db2:	42b5      	cmp	r5, r6
 8009db4:	d11a      	bne.n	8009dec <_printf_common+0xc8>
 8009db6:	2000      	movs	r0, #0
 8009db8:	e008      	b.n	8009dcc <_printf_common+0xa8>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	4652      	mov	r2, sl
 8009dbe:	4641      	mov	r1, r8
 8009dc0:	4638      	mov	r0, r7
 8009dc2:	47c8      	blx	r9
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	d103      	bne.n	8009dd0 <_printf_common+0xac>
 8009dc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dd0:	3501      	adds	r5, #1
 8009dd2:	e7c6      	b.n	8009d62 <_printf_common+0x3e>
 8009dd4:	18e1      	adds	r1, r4, r3
 8009dd6:	1c5a      	adds	r2, r3, #1
 8009dd8:	2030      	movs	r0, #48	@ 0x30
 8009dda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009dde:	4422      	add	r2, r4
 8009de0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009de4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009de8:	3302      	adds	r3, #2
 8009dea:	e7c7      	b.n	8009d7c <_printf_common+0x58>
 8009dec:	2301      	movs	r3, #1
 8009dee:	4622      	mov	r2, r4
 8009df0:	4641      	mov	r1, r8
 8009df2:	4638      	mov	r0, r7
 8009df4:	47c8      	blx	r9
 8009df6:	3001      	adds	r0, #1
 8009df8:	d0e6      	beq.n	8009dc8 <_printf_common+0xa4>
 8009dfa:	3601      	adds	r6, #1
 8009dfc:	e7d9      	b.n	8009db2 <_printf_common+0x8e>
	...

08009e00 <_printf_i>:
 8009e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e04:	7e0f      	ldrb	r7, [r1, #24]
 8009e06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e08:	2f78      	cmp	r7, #120	@ 0x78
 8009e0a:	4691      	mov	r9, r2
 8009e0c:	4680      	mov	r8, r0
 8009e0e:	460c      	mov	r4, r1
 8009e10:	469a      	mov	sl, r3
 8009e12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e16:	d807      	bhi.n	8009e28 <_printf_i+0x28>
 8009e18:	2f62      	cmp	r7, #98	@ 0x62
 8009e1a:	d80a      	bhi.n	8009e32 <_printf_i+0x32>
 8009e1c:	2f00      	cmp	r7, #0
 8009e1e:	f000 80d1 	beq.w	8009fc4 <_printf_i+0x1c4>
 8009e22:	2f58      	cmp	r7, #88	@ 0x58
 8009e24:	f000 80b8 	beq.w	8009f98 <_printf_i+0x198>
 8009e28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e30:	e03a      	b.n	8009ea8 <_printf_i+0xa8>
 8009e32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e36:	2b15      	cmp	r3, #21
 8009e38:	d8f6      	bhi.n	8009e28 <_printf_i+0x28>
 8009e3a:	a101      	add	r1, pc, #4	@ (adr r1, 8009e40 <_printf_i+0x40>)
 8009e3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e40:	08009e99 	.word	0x08009e99
 8009e44:	08009ead 	.word	0x08009ead
 8009e48:	08009e29 	.word	0x08009e29
 8009e4c:	08009e29 	.word	0x08009e29
 8009e50:	08009e29 	.word	0x08009e29
 8009e54:	08009e29 	.word	0x08009e29
 8009e58:	08009ead 	.word	0x08009ead
 8009e5c:	08009e29 	.word	0x08009e29
 8009e60:	08009e29 	.word	0x08009e29
 8009e64:	08009e29 	.word	0x08009e29
 8009e68:	08009e29 	.word	0x08009e29
 8009e6c:	08009fab 	.word	0x08009fab
 8009e70:	08009ed7 	.word	0x08009ed7
 8009e74:	08009f65 	.word	0x08009f65
 8009e78:	08009e29 	.word	0x08009e29
 8009e7c:	08009e29 	.word	0x08009e29
 8009e80:	08009fcd 	.word	0x08009fcd
 8009e84:	08009e29 	.word	0x08009e29
 8009e88:	08009ed7 	.word	0x08009ed7
 8009e8c:	08009e29 	.word	0x08009e29
 8009e90:	08009e29 	.word	0x08009e29
 8009e94:	08009f6d 	.word	0x08009f6d
 8009e98:	6833      	ldr	r3, [r6, #0]
 8009e9a:	1d1a      	adds	r2, r3, #4
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	6032      	str	r2, [r6, #0]
 8009ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ea4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e09c      	b.n	8009fe6 <_printf_i+0x1e6>
 8009eac:	6833      	ldr	r3, [r6, #0]
 8009eae:	6820      	ldr	r0, [r4, #0]
 8009eb0:	1d19      	adds	r1, r3, #4
 8009eb2:	6031      	str	r1, [r6, #0]
 8009eb4:	0606      	lsls	r6, r0, #24
 8009eb6:	d501      	bpl.n	8009ebc <_printf_i+0xbc>
 8009eb8:	681d      	ldr	r5, [r3, #0]
 8009eba:	e003      	b.n	8009ec4 <_printf_i+0xc4>
 8009ebc:	0645      	lsls	r5, r0, #25
 8009ebe:	d5fb      	bpl.n	8009eb8 <_printf_i+0xb8>
 8009ec0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ec4:	2d00      	cmp	r5, #0
 8009ec6:	da03      	bge.n	8009ed0 <_printf_i+0xd0>
 8009ec8:	232d      	movs	r3, #45	@ 0x2d
 8009eca:	426d      	negs	r5, r5
 8009ecc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ed0:	4858      	ldr	r0, [pc, #352]	@ (800a034 <_printf_i+0x234>)
 8009ed2:	230a      	movs	r3, #10
 8009ed4:	e011      	b.n	8009efa <_printf_i+0xfa>
 8009ed6:	6821      	ldr	r1, [r4, #0]
 8009ed8:	6833      	ldr	r3, [r6, #0]
 8009eda:	0608      	lsls	r0, r1, #24
 8009edc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ee0:	d402      	bmi.n	8009ee8 <_printf_i+0xe8>
 8009ee2:	0649      	lsls	r1, r1, #25
 8009ee4:	bf48      	it	mi
 8009ee6:	b2ad      	uxthmi	r5, r5
 8009ee8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009eea:	4852      	ldr	r0, [pc, #328]	@ (800a034 <_printf_i+0x234>)
 8009eec:	6033      	str	r3, [r6, #0]
 8009eee:	bf14      	ite	ne
 8009ef0:	230a      	movne	r3, #10
 8009ef2:	2308      	moveq	r3, #8
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009efa:	6866      	ldr	r6, [r4, #4]
 8009efc:	60a6      	str	r6, [r4, #8]
 8009efe:	2e00      	cmp	r6, #0
 8009f00:	db05      	blt.n	8009f0e <_printf_i+0x10e>
 8009f02:	6821      	ldr	r1, [r4, #0]
 8009f04:	432e      	orrs	r6, r5
 8009f06:	f021 0104 	bic.w	r1, r1, #4
 8009f0a:	6021      	str	r1, [r4, #0]
 8009f0c:	d04b      	beq.n	8009fa6 <_printf_i+0x1a6>
 8009f0e:	4616      	mov	r6, r2
 8009f10:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f14:	fb03 5711 	mls	r7, r3, r1, r5
 8009f18:	5dc7      	ldrb	r7, [r0, r7]
 8009f1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f1e:	462f      	mov	r7, r5
 8009f20:	42bb      	cmp	r3, r7
 8009f22:	460d      	mov	r5, r1
 8009f24:	d9f4      	bls.n	8009f10 <_printf_i+0x110>
 8009f26:	2b08      	cmp	r3, #8
 8009f28:	d10b      	bne.n	8009f42 <_printf_i+0x142>
 8009f2a:	6823      	ldr	r3, [r4, #0]
 8009f2c:	07df      	lsls	r7, r3, #31
 8009f2e:	d508      	bpl.n	8009f42 <_printf_i+0x142>
 8009f30:	6923      	ldr	r3, [r4, #16]
 8009f32:	6861      	ldr	r1, [r4, #4]
 8009f34:	4299      	cmp	r1, r3
 8009f36:	bfde      	ittt	le
 8009f38:	2330      	movle	r3, #48	@ 0x30
 8009f3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f3e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009f42:	1b92      	subs	r2, r2, r6
 8009f44:	6122      	str	r2, [r4, #16]
 8009f46:	f8cd a000 	str.w	sl, [sp]
 8009f4a:	464b      	mov	r3, r9
 8009f4c:	aa03      	add	r2, sp, #12
 8009f4e:	4621      	mov	r1, r4
 8009f50:	4640      	mov	r0, r8
 8009f52:	f7ff fee7 	bl	8009d24 <_printf_common>
 8009f56:	3001      	adds	r0, #1
 8009f58:	d14a      	bne.n	8009ff0 <_printf_i+0x1f0>
 8009f5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f5e:	b004      	add	sp, #16
 8009f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f64:	6823      	ldr	r3, [r4, #0]
 8009f66:	f043 0320 	orr.w	r3, r3, #32
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	4832      	ldr	r0, [pc, #200]	@ (800a038 <_printf_i+0x238>)
 8009f6e:	2778      	movs	r7, #120	@ 0x78
 8009f70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	6831      	ldr	r1, [r6, #0]
 8009f78:	061f      	lsls	r7, r3, #24
 8009f7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f7e:	d402      	bmi.n	8009f86 <_printf_i+0x186>
 8009f80:	065f      	lsls	r7, r3, #25
 8009f82:	bf48      	it	mi
 8009f84:	b2ad      	uxthmi	r5, r5
 8009f86:	6031      	str	r1, [r6, #0]
 8009f88:	07d9      	lsls	r1, r3, #31
 8009f8a:	bf44      	itt	mi
 8009f8c:	f043 0320 	orrmi.w	r3, r3, #32
 8009f90:	6023      	strmi	r3, [r4, #0]
 8009f92:	b11d      	cbz	r5, 8009f9c <_printf_i+0x19c>
 8009f94:	2310      	movs	r3, #16
 8009f96:	e7ad      	b.n	8009ef4 <_printf_i+0xf4>
 8009f98:	4826      	ldr	r0, [pc, #152]	@ (800a034 <_printf_i+0x234>)
 8009f9a:	e7e9      	b.n	8009f70 <_printf_i+0x170>
 8009f9c:	6823      	ldr	r3, [r4, #0]
 8009f9e:	f023 0320 	bic.w	r3, r3, #32
 8009fa2:	6023      	str	r3, [r4, #0]
 8009fa4:	e7f6      	b.n	8009f94 <_printf_i+0x194>
 8009fa6:	4616      	mov	r6, r2
 8009fa8:	e7bd      	b.n	8009f26 <_printf_i+0x126>
 8009faa:	6833      	ldr	r3, [r6, #0]
 8009fac:	6825      	ldr	r5, [r4, #0]
 8009fae:	6961      	ldr	r1, [r4, #20]
 8009fb0:	1d18      	adds	r0, r3, #4
 8009fb2:	6030      	str	r0, [r6, #0]
 8009fb4:	062e      	lsls	r6, r5, #24
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	d501      	bpl.n	8009fbe <_printf_i+0x1be>
 8009fba:	6019      	str	r1, [r3, #0]
 8009fbc:	e002      	b.n	8009fc4 <_printf_i+0x1c4>
 8009fbe:	0668      	lsls	r0, r5, #25
 8009fc0:	d5fb      	bpl.n	8009fba <_printf_i+0x1ba>
 8009fc2:	8019      	strh	r1, [r3, #0]
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	6123      	str	r3, [r4, #16]
 8009fc8:	4616      	mov	r6, r2
 8009fca:	e7bc      	b.n	8009f46 <_printf_i+0x146>
 8009fcc:	6833      	ldr	r3, [r6, #0]
 8009fce:	1d1a      	adds	r2, r3, #4
 8009fd0:	6032      	str	r2, [r6, #0]
 8009fd2:	681e      	ldr	r6, [r3, #0]
 8009fd4:	6862      	ldr	r2, [r4, #4]
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	4630      	mov	r0, r6
 8009fda:	f7f6 f8f9 	bl	80001d0 <memchr>
 8009fde:	b108      	cbz	r0, 8009fe4 <_printf_i+0x1e4>
 8009fe0:	1b80      	subs	r0, r0, r6
 8009fe2:	6060      	str	r0, [r4, #4]
 8009fe4:	6863      	ldr	r3, [r4, #4]
 8009fe6:	6123      	str	r3, [r4, #16]
 8009fe8:	2300      	movs	r3, #0
 8009fea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fee:	e7aa      	b.n	8009f46 <_printf_i+0x146>
 8009ff0:	6923      	ldr	r3, [r4, #16]
 8009ff2:	4632      	mov	r2, r6
 8009ff4:	4649      	mov	r1, r9
 8009ff6:	4640      	mov	r0, r8
 8009ff8:	47d0      	blx	sl
 8009ffa:	3001      	adds	r0, #1
 8009ffc:	d0ad      	beq.n	8009f5a <_printf_i+0x15a>
 8009ffe:	6823      	ldr	r3, [r4, #0]
 800a000:	079b      	lsls	r3, r3, #30
 800a002:	d413      	bmi.n	800a02c <_printf_i+0x22c>
 800a004:	68e0      	ldr	r0, [r4, #12]
 800a006:	9b03      	ldr	r3, [sp, #12]
 800a008:	4298      	cmp	r0, r3
 800a00a:	bfb8      	it	lt
 800a00c:	4618      	movlt	r0, r3
 800a00e:	e7a6      	b.n	8009f5e <_printf_i+0x15e>
 800a010:	2301      	movs	r3, #1
 800a012:	4632      	mov	r2, r6
 800a014:	4649      	mov	r1, r9
 800a016:	4640      	mov	r0, r8
 800a018:	47d0      	blx	sl
 800a01a:	3001      	adds	r0, #1
 800a01c:	d09d      	beq.n	8009f5a <_printf_i+0x15a>
 800a01e:	3501      	adds	r5, #1
 800a020:	68e3      	ldr	r3, [r4, #12]
 800a022:	9903      	ldr	r1, [sp, #12]
 800a024:	1a5b      	subs	r3, r3, r1
 800a026:	42ab      	cmp	r3, r5
 800a028:	dcf2      	bgt.n	800a010 <_printf_i+0x210>
 800a02a:	e7eb      	b.n	800a004 <_printf_i+0x204>
 800a02c:	2500      	movs	r5, #0
 800a02e:	f104 0619 	add.w	r6, r4, #25
 800a032:	e7f5      	b.n	800a020 <_printf_i+0x220>
 800a034:	0800a26d 	.word	0x0800a26d
 800a038:	0800a27e 	.word	0x0800a27e

0800a03c <memmove>:
 800a03c:	4288      	cmp	r0, r1
 800a03e:	b510      	push	{r4, lr}
 800a040:	eb01 0402 	add.w	r4, r1, r2
 800a044:	d902      	bls.n	800a04c <memmove+0x10>
 800a046:	4284      	cmp	r4, r0
 800a048:	4623      	mov	r3, r4
 800a04a:	d807      	bhi.n	800a05c <memmove+0x20>
 800a04c:	1e43      	subs	r3, r0, #1
 800a04e:	42a1      	cmp	r1, r4
 800a050:	d008      	beq.n	800a064 <memmove+0x28>
 800a052:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a056:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a05a:	e7f8      	b.n	800a04e <memmove+0x12>
 800a05c:	4402      	add	r2, r0
 800a05e:	4601      	mov	r1, r0
 800a060:	428a      	cmp	r2, r1
 800a062:	d100      	bne.n	800a066 <memmove+0x2a>
 800a064:	bd10      	pop	{r4, pc}
 800a066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a06a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a06e:	e7f7      	b.n	800a060 <memmove+0x24>

0800a070 <_realloc_r>:
 800a070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a074:	4607      	mov	r7, r0
 800a076:	4614      	mov	r4, r2
 800a078:	460d      	mov	r5, r1
 800a07a:	b921      	cbnz	r1, 800a086 <_realloc_r+0x16>
 800a07c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a080:	4611      	mov	r1, r2
 800a082:	f7ff bb99 	b.w	80097b8 <_malloc_r>
 800a086:	b92a      	cbnz	r2, 800a094 <_realloc_r+0x24>
 800a088:	f7ff fcaa 	bl	80099e0 <_free_r>
 800a08c:	4625      	mov	r5, r4
 800a08e:	4628      	mov	r0, r5
 800a090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a094:	f000 f81a 	bl	800a0cc <_malloc_usable_size_r>
 800a098:	4284      	cmp	r4, r0
 800a09a:	4606      	mov	r6, r0
 800a09c:	d802      	bhi.n	800a0a4 <_realloc_r+0x34>
 800a09e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a0a2:	d8f4      	bhi.n	800a08e <_realloc_r+0x1e>
 800a0a4:	4621      	mov	r1, r4
 800a0a6:	4638      	mov	r0, r7
 800a0a8:	f7ff fb86 	bl	80097b8 <_malloc_r>
 800a0ac:	4680      	mov	r8, r0
 800a0ae:	b908      	cbnz	r0, 800a0b4 <_realloc_r+0x44>
 800a0b0:	4645      	mov	r5, r8
 800a0b2:	e7ec      	b.n	800a08e <_realloc_r+0x1e>
 800a0b4:	42b4      	cmp	r4, r6
 800a0b6:	4622      	mov	r2, r4
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	bf28      	it	cs
 800a0bc:	4632      	movcs	r2, r6
 800a0be:	f7ff fc81 	bl	80099c4 <memcpy>
 800a0c2:	4629      	mov	r1, r5
 800a0c4:	4638      	mov	r0, r7
 800a0c6:	f7ff fc8b 	bl	80099e0 <_free_r>
 800a0ca:	e7f1      	b.n	800a0b0 <_realloc_r+0x40>

0800a0cc <_malloc_usable_size_r>:
 800a0cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0d0:	1f18      	subs	r0, r3, #4
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	bfbc      	itt	lt
 800a0d6:	580b      	ldrlt	r3, [r1, r0]
 800a0d8:	18c0      	addlt	r0, r0, r3
 800a0da:	4770      	bx	lr

0800a0dc <_init>:
 800a0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0de:	bf00      	nop
 800a0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0e2:	bc08      	pop	{r3}
 800a0e4:	469e      	mov	lr, r3
 800a0e6:	4770      	bx	lr

0800a0e8 <_fini>:
 800a0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ea:	bf00      	nop
 800a0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0ee:	bc08      	pop	{r3}
 800a0f0:	469e      	mov	lr, r3
 800a0f2:	4770      	bx	lr
