<?xml version="1.0"?>
<rule>
    <rule block="REGB_DDRC_CH{channel}" action="depend"
        depends="@DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH or ({channel} == 0)">
        <param name="channel" min="0" max="1"/>
        <rule register="MSTR0">
            <rule field="ddr4"                 action="exclude"/>
            <rule field="lpddr4"               action="exclude"/>
            <rule field="ddr5"                 action="exclude"/>
            <rule field="lpddr5"               action="exclude"/>
            <rule field="lpddr5x"              action="exclude"/>
            <rule field="bg_config"            action="exclude"/>
            <rule field="bank_config"          action="exclude"/>
            <rule field="burst_rdwr"           action="exclude"/>
            <rule field="active_logical_ranks" action="exclude"/>
            <rule field="device_config"        action="exclude"/>
        </rule>
        <rule register="SWCTL" >
            <rule field="sw_done" action="exclude"/>
        </rule>
        <rule register="PASCTL1" field="mrr_des_timing_unit_sel" action="exclude"/>
        <rule register="PASCTL2" >
            <rule field="lrank_rd2rd_gap" action="exclude"/>
            <rule field="lrank_wr2wr_gap" action="exclude"/>
        </rule>
        <rule register="PASCTL3" >
            <rule field="dimm_dcaw_en" action="exclude"/>
            <rule field="dimm_t_dcaw"  action="exclude"/>
        </rule>
        <rule register="PASCTL4" >
            <rule field="ci_mrr_des1" action="exclude"/>
            <rule field="ci_mrr_des2" action="exclude"/>
        </rule>
        <rule register="PASCTL5" field="base_timer" action="exclude"/>
        <rule register="PASCTL13" action="exclude"/>
        <rule register="PASCTL14" action="exclude"/>
        <rule register="PASCTL15" action="exclude"/>
        <rule register="PASCTL16" action="exclude"/>
        <rule register="PASCTL17" action="exclude"/>
        <rule register="PASCTL18" action="exclude"/>
        <rule register="PASCTL20" action="exclude"/>
        <rule register="PASCTL21" action="exclude"/>
        <rule register="PASCTL22" action="exclude"/>
        <rule register="PASCTL23" action="exclude"/>
        <rule register="DERATECTL1" field="active_derate_byte_rank0" action="exclude" depends="@DDRCTL_LPDDR"/>
        <rule register="DERATECTL2" field="active_derate_byte_rank1" action="exclude" depends="@DDRCTL_LPDDR"/>
        <rule register="DERATECTL3" field="active_derate_byte_rank2" action="exclude" depends="@DDRCTL_LPDDR"/>
        <rule register="DERATECTL4" field="active_derate_byte_rank3" action="exclude" depends="@DDRCTL_LPDDR"/>
        <rule register="DIMMCTL" >
            <rule field="rcd_num"               action="exclude"/>
            <rule field="lrdimm_bcom_cmd_prot"  action="exclude"/>
            <rule field="mrs_bg1_en"            action="exclude"/>
            <rule field="mrs_a17_en"            action="exclude"/>
        </rule>
        <rule register="INITTMG2" field="dev_zqinit_x32" action="exclude"/>
        <rule register="SCHED2"   field="dyn_bsm_mode"   action="exclude"/>
        <rule register="DFILPCFG0">
            <rule field="dfi_lp_extra_gap" action="exclude"/>
            <rule field="extra_gap_for_dfi_lp_data" action="exclude"/>
        </rule>
        <rule register="DFISBPOISONCFG" action="exclude"/>    
        <!-- Temporaraly allow dual_channel_en even if HW does not support it -->
        <!-- Delete after CINIT dependency is corrected -->
        <rule register="CHCTL"    field="dual_channel_en" action="allow"/>
    </rule>
    <rule block="REGB_FREQ{pstate}_CH{channel}" action="depend"
          depends="@UMCTL2_FREQUENCY_NUM gt {pstate} and (@DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH or ({channel} == 0))">
        <param name="pstate"  min="0" max="15"/>
        <param name="channel" min="0" max="1"/>
        <rule register="DRAMSET1TMG0"  action="exclude"/>
        <rule register="DRAMSET1TMG1"  action="exclude"/>
        <rule register="DRAMSET1TMG2"  action="exclude"/>
        <rule register="DRAMSET1TMG3"  action="exclude"/>
        <rule register="DRAMSET1TMG4"  action="exclude"/>
        <rule register="DRAMSET1TMG5"  action="exclude"/>
        <rule register="DRAMSET1TMG6"  action="exclude"/>
        <rule register="DRAMSET1TMG7"  action="exclude"/>
        <rule register="DRAMSET1TMG8"  action="exclude"/>
        <rule register="DRAMSET1TMG9"  action="exclude"/>
        <rule register="DRAMSET1TMG10" action="exclude"/>
        <rule register="DRAMSET1TMG11" action="exclude"/>
        <rule register="DRAMSET1TMG12" action="exclude"/>
        <rule register="DRAMSET1TMG13" action="exclude"/>
        <rule register="DRAMSET1TMG14" field="t_osco" action="exclude"/>
        <!-- <rule register="DRAMSET1TMG15" field="t_stab_x32" action="exclude" depends="DDR5 && (IS_LRDIMM || IS_RDIMM) "/> -->
        <rule register="DRAMSET1TMG16" action="exclude"/>
        <rule register="DRAMSET1TMG17" action="exclude"/>
        <rule register="DRAMSET1TMG18" action="exclude"/>
        <rule register="DRAMSET1TMG20" action="exclude"/>
        <rule register="DRAMSET1TMG21" action="exclude"/>
        <rule register="DRAMSET1TMG22" action="exclude"/>
        <rule register="DRAMSET1TMG23" action="exclude"/>
        <rule register="DRAMSET1TMG24" action="exclude"/>
        <rule register="DRAMSET1TMG25" action="exclude"/>
        <rule register="DRAMSET1TMG26" action="exclude"/>
        <rule register="DRAMSET1TMG27" action="exclude"/>
        <rule register="DRAMSET1TMG28" action="exclude"/>
        <rule register="DRAMSET1TMG29" action="exclude"/>
        <rule register="DRAMSET1TMG30" action="exclude"/>
        <rule register="DRAMSET1TMG32" action="exclude"/>
        <rule register="DRAMSET1TMG33" action="exclude"/>
        <rule register="DRAMSET1TMG34" action="exclude"/>
        <rule register="DRAMSET1TMG35" action="exclude"/>
        <rule register="DRAMSET1TMG36" action="exclude"/>
        <rule register="DRAMSET1TMG37" action="exclude"/>
        <rule register="DRAMSET1TMG38" action="exclude"/>
        <rule register="DFIUPDTMG0">
            <rule field="dfi_t_ctrlup_max" action="exclude"/>
            <rule field="dfi_t_ctrlup_min" action="exclude"/>
        </rule>
        <rule register="DFITMG0" action="exclude"/>
        <rule register="DFITMG1" action="exclude"/>
        <rule register="DFITMG2" action="exclude"/>
        <rule register="DFITMG4" action="exclude"/>
        <rule register="DFITMG5" action="exclude"/>
        <rule register="DFITMG6" action="exclude"/>
        <rule register="RFSHSET1TMG0">
            <rule field="t_refi_x1_x32" action="exclude"/>
        </rule>
        <rule register="RFSHSET1TMG1" action="exclude"/>
        <rule register="RFSHSET1TMG2" action="exclude"/>
        <rule register="RFSHSET1TMG3">
            <rule field="t_rfcsb"   action="exclude"/>
            <rule field="t_refsbrd" action="exclude"/>
        </rule>
        <rule register="RFSHSET1TMG7"  action="exclude"/>
        <rule register="RFSHSET1TMG9"  action="exclude"/>
        <rule register="RFSHSET1TMG10" action="exclude"/>
        <rule register="RFSHSET1TMG11" action="exclude"/>
        <rule register="RFSHSET1TMG12" action="exclude"/>
        <rule register="RFMSET1TMG0"   action="exclude"/>
        <rule register="RFMSET1TMG1"   action="exclude"/>
        <rule register="ECSSET1TMG0" field="t_refi_ecs_offset_x1_x32" action="exclude"/>
        <rule register="ZQSET1TMG0"   action="exclude"/>
        <rule register="ZQSET1TMG1"  field="t_zq_reset_nop" action="exclude"/>
        <rule register="DERATEVAL0"   action="exclude"/>
        <rule register="DERATEVAL1"   action="exclude"/>
        <rule register="INITMR0"   action="exclude"/>
        <rule register="INITMR1"   action="exclude"/>
        <rule register="INITMR2"   action="exclude"/>
        <rule register="INITMR3"   action="exclude"/>
        <rule register="DRAMSET2TMG0"  action="exclude"/>
        <rule register="DRAMSET2TMG1"  action="exclude"/>
        <rule register="DRAMSET2TMG2"  action="exclude"/>
        <rule register="DRAMSET2TMG3"  action="exclude"/>
        <rule register="DRAMSET2TMG4"  action="exclude"/>
        <rule register="DRAMSET2TMG8"  action="exclude"/>
        <rule register="DRAMSET2TMG9"  action="exclude"/>
        <rule register="DRAMSET2TMG13" action="exclude"/>
        <rule register="DRAMSET2TMG16" action="exclude"/>
        <rule register="DRAMSET2TMG22" action="exclude"/>
        <rule register="DRAMSET2TMG26" action="exclude"/>
        <rule register="DRAMSET2TMG27" action="exclude"/>
        <rule register="DRAMSET2TMG33" action="exclude"/>
        <rule register="DFITMG3" action="exclude"/>
        <rule register="DFIUPDTMG3" action="exclude"/>
        <rule register="RANKTMG1"   action="exclude"/>
        <rule register="DFITMG7"    action="exclude"/>
        <rule register="RFSHSET2TMG0">
            <rule field="t_refi_x1_x32_2"   action="exclude"/>
        </rule>
        <rule register="RFSHSET2TMG1"    action="exclude"/>
        <rule register="RFSHSET2TMG2"    action="exclude"/>
        <rule register="RFSHSET2TMG3"    action="exclude"/>
        <rule register="RFSHSET2TMG7"    action="exclude"/>
        <rule register="RFSHSET2TMG9"    action="exclude"/>
        <rule register="RFSHSET2TMG10"    action="exclude"/>
        <rule register="ECSSET2TMG0">
            <rule field="t_refi_ecs_offset_x1_x32_2"   action="exclude"/>
        </rule>
        <rule register="ZQSET2TMG0"    action="exclude"/>
        <rule register="ODTCFG"    action="exclude"/>
        <rule register="CRCPARTMG1"    action="exclude"/>
        <rule register="RETRYTMG0"    action="exclude"/>
        <rule register="RETRYTMG1"    action="exclude"/>
        <rule register="DFILPTMG1">
            <rule field="dfi_tlp_resp"   action="exclude"/>
        </rule>
        <rule register="TMGCFG" action="exclude"/>
    </rule>
    <rule block="REGB_ADDR_MAP1" action="depend" depends="@UMCTL2_HET_RANK == 1"/>
    <rule block="REGB_ARB_PORT{port}" action="depend"
          depends="(@UMCTL2_A_NPORTS gt {port}) and (@DDRCTL_ARB_OR_CHB_OR_HIF_SBR_EN == 1)" >
        <param name="port" min="0" max="15"/>
    </rule>
    <rule block="REGB_IME_CH{channel}" action="depend"
          depends="@DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH or ({channel} == 0)" >
        <param name="channel" min="0" max="1"/>
    </rule>
</rule>
