
*** Running vivado
    with args -log Top_Level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Top_Level.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 473.344 ; gain = 181.082
Command: read_checkpoint -auto_incremental -incremental C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/utils_1/imports/synth_1/BMP180_I2C_Com.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/utils_1/imports/synth_1/BMP180_I2C_Com.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_Level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6992
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 924.762 ; gain = 440.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/Top_Level.vhd:48]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/Top_Level.vhd:95]
INFO: [Synth 8-3491] module 'FrequencyDivider' declared at 'C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/FrequencyDivider.vhd:34' bound to instance 'U1_FrequencyDivider' of component 'FrequencyDivider' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/Top_Level.vhd:101]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/FrequencyDivider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider' (0#1) [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/FrequencyDivider.vhd:40]
INFO: [Synth 8-3491] module 'I2C_Master' declared at 'C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:34' bound to instance 'U2_I2C_Master' of component 'I2C_Master' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/Top_Level.vhd:108]
INFO: [Synth 8-638] synthesizing module 'I2C_Master' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:46]
WARNING: [Synth 8-614] signal 'sda' is read in the process but is not in the sensitivity list [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'I2C_Master' (0#1) [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:46]
INFO: [Synth 8-3491] module 'User_Logic' declared at 'C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/User_Logic.vhd:35' bound to instance 'U3_User_Logic' of component 'User_Logic' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/Top_Level.vhd:121]
INFO: [Synth 8-638] synthesizing module 'User_Logic' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/User_Logic.vhd:45]
INFO: [Synth 8-3491] module 'I2C_Master' declared at 'C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:34' bound to instance 'i2c_inst' of component 'I2C_Master' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/User_Logic.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'User_Logic' (0#1) [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/User_Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (0#1) [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/Top_Level.vhd:48]
WARNING: [Synth 8-3848] Net data_in in module/entity I2C_Master does not have driver. [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:42]
WARNING: [Synth 8-3848] Net reg_addr in module/entity User_Logic does not have driver. [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/User_Logic.vhd:49]
WARNING: [Synth 8-3848] Net rw in module/entity User_Logic does not have driver. [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/User_Logic.vhd:51]
WARNING: [Synth 8-7129] Port data_in[15] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module I2C_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module I2C_Master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.418 ; gain = 547.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.418 ; gain = 547.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.418 ; gain = 547.812
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'toggle_count_reg' in module 'FrequencyDivider'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'I2C_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 | 00000000000000000000000000011110
                  iSTATE |                                1 | 00000000000000000000000000011111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'toggle_count_reg' using encoding 'sequential' in module 'FrequencyDivider'
WARNING: [Synth 8-327] inferring latch for variable 'scl_internal_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              start_cond |                              001 |                              001
               send_addr |                              010 |                              010
               write_reg |                              011 |                              011
               read_data |                              100 |                              100
               stop_cond |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'sequential' in module 'I2C_Master'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'scl_internal_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'bit_index_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'sda_internal_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'sda_internal_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'sda_dir_reg' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.418 ; gain = 547.812
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_in[15] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module Top_Level is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module Top_Level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin scl_OBUF with 1st driver pin 'U2_I2C_Master/scl_internal_reg/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin scl_OBUF with 2nd driver pin 'U2_I2C_Master/scl_internal_reg__0/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:68]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin scl_OBUF with 3rd driver pin 'U3_User_Logic/i2c_inst/scl_internal_reg__0/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:68]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin scl_OBUF with 4th driver pin 'U3_User_Logic/i2c_inst/scl_internal_reg/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U2_I2C_Master/sda_internal with 1st driver pin 'U2_I2C_Master/sda_internal_reg__0/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U2_I2C_Master/sda_internal with 2nd driver pin 'U2_I2C_Master/sda_internal_reg/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U3_User_Logic/i2c_inst/sda_internal with 1st driver pin 'U3_User_Logic/i2c_inst/sda_internal_reg__0/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U3_User_Logic/i2c_inst/sda_internal with 2nd driver pin 'U3_User_Logic/i2c_inst/sda_internal_reg/Q' [C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.srcs/sources_1/new/I2C_Master.vhd:95]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     6|
|4     |LUT2   |    39|
|5     |LUT3   |    19|
|6     |LUT4   |     3|
|7     |LUT5   |     3|
|8     |LUT6   |     8|
|9     |MUXF7  |     2|
|10    |FDCE   |    40|
|11    |LD     |    22|
|12    |IBUF   |    20|
|13    |OBUF   |    33|
|14    |OBUFT  |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   225|
|2     |  U1_FrequencyDivider |FrequencyDivider |    91|
|3     |  U2_I2C_Master       |I2C_Master       |    35|
|4     |  U3_User_Logic       |User_Logic       |    27|
|5     |    i2c_inst          |I2C_Master_0     |    27|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1236.645 ; gain = 752.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1244.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 22 instances

A rendszer nem tal lja a megadott el‚r‚si utat.
Synth Design complete | Checksum: 198231a9
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 47 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1340.207 ; gain = 862.895
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1340.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/canyo/Desktop/UKDA_Projekt/project_1/project_1.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  2 13:53:00 2025...
