;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Display : 
  module SevenSegDec : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : UInt<4>, out : UInt<7>}
    
    wire sevSeg : UInt
    sevSeg <= UInt<1>("h00")
    node _T = eq(UInt<1>("h00"), io.in) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      sevSeg <= UInt<6>("h03f") @[SevenSegDec.scala 15:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), io.in) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        sevSeg <= UInt<3>("h06") @[SevenSegDec.scala 16:28]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<2>("h02"), io.in) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          sevSeg <= UInt<7>("h05b") @[SevenSegDec.scala 17:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<2>("h03"), io.in) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            sevSeg <= UInt<7>("h04f") @[SevenSegDec.scala 18:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<3>("h04"), io.in) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              sevSeg <= UInt<7>("h066") @[SevenSegDec.scala 19:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<3>("h05"), io.in) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                sevSeg <= UInt<7>("h06d") @[SevenSegDec.scala 20:28]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_6 = eq(UInt<3>("h06"), io.in) @[Conditional.scala 37:30]
                when _T_6 : @[Conditional.scala 39:67]
                  sevSeg <= UInt<7>("h07d") @[SevenSegDec.scala 21:28]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_7 = eq(UInt<3>("h07"), io.in) @[Conditional.scala 37:30]
                  when _T_7 : @[Conditional.scala 39:67]
                    sevSeg <= UInt<3>("h07") @[SevenSegDec.scala 22:28]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_8 = eq(UInt<4>("h08"), io.in) @[Conditional.scala 37:30]
                    when _T_8 : @[Conditional.scala 39:67]
                      sevSeg <= UInt<7>("h07f") @[SevenSegDec.scala 23:28]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_9 = eq(UInt<4>("h09"), io.in) @[Conditional.scala 37:30]
                      when _T_9 : @[Conditional.scala 39:67]
                        sevSeg <= UInt<7>("h06f") @[SevenSegDec.scala 24:28]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_10 = eq(UInt<4>("h0a"), io.in) @[Conditional.scala 37:30]
                        when _T_10 : @[Conditional.scala 39:67]
                          sevSeg <= UInt<7>("h077") @[SevenSegDec.scala 25:28]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_11 = eq(UInt<4>("h0b"), io.in) @[Conditional.scala 37:30]
                          when _T_11 : @[Conditional.scala 39:67]
                            sevSeg <= UInt<7>("h07c") @[SevenSegDec.scala 26:28]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_12 = eq(UInt<4>("h0c"), io.in) @[Conditional.scala 37:30]
                            when _T_12 : @[Conditional.scala 39:67]
                              sevSeg <= UInt<6>("h039") @[SevenSegDec.scala 27:28]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_13 = eq(UInt<4>("h0d"), io.in) @[Conditional.scala 37:30]
                              when _T_13 : @[Conditional.scala 39:67]
                                sevSeg <= UInt<7>("h05e") @[SevenSegDec.scala 28:28]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_14 = eq(UInt<4>("h0e"), io.in) @[Conditional.scala 37:30]
                                when _T_14 : @[Conditional.scala 39:67]
                                  sevSeg <= UInt<7>("h079") @[SevenSegDec.scala 29:28]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_15 = eq(UInt<4>("h0f"), io.in) @[Conditional.scala 37:30]
                                  when _T_15 : @[Conditional.scala 39:67]
                                    sevSeg <= UInt<7>("h071") @[SevenSegDec.scala 30:28]
                                    skip @[Conditional.scala 39:67]
    io.out <= sevSeg @[SevenSegDec.scala 34:10]
    
  module SevenSegDec_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : UInt<4>, out : UInt<7>}
    
    wire sevSeg : UInt
    sevSeg <= UInt<1>("h00")
    node _T = eq(UInt<1>("h00"), io.in) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      sevSeg <= UInt<6>("h03f") @[SevenSegDec.scala 15:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), io.in) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        sevSeg <= UInt<3>("h06") @[SevenSegDec.scala 16:28]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<2>("h02"), io.in) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          sevSeg <= UInt<7>("h05b") @[SevenSegDec.scala 17:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<2>("h03"), io.in) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            sevSeg <= UInt<7>("h04f") @[SevenSegDec.scala 18:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<3>("h04"), io.in) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              sevSeg <= UInt<7>("h066") @[SevenSegDec.scala 19:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<3>("h05"), io.in) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                sevSeg <= UInt<7>("h06d") @[SevenSegDec.scala 20:28]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_6 = eq(UInt<3>("h06"), io.in) @[Conditional.scala 37:30]
                when _T_6 : @[Conditional.scala 39:67]
                  sevSeg <= UInt<7>("h07d") @[SevenSegDec.scala 21:28]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_7 = eq(UInt<3>("h07"), io.in) @[Conditional.scala 37:30]
                  when _T_7 : @[Conditional.scala 39:67]
                    sevSeg <= UInt<3>("h07") @[SevenSegDec.scala 22:28]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_8 = eq(UInt<4>("h08"), io.in) @[Conditional.scala 37:30]
                    when _T_8 : @[Conditional.scala 39:67]
                      sevSeg <= UInt<7>("h07f") @[SevenSegDec.scala 23:28]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_9 = eq(UInt<4>("h09"), io.in) @[Conditional.scala 37:30]
                      when _T_9 : @[Conditional.scala 39:67]
                        sevSeg <= UInt<7>("h06f") @[SevenSegDec.scala 24:28]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_10 = eq(UInt<4>("h0a"), io.in) @[Conditional.scala 37:30]
                        when _T_10 : @[Conditional.scala 39:67]
                          sevSeg <= UInt<7>("h077") @[SevenSegDec.scala 25:28]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_11 = eq(UInt<4>("h0b"), io.in) @[Conditional.scala 37:30]
                          when _T_11 : @[Conditional.scala 39:67]
                            sevSeg <= UInt<7>("h07c") @[SevenSegDec.scala 26:28]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_12 = eq(UInt<4>("h0c"), io.in) @[Conditional.scala 37:30]
                            when _T_12 : @[Conditional.scala 39:67]
                              sevSeg <= UInt<6>("h039") @[SevenSegDec.scala 27:28]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_13 = eq(UInt<4>("h0d"), io.in) @[Conditional.scala 37:30]
                              when _T_13 : @[Conditional.scala 39:67]
                                sevSeg <= UInt<7>("h05e") @[SevenSegDec.scala 28:28]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_14 = eq(UInt<4>("h0e"), io.in) @[Conditional.scala 37:30]
                                when _T_14 : @[Conditional.scala 39:67]
                                  sevSeg <= UInt<7>("h079") @[SevenSegDec.scala 29:28]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_15 = eq(UInt<4>("h0f"), io.in) @[Conditional.scala 37:30]
                                  when _T_15 : @[Conditional.scala 39:67]
                                    sevSeg <= UInt<7>("h071") @[SevenSegDec.scala 30:28]
                                    skip @[Conditional.scala 39:67]
    io.out <= sevSeg @[SevenSegDec.scala 34:10]
    
  module SevenSegDec_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : UInt<4>, out : UInt<7>}
    
    wire sevSeg : UInt
    sevSeg <= UInt<1>("h00")
    node _T = eq(UInt<1>("h00"), io.in) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      sevSeg <= UInt<6>("h03f") @[SevenSegDec.scala 15:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), io.in) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        sevSeg <= UInt<3>("h06") @[SevenSegDec.scala 16:28]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<2>("h02"), io.in) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          sevSeg <= UInt<7>("h05b") @[SevenSegDec.scala 17:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<2>("h03"), io.in) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            sevSeg <= UInt<7>("h04f") @[SevenSegDec.scala 18:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<3>("h04"), io.in) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              sevSeg <= UInt<7>("h066") @[SevenSegDec.scala 19:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<3>("h05"), io.in) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                sevSeg <= UInt<7>("h06d") @[SevenSegDec.scala 20:28]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_6 = eq(UInt<3>("h06"), io.in) @[Conditional.scala 37:30]
                when _T_6 : @[Conditional.scala 39:67]
                  sevSeg <= UInt<7>("h07d") @[SevenSegDec.scala 21:28]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_7 = eq(UInt<3>("h07"), io.in) @[Conditional.scala 37:30]
                  when _T_7 : @[Conditional.scala 39:67]
                    sevSeg <= UInt<3>("h07") @[SevenSegDec.scala 22:28]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_8 = eq(UInt<4>("h08"), io.in) @[Conditional.scala 37:30]
                    when _T_8 : @[Conditional.scala 39:67]
                      sevSeg <= UInt<7>("h07f") @[SevenSegDec.scala 23:28]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_9 = eq(UInt<4>("h09"), io.in) @[Conditional.scala 37:30]
                      when _T_9 : @[Conditional.scala 39:67]
                        sevSeg <= UInt<7>("h06f") @[SevenSegDec.scala 24:28]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_10 = eq(UInt<4>("h0a"), io.in) @[Conditional.scala 37:30]
                        when _T_10 : @[Conditional.scala 39:67]
                          sevSeg <= UInt<7>("h077") @[SevenSegDec.scala 25:28]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_11 = eq(UInt<4>("h0b"), io.in) @[Conditional.scala 37:30]
                          when _T_11 : @[Conditional.scala 39:67]
                            sevSeg <= UInt<7>("h07c") @[SevenSegDec.scala 26:28]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_12 = eq(UInt<4>("h0c"), io.in) @[Conditional.scala 37:30]
                            when _T_12 : @[Conditional.scala 39:67]
                              sevSeg <= UInt<6>("h039") @[SevenSegDec.scala 27:28]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_13 = eq(UInt<4>("h0d"), io.in) @[Conditional.scala 37:30]
                              when _T_13 : @[Conditional.scala 39:67]
                                sevSeg <= UInt<7>("h05e") @[SevenSegDec.scala 28:28]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_14 = eq(UInt<4>("h0e"), io.in) @[Conditional.scala 37:30]
                                when _T_14 : @[Conditional.scala 39:67]
                                  sevSeg <= UInt<7>("h079") @[SevenSegDec.scala 29:28]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_15 = eq(UInt<4>("h0f"), io.in) @[Conditional.scala 37:30]
                                  when _T_15 : @[Conditional.scala 39:67]
                                    sevSeg <= UInt<7>("h071") @[SevenSegDec.scala 30:28]
                                    skip @[Conditional.scala 39:67]
    io.out <= sevSeg @[SevenSegDec.scala 34:10]
    
  module SevenSegDec_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : UInt<4>, out : UInt<7>}
    
    wire sevSeg : UInt
    sevSeg <= UInt<1>("h00")
    node _T = eq(UInt<1>("h00"), io.in) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      sevSeg <= UInt<6>("h03f") @[SevenSegDec.scala 15:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), io.in) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        sevSeg <= UInt<3>("h06") @[SevenSegDec.scala 16:28]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<2>("h02"), io.in) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          sevSeg <= UInt<7>("h05b") @[SevenSegDec.scala 17:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<2>("h03"), io.in) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            sevSeg <= UInt<7>("h04f") @[SevenSegDec.scala 18:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<3>("h04"), io.in) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              sevSeg <= UInt<7>("h066") @[SevenSegDec.scala 19:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<3>("h05"), io.in) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                sevSeg <= UInt<7>("h06d") @[SevenSegDec.scala 20:28]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_6 = eq(UInt<3>("h06"), io.in) @[Conditional.scala 37:30]
                when _T_6 : @[Conditional.scala 39:67]
                  sevSeg <= UInt<7>("h07d") @[SevenSegDec.scala 21:28]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_7 = eq(UInt<3>("h07"), io.in) @[Conditional.scala 37:30]
                  when _T_7 : @[Conditional.scala 39:67]
                    sevSeg <= UInt<3>("h07") @[SevenSegDec.scala 22:28]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_8 = eq(UInt<4>("h08"), io.in) @[Conditional.scala 37:30]
                    when _T_8 : @[Conditional.scala 39:67]
                      sevSeg <= UInt<7>("h07f") @[SevenSegDec.scala 23:28]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_9 = eq(UInt<4>("h09"), io.in) @[Conditional.scala 37:30]
                      when _T_9 : @[Conditional.scala 39:67]
                        sevSeg <= UInt<7>("h06f") @[SevenSegDec.scala 24:28]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_10 = eq(UInt<4>("h0a"), io.in) @[Conditional.scala 37:30]
                        when _T_10 : @[Conditional.scala 39:67]
                          sevSeg <= UInt<7>("h077") @[SevenSegDec.scala 25:28]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_11 = eq(UInt<4>("h0b"), io.in) @[Conditional.scala 37:30]
                          when _T_11 : @[Conditional.scala 39:67]
                            sevSeg <= UInt<7>("h07c") @[SevenSegDec.scala 26:28]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_12 = eq(UInt<4>("h0c"), io.in) @[Conditional.scala 37:30]
                            when _T_12 : @[Conditional.scala 39:67]
                              sevSeg <= UInt<6>("h039") @[SevenSegDec.scala 27:28]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_13 = eq(UInt<4>("h0d"), io.in) @[Conditional.scala 37:30]
                              when _T_13 : @[Conditional.scala 39:67]
                                sevSeg <= UInt<7>("h05e") @[SevenSegDec.scala 28:28]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_14 = eq(UInt<4>("h0e"), io.in) @[Conditional.scala 37:30]
                                when _T_14 : @[Conditional.scala 39:67]
                                  sevSeg <= UInt<7>("h079") @[SevenSegDec.scala 29:28]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_15 = eq(UInt<4>("h0f"), io.in) @[Conditional.scala 37:30]
                                  when _T_15 : @[Conditional.scala 39:67]
                                    sevSeg <= UInt<7>("h071") @[SevenSegDec.scala 30:28]
                                    skip @[Conditional.scala 39:67]
    io.out <= sevSeg @[SevenSegDec.scala 34:10]
    
  module DisplayMultiplexer : 
    input clock : Clock
    input reset : Reset
    output io : {flip sum : UInt<8>, flip price : UInt<8>, seg : UInt<7>, an : UInt<4>}
    
    wire sevSeg : UInt<7>
    sevSeg <= UInt<7>("h07f")
    wire select : UInt<4>
    select <= UInt<4>("h01")
    inst lys1 of SevenSegDec @[DisplayMultiplexer.scala 17:21]
    lys1.clock <= clock
    lys1.reset <= reset
    node _T = bits(io.sum, 7, 4) @[DisplayMultiplexer.scala 18:23]
    lys1.io.in <= _T @[DisplayMultiplexer.scala 18:14]
    inst lys2 of SevenSegDec_1 @[DisplayMultiplexer.scala 19:21]
    lys2.clock <= clock
    lys2.reset <= reset
    node _T_1 = bits(io.sum, 3, 0) @[DisplayMultiplexer.scala 20:23]
    lys2.io.in <= _T_1 @[DisplayMultiplexer.scala 20:14]
    inst lys3 of SevenSegDec_2 @[DisplayMultiplexer.scala 21:21]
    lys3.clock <= clock
    lys3.reset <= reset
    node _T_2 = bits(io.price, 7, 4) @[DisplayMultiplexer.scala 22:25]
    lys3.io.in <= _T_2 @[DisplayMultiplexer.scala 22:14]
    inst lys4 of SevenSegDec_3 @[DisplayMultiplexer.scala 23:21]
    lys4.clock <= clock
    lys4.reset <= reset
    node _T_3 = bits(io.price, 3, 0) @[DisplayMultiplexer.scala 24:25]
    lys4.io.in <= _T_3 @[DisplayMultiplexer.scala 24:14]
    reg tickCounterReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[DisplayMultiplexer.scala 26:31]
    node tick = eq(tickCounterReg, UInt<5>("h013")) @[DisplayMultiplexer.scala 27:29]
    node _T_4 = add(tickCounterReg, UInt<1>("h01")) @[DisplayMultiplexer.scala 29:35]
    node _T_5 = tail(_T_4, 1) @[DisplayMultiplexer.scala 29:35]
    tickCounterReg <= _T_5 @[DisplayMultiplexer.scala 29:18]
    when tick : @[DisplayMultiplexer.scala 30:15]
      tickCounterReg <= UInt<1>("h00") @[DisplayMultiplexer.scala 31:20]
      skip @[DisplayMultiplexer.scala 30:15]
    reg lowFrequCntReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[DisplayMultiplexer.scala 34:31]
    when tick : @[DisplayMultiplexer.scala 35:15]
      node _T_6 = add(lowFrequCntReg, UInt<1>("h01")) @[DisplayMultiplexer.scala 36:37]
      node _T_7 = tail(_T_6, 1) @[DisplayMultiplexer.scala 36:37]
      lowFrequCntReg <= _T_7 @[DisplayMultiplexer.scala 36:20]
      skip @[DisplayMultiplexer.scala 35:15]
    node _T_8 = eq(lowFrequCntReg, UInt<1>("h00")) @[DisplayMultiplexer.scala 39:24]
    when _T_8 : @[DisplayMultiplexer.scala 39:37]
      sevSeg <= lys1.io.out @[DisplayMultiplexer.scala 40:12]
      select <= UInt<3>("h07") @[DisplayMultiplexer.scala 41:12]
      skip @[DisplayMultiplexer.scala 39:37]
    node _T_9 = eq(lowFrequCntReg, UInt<1>("h01")) @[DisplayMultiplexer.scala 43:24]
    when _T_9 : @[DisplayMultiplexer.scala 43:36]
      sevSeg <= lys2.io.out @[DisplayMultiplexer.scala 44:12]
      select <= UInt<4>("h0b") @[DisplayMultiplexer.scala 45:12]
      skip @[DisplayMultiplexer.scala 43:36]
    node _T_10 = eq(lowFrequCntReg, UInt<2>("h02")) @[DisplayMultiplexer.scala 48:24]
    when _T_10 : @[DisplayMultiplexer.scala 48:37]
      sevSeg <= lys3.io.out @[DisplayMultiplexer.scala 49:12]
      select <= UInt<4>("h0d") @[DisplayMultiplexer.scala 50:12]
      skip @[DisplayMultiplexer.scala 48:37]
    node _T_11 = eq(lowFrequCntReg, UInt<2>("h03")) @[DisplayMultiplexer.scala 53:24]
    when _T_11 : @[DisplayMultiplexer.scala 53:37]
      sevSeg <= lys4.io.out @[DisplayMultiplexer.scala 54:12]
      select <= UInt<4>("h0e") @[DisplayMultiplexer.scala 55:12]
      skip @[DisplayMultiplexer.scala 53:37]
    node _T_12 = not(sevSeg) @[DisplayMultiplexer.scala 60:13]
    io.seg <= _T_12 @[DisplayMultiplexer.scala 60:10]
    node _T_13 = not(select) @[DisplayMultiplexer.scala 61:12]
    io.an <= _T_13 @[DisplayMultiplexer.scala 61:9]
    
  module Display : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip sw : UInt<16>, seg : UInt<7>, an : UInt<4>}
    
    inst dispMux of DisplayMultiplexer @[Display.scala 15:23]
    dispMux.clock <= clock
    dispMux.reset <= reset
    node _T = bits(io.sw, 7, 0) @[Display.scala 18:28]
    dispMux.io.price <= _T @[Display.scala 18:20]
    node _T_1 = bits(io.sw, 15, 8) @[Display.scala 19:26]
    dispMux.io.sum <= _T_1 @[Display.scala 19:18]
    io.seg <= dispMux.io.seg @[Display.scala 22:10]
    io.an <= dispMux.io.an @[Display.scala 23:9]
    
