
---------- Begin Simulation Statistics ----------
final_tick                               2541853573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   214739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.55                       # Real time elapsed on the host
host_tick_rate                              605730650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198748                       # Number of instructions simulated
sim_ops                                       4198748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011844                       # Number of seconds simulated
sim_ticks                                 11843728500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.080660                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385331                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               854759                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77929                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805403                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52855                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225972                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978501                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26845                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198748                       # Number of instructions committed
system.cpu.committedOps                       4198748                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.638259                       # CPI: cycles per instruction
system.cpu.discardedOps                        190066                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607982                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452830                       # DTB hits
system.cpu.dtb.data_misses                       7676                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405949                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849677                       # DTB read hits
system.cpu.dtb.read_misses                       6827                       # DTB read misses
system.cpu.dtb.write_accesses                  202033                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603153                       # DTB write hits
system.cpu.dtb.write_misses                       849                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18036                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381373                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031135                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662123                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727364                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177360                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  968496                       # ITB accesses
system.cpu.itb.fetch_acv                          755                       # ITB acv
system.cpu.itb.fetch_hits                      961420                       # ITB hits
system.cpu.itb.fetch_misses                      7076                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4221     69.38%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6084                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14427                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5134                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10934544000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9425500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18150000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885803500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11847923000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946825                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8006364000     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3841559000     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23673629                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85453      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543013     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840003     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593092     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198748                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6946265                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22830457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22830457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22830457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22830457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117079.266667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117079.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117079.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117079.266667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13069482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13069482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13069482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13069482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67022.984615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67022.984615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67022.984615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67022.984615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22480960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22480960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117088.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117088.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12869985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12869985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67031.171875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67031.171875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273994                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539428977000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273994                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204625                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204625                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128150                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34858                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86605                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29020                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29020                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40848                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17821873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157038     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157478                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821121528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375824750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462326250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5576512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5576512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5576512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34858                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470840918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377524358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848365276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470840918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470840918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188362305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188362305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188362305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470840918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377524358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036727581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10376                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5735                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013361250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762505000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13731.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32481.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.167563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.477474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.876458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34405     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24138     29.70%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9852     12.12%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4752      5.85%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2343      2.88%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1434      1.76%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      1.14%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          601      0.74%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2829      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.999182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.380182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.721618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1293     17.64%     17.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5560     75.84%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.86%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.25%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6581     89.77%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.00%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      6.08%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7617856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7759808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11843723500                       # Total gap between requests
system.mem_ctrls.avgGap                      42565.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7617856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417436113.973737239838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374860332.200286448002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643197452.558964014053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515644750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246860250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290804593750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28871.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32160.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398447.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313524540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166630860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559676040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309180600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5174334030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190657920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7648871430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.816174                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443796250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11004472250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266843220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141815355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487197900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312150780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108430060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246156000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497460755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.032136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587983250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10860285250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11836528500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1648339                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1648339                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1648339                       # number of overall hits
system.cpu.icache.overall_hits::total         1648339                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87196                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87196                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87196                       # number of overall misses
system.cpu.icache.overall_misses::total         87196                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367891500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367891500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367891500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367891500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1735535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1735535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1735535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1735535                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61561.212670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61561.212670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61561.212670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61561.212670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86605                       # number of writebacks
system.cpu.icache.writebacks::total             86605                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87196                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280696500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280696500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60561.224139                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60561.224139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60561.224139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60561.224139                       # average overall mshr miss latency
system.cpu.icache.replacements                  86605                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1648339                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1648339                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87196                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87196                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367891500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367891500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1735535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1735535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61561.212670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61561.212670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280696500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280696500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60561.224139                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60561.224139                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1670601                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.272533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3558265                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3558265                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313661                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105665                       # number of overall misses
system.cpu.dcache.overall_misses::total        105665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774005000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774005000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074447                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64108.314011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64108.314011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64108.314011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64108.314011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34682                       # number of writebacks
system.cpu.dcache.writebacks::total             34682                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394798500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394798500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63712.122530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63712.122530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63712.122530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63712.122530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67037.905146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67037.905146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66895.744148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66895.744148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479159000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479159000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61560.602307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61560.602307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27482                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27482                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722648000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722648000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59332.093408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59332.093408                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63485000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63485000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70382.483370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70382.483370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69382.483370                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69382.483370                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.492559                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.978385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.492559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953140                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552397347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 615741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   615734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.02                       # Real time elapsed on the host
host_tick_rate                              689242599                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7400558                       # Number of instructions simulated
sim_ops                                       7400558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008284                       # Number of seconds simulated
sim_ticks                                  8284072000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.228641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  198813                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               548773                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1590                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46297                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502652                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37425                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          235207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197782                       # Number of indirect misses.
system.cpu.branchPred.lookups                  629349                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50460                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19071                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460479                       # Number of instructions committed
system.cpu.committedOps                       2460479                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.688062                       # CPI: cycles per instruction
system.cpu.discardedOps                        114962                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165656                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825345                       # DTB hits
system.cpu.dtb.data_misses                       3106                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108291                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483809                       # DTB read hits
system.cpu.dtb.read_misses                       2640                       # DTB read misses
system.cpu.dtb.write_accesses                   57365                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341536                       # DTB write hits
system.cpu.dtb.write_misses                       466                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4632                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1956954                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            571507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372190                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12354203                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149520                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  354757                       # ITB accesses
system.cpu.itb.fetch_acv                          306                       # ITB acv
system.cpu.itb.fetch_hits                      352174                       # ITB hits
system.cpu.itb.fetch_misses                      2583                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5081     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6349                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9932                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2310     41.33%     41.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     42.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3232     57.83%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5589                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2307     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2307     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4661                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5929987500     71.58%     71.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65728000      0.79%     72.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10106000      0.12%     72.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2278478500     27.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8284300000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998701                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.713800                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544386                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704987                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6936175500     83.73%     83.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1348124500     16.27%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16455836                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43227      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522184     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485422     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339109     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58808      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460479                       # Class of committed instruction
system.cpu.quiesceCycles                       112308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4101633                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2658111242                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2658111242                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2658111242                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2658111242                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118043.842348                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118043.842348                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118043.842348                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118043.842348                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           164                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1530953530                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1530953530                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1530953530                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1530953530                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67987.988720                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67987.988720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67987.988720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67987.988720                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6218475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6218475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115156.944444                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115156.944444                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3518475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3518475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65156.944444                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65156.944444                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2651892767                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2651892767                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118050.782007                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118050.782007                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1527435055                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1527435055                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67994.794115                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67994.794115                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91823                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41819                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72302                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14413                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15404                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15404                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18365                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9254912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9254912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3396416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3399335                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14091943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130499                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001716                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041395                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130275     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     224      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130499                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3105500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           726706059                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184890750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          384166250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4627584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2157696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6785280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4627584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4627584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558612238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260463212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             819075450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558612238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558612238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323079761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323079761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323079761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558612238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260463212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1142155211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114029                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1071                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1521443000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  504160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3412043000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15088.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33838.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        74                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71782                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78896                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    281                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.802751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.006795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.197754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26099     41.35%     41.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18781     29.76%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7942     12.58%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3470      5.50%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1922      3.05%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1055      1.67%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          655      1.04%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          459      0.73%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2730      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63113                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.520161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.790097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.201438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1465     21.10%     21.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            919     13.23%     34.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4177     60.15%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           205      2.95%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            82      1.18%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            42      0.60%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            25      0.36%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6044     87.04%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              312      4.49%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              373      5.37%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      2.06%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.58%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.17%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6453248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7229120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6785344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7297856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       872.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    819.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    880.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8284075000                       # Total gap between requests
system.mem_ctrls.avgGap                      37646.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4304256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2148992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7229120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519582157.180671513081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259412520.798950076103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 872652965.836125016212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114029                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2264498500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1147544500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207039593000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31317.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34037.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1815674.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257561220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136881855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           402031980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          312437880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3522712860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        215427840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5501030595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.049105                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    525502500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    276640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7484115500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            193186980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102666135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           318136980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277354260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3473924280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        256540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5275786395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.859071                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    632779250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    276640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7376910750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               168000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117358242                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1174000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1622000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10483774000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       914197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           914197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       914197                       # number of overall hits
system.cpu.icache.overall_hits::total          914197                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72312                       # number of overall misses
system.cpu.icache.overall_misses::total         72312                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4677598000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4677598000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4677598000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4677598000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       986509                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       986509                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       986509                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       986509                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.073301                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073301                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.073301                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073301                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64686.331453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64686.331453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64686.331453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64686.331453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72302                       # number of writebacks
system.cpu.icache.writebacks::total             72302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4605286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4605286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4605286000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4605286000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63686.331453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63686.331453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63686.331453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63686.331453                       # average overall mshr miss latency
system.cpu.icache.replacements                  72302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       914197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          914197                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72312                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4677598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4677598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       986509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       986509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.073301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64686.331453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64686.331453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4605286000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4605286000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63686.331453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63686.331453                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1017011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.965519                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2045330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2045330                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749313                       # number of overall hits
system.cpu.dcache.overall_hits::total          749313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51398                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51398                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51398                       # number of overall misses
system.cpu.dcache.overall_misses::total         51398                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3368127000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3368127000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3368127000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3368127000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800711                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800711                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064190                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064190                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064190                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65530.312464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65530.312464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65530.312464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65530.312464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19355                       # number of writebacks
system.cpu.dcache.writebacks::total             19355                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2175772500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2175772500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2175772500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2175772500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233738500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233738500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041408                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65622.285559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65622.285559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65622.285559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65622.285559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120421.689851                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120421.689851                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1520780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1520780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70655.082698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70655.082698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3783                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3783                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17741                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17741                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1253722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1253722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233738500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233738500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70668.057043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70668.057043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203782.476024                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203782.476024                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1847347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1847347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61837.952735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61837.952735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    922050500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    922050500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59815.147584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59815.147584                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8542                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8542                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43183500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43183500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062658                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062658                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75627.845884                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75627.845884                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062658                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062658                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74627.845884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74627.845884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10543774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              829610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.881916                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670958                       # Number of data accesses

---------- End Simulation Statistics   ----------
