==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.458 MB.
INFO: [HLS 200-10] Analyzing design file 'ecc_decoder_src/src/encoder.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'ecc_decoder_src/src/decoder.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:130:14
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:134:21
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:137:13
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:140:14
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: ecc_decoder_src/src/decoder.cpp:182:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: ecc_decoder_src/src/decoder.cpp:183:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ecc_decoder_src/src/decoder.cpp:265:15
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:154:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:185:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:211:2
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region: ecc_decoder_src/src/decoder.cpp:130:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file ecc_decoder_src/src/decoder.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.87 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.24 seconds; current allocated memory: 253.171 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read(bool&)' into 'hls::stream<bool, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:183:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:182:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:28:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:99:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:93:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:91:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:90:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:88:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:86:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:81:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:77:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:74:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:72:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:70:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:69:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:59:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:58:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:49:13)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:175:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:187:44)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:187:79)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:189:49)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:189:84)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:236:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:236:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:241:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:175:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:187:44)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:187:79)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:189:49)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:189:84)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:236:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:236:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:241:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:241:22)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.27 seconds. Elapsed time: 4 seconds; current allocated memory: 256.096 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.099 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 284.136 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ecc_decoder_src/src/decoder.cpp:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 322.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_4' (ecc_decoder_src/src/decoder.cpp:236) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_5' (ecc_decoder_src/src/decoder.cpp:241) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_6' (ecc_decoder_src/src/decoder.cpp:247) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (ecc_decoder_src/src/decoder.cpp:16) in function 'decoder' automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table.1' in dimension 2 automatically.
WARNING: [HLS 200-914] Completely partitioning array 'trellis_survivor.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'trellis_survivor.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_246_6_proc' (ecc_decoder_src/src/decoder.cpp:247) to a process function for dataflow in function 'decoder_bit'.
WARNING: [HLS 200-805] An internal stream 'y0' (ecc_decoder_src/src/decoder.cpp:57) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'y1' (ecc_decoder_src/src/decoder.cpp:58) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (ecc_decoder_src/src/decoder.cpp:59) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'decoder_bit' (ecc_decoder_src/src/decoder.cpp:267:1), detected/extracted 3 process function(s): 
	 'decoder_bit_Block_.split148_proc3'
	 'decoder_bit_Loop_VITIS_LOOP_246_6_proc'
	 'decoder_bit_Block_.split223_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ecc_decoder_src/src/decoder.cpp:247:17) to (ecc_decoder_src/src/decoder.cpp:246:20) in function 'decoder_bit_Loop_VITIS_LOOP_246_6_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ecc_decoder_src/src/decoder.cpp:196:6) in function 'decoder_bit_Block_.split148_proc3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ecc_decoder_src/src/decoder.cpp:217:21) in function 'decoder_bit_Block_.split148_proc3'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i33P0A.i6' into 'decoder_bit_Block_.split148_proc3' ().
INFO: [XFORM 203-11] Balancing expressions in function 'decoder_bit_Block_.split148_proc3' (ecc_decoder_src/src/decoder.cpp:136)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 386.696 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_survivor.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:177:21)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.0' (ecc_decoder_src/src/decoder.cpp:158:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.1' (ecc_decoder_src/src/decoder.cpp:159:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.0' (ecc_decoder_src/src/decoder.cpp:162:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.1' (ecc_decoder_src/src/decoder.cpp:163:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.0' (ecc_decoder_src/src/decoder.cpp:167:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.1' (ecc_decoder_src/src/decoder.cpp:168:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.0' (ecc_decoder_src/src/decoder.cpp:171:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.1' (ecc_decoder_src/src/decoder.cpp:172:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_survivor.V' (ecc_decoder_src/src/decoder.cpp:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_metric' (ecc_decoder_src/src/decoder.cpp:197:27)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_metric' (ecc_decoder_src/src/decoder.cpp:204:27)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:236:22)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:241:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 477.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_217_3' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_240_5' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_235_4' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3' to 'decoder_bit_Block_split148_proc3'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split223_proc' to 'decoder_bit_Block_split223_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 478.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_217_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 478.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 479.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 479.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_235_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 479.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 479.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 480.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 482.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Loop_VITIS_LOOP_246_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_246_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_246_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 482.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 482.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split223_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 482.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 482.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 483.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 483.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 484.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 484.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3' pipeline 'VITIS_LOOP_217_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 485.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5' pipeline 'VITIS_LOOP_240_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 486.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4' pipeline 'VITIS_LOOP_235_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_63' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 490.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Loop_VITIS_LOOP_246_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Loop_VITIS_LOOP_246_6_proc' pipeline 'VITIS_LOOP_246_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Loop_VITIS_LOOP_246_6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 497.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split223_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.524 MB.
INFO: [HLS 200-10] Analyzing design file 'ecc_decoder_src/src/encoder.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'ecc_decoder_src/src/decoder.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:111:14
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:115:21
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:118:13
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:121:14
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: ecc_decoder_src/src/decoder.cpp:163:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: ecc_decoder_src/src/decoder.cpp:164:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ecc_decoder_src/src/decoder.cpp:246:15
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:135:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:166:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:192:2
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region: ecc_decoder_src/src/decoder.cpp:111:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file ecc_decoder_src/src/decoder.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.9 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.4 seconds; current allocated memory: 253.269 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read(bool&)' into 'hls::stream<bool, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:246:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:164:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:163:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:28:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:99:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:93:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:91:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:90:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:88:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:86:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:81:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:77:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:74:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:72:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:70:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:69:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:59:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:58:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:49:13)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:156:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:44)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:79)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:49)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:84)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:156:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:44)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:79)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:49)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:84)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:22)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.01 seconds; current allocated memory: 256.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.077 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 284.114 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ecc_decoder_src/src/decoder.cpp:229: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 322.630 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_3' in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_4' (ecc_decoder_src/src/decoder.cpp:217) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_5' (ecc_decoder_src/src/decoder.cpp:222) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_6' (ecc_decoder_src/src/decoder.cpp:228) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (ecc_decoder_src/src/decoder.cpp:16) in function 'decoder' automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table.1' in dimension 2 automatically.
WARNING: [HLS 200-914] Completely partitioning array 'trellis_survivor.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'trellis_survivor.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_227_6_proc' (ecc_decoder_src/src/decoder.cpp:228) to a process function for dataflow in function 'decoder_bit'.
WARNING: [HLS 200-805] An internal stream 'y0' (ecc_decoder_src/src/decoder.cpp:57) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'y1' (ecc_decoder_src/src/decoder.cpp:58) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (ecc_decoder_src/src/decoder.cpp:59) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'decoder_bit' (ecc_decoder_src/src/decoder.cpp:248:1), detected/extracted 3 process function(s): 
	 'decoder_bit_Block_.split148_proc3'
	 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'
	 'decoder_bit_Block_.split223_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ecc_decoder_src/src/decoder.cpp:228:17) to (ecc_decoder_src/src/decoder.cpp:227:20) in function 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ecc_decoder_src/src/decoder.cpp:177:6) in function 'decoder_bit_Block_.split148_proc3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ecc_decoder_src/src/decoder.cpp:198:21) in function 'decoder_bit_Block_.split148_proc3'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i33P0A.i6' into 'decoder_bit_Block_.split148_proc3' ().
INFO: [XFORM 203-11] Balancing expressions in function 'decoder_bit_Block_.split148_proc3' (ecc_decoder_src/src/decoder.cpp:117)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 386.677 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_survivor.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:158:21)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.0' (ecc_decoder_src/src/decoder.cpp:139:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.1' (ecc_decoder_src/src/decoder.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.0' (ecc_decoder_src/src/decoder.cpp:143:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.1' (ecc_decoder_src/src/decoder.cpp:144:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.0' (ecc_decoder_src/src/decoder.cpp:148:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.1' (ecc_decoder_src/src/decoder.cpp:149:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.0' (ecc_decoder_src/src/decoder.cpp:152:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.1' (ecc_decoder_src/src/decoder.cpp:153:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_survivor.V' (ecc_decoder_src/src/decoder.cpp:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_metric' (ecc_decoder_src/src/decoder.cpp:178:27)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_metric' (ecc_decoder_src/src/decoder.cpp:185:27)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:217:22)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:222:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 477.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_221_5' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3' to 'decoder_bit_Block_split148_proc3'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split223_proc' to 'decoder_bit_Block_split223_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 478.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 478.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_221_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 480.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 482.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_227_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 482.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 482.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split223_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 482.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 482.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 482.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 483.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 483.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 484.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 484.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 485.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5' pipeline 'VITIS_LOOP_221_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 486.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4' pipeline 'VITIS_LOOP_216_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 487.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_63' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 490.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' pipeline 'VITIS_LOOP_227_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 497.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split223_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: set_directive_top -name decoder decoder 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.692 MB.
INFO: [HLS 200-10] Analyzing design file 'ecc_decoder_src/src/decoder.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:111:14
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:115:21
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:118:13
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ecc_decoder_src/src/decoder.cpp:121:14
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: ecc_decoder_src/src/decoder.cpp:163:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: ecc_decoder_src/src/decoder.cpp:164:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ecc_decoder_src/src/decoder.cpp:246:15
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:135:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:166:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ecc_decoder_src/src/decoder.cpp:192:2
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region: ecc_decoder_src/src/decoder.cpp:111:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file ecc_decoder_src/src/decoder.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'ecc_decoder_src/src/encoder.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.09 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.63 seconds; current allocated memory: 253.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read(bool&)' into 'hls::stream<bool, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:246:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:164:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder_bit(hls::stream<bool, 0>&, hls::stream<bool, 0>&, int, hls::stream<bool, 0>&)' (ecc_decoder_src/src/decoder.cpp:163:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:28:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:99:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:93:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:91:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:90:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:88:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:86:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:81:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:77:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:75:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:74:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:72:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:70:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:69:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::read()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:65:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:59:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:58:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<64>, 0ul, 0ul, 0ul> const&)' into 'decoder(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (ecc_decoder_src/src/decoder.cpp:49:13)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:156:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:44)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:79)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:49)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:84)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:156:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:44)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:168:79)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:49)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:170:84)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:217:22)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:24)
WARNING: [HLS 214-167] The program may have out of bound array access (ecc_decoder_src/src/decoder.cpp:222:22)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.18 seconds; current allocated memory: 256.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.315 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.351 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ecc_decoder_src/src/decoder.cpp:229: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.861 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_3' in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_4' (ecc_decoder_src/src/decoder.cpp:217) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_5' (ecc_decoder_src/src/decoder.cpp:222) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_6' (ecc_decoder_src/src/decoder.cpp:228) in function 'decoder_bit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (ecc_decoder_src/src/decoder.cpp:16) in function 'decoder' automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'trellis_table.1' in dimension 2 automatically.
WARNING: [HLS 200-914] Completely partitioning array 'trellis_survivor.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'trellis_survivor.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_227_6_proc' (ecc_decoder_src/src/decoder.cpp:228) to a process function for dataflow in function 'decoder_bit'.
WARNING: [HLS 200-805] An internal stream 'y0' (ecc_decoder_src/src/decoder.cpp:57) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'y1' (ecc_decoder_src/src/decoder.cpp:58) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (ecc_decoder_src/src/decoder.cpp:59) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'decoder_bit' (ecc_decoder_src/src/decoder.cpp:248:1), detected/extracted 3 process function(s): 
	 'decoder_bit_Block_.split148_proc3'
	 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'
	 'decoder_bit_Block_.split223_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ecc_decoder_src/src/decoder.cpp:228:17) to (ecc_decoder_src/src/decoder.cpp:227:20) in function 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ecc_decoder_src/src/decoder.cpp:177:6) in function 'decoder_bit_Block_.split148_proc3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ecc_decoder_src/src/decoder.cpp:198:21) in function 'decoder_bit_Block_.split148_proc3'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i33P0A.i6' into 'decoder_bit_Block_.split148_proc3' ().
INFO: [XFORM 203-11] Balancing expressions in function 'decoder_bit_Block_.split148_proc3' (ecc_decoder_src/src/decoder.cpp:117)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 386.905 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_survivor.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:158:21)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.0' (ecc_decoder_src/src/decoder.cpp:139:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.1' (ecc_decoder_src/src/decoder.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.0' (ecc_decoder_src/src/decoder.cpp:143:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.0.1' (ecc_decoder_src/src/decoder.cpp:144:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.0' (ecc_decoder_src/src/decoder.cpp:148:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.1' (ecc_decoder_src/src/decoder.cpp:149:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.0' (ecc_decoder_src/src/decoder.cpp:152:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_table.1.1' (ecc_decoder_src/src/decoder.cpp:153:31)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_survivor.V' (ecc_decoder_src/src/decoder.cpp:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_metric' (ecc_decoder_src/src/decoder.cpp:178:27)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_trellis_metric' (ecc_decoder_src/src/decoder.cpp:185:27)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:217:22)
INFO: [HLS 200-472] Inferring partial write operation for 'trellis_metric' (ecc_decoder_src/src/decoder.cpp:222:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 478.068 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_221_5' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4' to 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split148_proc3' to 'decoder_bit_Block_split148_proc3'.
WARNING: [SYN 201-103] Legalizing function name 'decoder_bit_Block_.split223_proc' to 'decoder_bit_Block_split223_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 478.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 479.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 479.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_221_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 479.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 479.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 479.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split148_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 481.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 482.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_227_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 482.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 482.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit_Block_split223_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 483.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 483.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 483.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 483.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 483.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 484.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 485.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 486.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5' pipeline 'VITIS_LOOP_221_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 487.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4' pipeline 'VITIS_LOOP_216_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 488.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Block_split148_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trellis_survivor_V_63' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Block_split148_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 490.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' pipeline 'VITIS_LOOP_227_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 498.147 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
