#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jan 14 00:55:00 2018
# Process ID: 7652
# Current directory: C:/Users/Jeff/Version2016_4/system_wrapper_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14924 C:\Users\Jeff\Version2016_4\system_wrapper_v2\system_wrapper.xpr
# Log file: C:/Users/Jeff/Version2016_4/system_wrapper_v2/vivado.log
# Journal file: C:/Users/Jeff/Version2016_4/system_wrapper_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.xpr
open_run impl_1
open_bd_design {C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_1
set_property location {3.5 936 376} [get_bd_cells TopModule_1]
delete_bd_objs [get_bd_cells TopModule_1]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells TopModule_0]
undo
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells TopModule_0]
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
set_property location {3 828 132} [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_cells TopModule_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 793 148} [get_bd_cells TopModule_0]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
startgroup
create_bd_port -dir I enb
connect_bd_net [get_bd_pins /blk_mem_gen_0/enb] [get_bd_ports enb]
endgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
set_property location {2 461 -91} [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets enb_1]
delete_bd_objs [get_bd_ports enb]
delete_bd_objs [get_bd_cells xlconstant_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
set_property location {3 928 443} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jeff/Version2016_4/CNN/fc1.coe -to_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Users/Stu/Desktop/system_wrapper/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
remove_files  C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property location {3 834 113} [get_bd_cells TopModule_0]
set_property location {3 838 55} [get_bd_cells TopModule_0]
set_property location {3 850 38} [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_LED] [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
validate_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 781 164} [get_bd_cells TopModule_0]
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
startgroup
create_bd_port -dir O -from 7 -to 0 LED_1
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED_1]
endgroup
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_2/src/fc1.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_enb] [get_bd_nets TopModule_0_LED] [get_bd_cells TopModule_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 823 143} [get_bd_cells TopModule_0]
set_property location {3 844 165} [get_bd_cells TopModule_0]
startgroup
create_bd_port -dir O -from 7 -to 0 LED_2
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED_2]
endgroup
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED_2]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_ports LED_1]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
set_property LEFT 5 [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_enb] [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_ports LED]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 812 176} [get_bd_cells TopModule_0]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_1/src/fc1.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
create_bd_port -dir I -from 31 -to 0 test
delete_bd_objs [get_bd_ports test]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_enb] [get_bd_cells TopModule_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {4 1010 188} [get_bd_cells TopModule_0]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1243 328} [get_bd_cells xlconcat_0]
startgroup
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {2} CONFIG.IN0_WIDTH {24} CONFIG.IN1_WIDTH {8}] [get_bd_cells xlconcat_0]
endgroup
delete_bd_objs [get_bd_nets TopModule_0_addrb]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_0/addrb]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {24} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
set_property location {4 1191 191} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconstant_0/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
startgroup
endgroup
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
