

================================================================
== Vitis HLS Report for 'matrixmult'
================================================================
* Date:           Mon Aug 12 18:56:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11536152|  11536152|  57.681 ms|  57.681 ms|  11536152|  11536152|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                   |                                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                      Instance                     |                 Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_matrixmult_Pipeline_VITIS_LOOP_40_1_fu_1068    |matrixmult_Pipeline_VITIS_LOOP_40_1    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_48_2_fu_1078    |matrixmult_Pipeline_VITIS_LOOP_48_2    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_56_3_fu_1088    |matrixmult_Pipeline_VITIS_LOOP_56_3    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_64_4_fu_1098    |matrixmult_Pipeline_VITIS_LOOP_64_4    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_72_5_fu_1108    |matrixmult_Pipeline_VITIS_LOOP_72_5    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_80_6_fu_1118    |matrixmult_Pipeline_VITIS_LOOP_80_6    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_88_7_fu_1128    |matrixmult_Pipeline_VITIS_LOOP_88_7    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_96_8_fu_1138    |matrixmult_Pipeline_VITIS_LOOP_96_8    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_108_9_fu_1148   |matrixmult_Pipeline_VITIS_LOOP_108_9   |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_116_10_fu_1158  |matrixmult_Pipeline_VITIS_LOOP_116_10  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_124_11_fu_1168  |matrixmult_Pipeline_VITIS_LOOP_124_11  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_132_12_fu_1178  |matrixmult_Pipeline_VITIS_LOOP_132_12  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_140_13_fu_1188  |matrixmult_Pipeline_VITIS_LOOP_140_13  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_148_14_fu_1198  |matrixmult_Pipeline_VITIS_LOOP_148_14  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_156_15_fu_1208  |matrixmult_Pipeline_VITIS_LOOP_156_15  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_164_16_fu_1218  |matrixmult_Pipeline_VITIS_LOOP_164_16  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_176_17_fu_1228  |matrixmult_Pipeline_VITIS_LOOP_176_17  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_184_18_fu_1238  |matrixmult_Pipeline_VITIS_LOOP_184_18  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_192_19_fu_1248  |matrixmult_Pipeline_VITIS_LOOP_192_19  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_200_20_fu_1258  |matrixmult_Pipeline_VITIS_LOOP_200_20  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_208_21_fu_1268  |matrixmult_Pipeline_VITIS_LOOP_208_21  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_216_22_fu_1278  |matrixmult_Pipeline_VITIS_LOOP_216_22  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_224_23_fu_1288  |matrixmult_Pipeline_VITIS_LOOP_224_23  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_232_24_fu_1298  |matrixmult_Pipeline_VITIS_LOOP_232_24  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_244_25_fu_1308  |matrixmult_Pipeline_VITIS_LOOP_244_25  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_252_26_fu_1318  |matrixmult_Pipeline_VITIS_LOOP_252_26  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_260_27_fu_1328  |matrixmult_Pipeline_VITIS_LOOP_260_27  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_268_28_fu_1338  |matrixmult_Pipeline_VITIS_LOOP_268_28  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_276_29_fu_1348  |matrixmult_Pipeline_VITIS_LOOP_276_29  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_284_30_fu_1358  |matrixmult_Pipeline_VITIS_LOOP_284_30  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_292_31_fu_1368  |matrixmult_Pipeline_VITIS_LOOP_292_31  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_300_32_fu_1378  |matrixmult_Pipeline_VITIS_LOOP_300_32  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_312_33_fu_1388  |matrixmult_Pipeline_VITIS_LOOP_312_33  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_320_34_fu_1398  |matrixmult_Pipeline_VITIS_LOOP_320_34  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_328_35_fu_1408  |matrixmult_Pipeline_VITIS_LOOP_328_35  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_336_36_fu_1418  |matrixmult_Pipeline_VITIS_LOOP_336_36  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_344_37_fu_1428  |matrixmult_Pipeline_VITIS_LOOP_344_37  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_352_38_fu_1438  |matrixmult_Pipeline_VITIS_LOOP_352_38  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_360_39_fu_1448  |matrixmult_Pipeline_VITIS_LOOP_360_39  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_368_40_fu_1458  |matrixmult_Pipeline_VITIS_LOOP_368_40  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_380_41_fu_1468  |matrixmult_Pipeline_VITIS_LOOP_380_41  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_388_42_fu_1478  |matrixmult_Pipeline_VITIS_LOOP_388_42  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_396_43_fu_1488  |matrixmult_Pipeline_VITIS_LOOP_396_43  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_404_44_fu_1498  |matrixmult_Pipeline_VITIS_LOOP_404_44  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_412_45_fu_1508  |matrixmult_Pipeline_VITIS_LOOP_412_45  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_420_46_fu_1518  |matrixmult_Pipeline_VITIS_LOOP_420_46  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_428_47_fu_1528  |matrixmult_Pipeline_VITIS_LOOP_428_47  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_436_48_fu_1538  |matrixmult_Pipeline_VITIS_LOOP_436_48  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_448_49_fu_1548  |matrixmult_Pipeline_VITIS_LOOP_448_49  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_456_50_fu_1558  |matrixmult_Pipeline_VITIS_LOOP_456_50  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_464_51_fu_1568  |matrixmult_Pipeline_VITIS_LOOP_464_51  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_472_52_fu_1578  |matrixmult_Pipeline_VITIS_LOOP_472_52  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_480_53_fu_1588  |matrixmult_Pipeline_VITIS_LOOP_480_53  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_488_54_fu_1598  |matrixmult_Pipeline_VITIS_LOOP_488_54  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_496_55_fu_1608  |matrixmult_Pipeline_VITIS_LOOP_496_55  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_504_56_fu_1618  |matrixmult_Pipeline_VITIS_LOOP_504_56  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_516_57_fu_1628  |matrixmult_Pipeline_VITIS_LOOP_516_57  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_524_58_fu_1638  |matrixmult_Pipeline_VITIS_LOOP_524_58  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_532_59_fu_1648  |matrixmult_Pipeline_VITIS_LOOP_532_59  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_540_60_fu_1658  |matrixmult_Pipeline_VITIS_LOOP_540_60  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_548_61_fu_1668  |matrixmult_Pipeline_VITIS_LOOP_548_61  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_556_62_fu_1678  |matrixmult_Pipeline_VITIS_LOOP_556_62  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_564_63_fu_1688  |matrixmult_Pipeline_VITIS_LOOP_564_63  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        |grp_matrixmult_Pipeline_VITIS_LOOP_572_64_fu_1698  |matrixmult_Pipeline_VITIS_LOOP_572_64  |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
        +---------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_1  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_2  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_3  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_4  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_5  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_6  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_7  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    448|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|   16052|  21097|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   5923|    -|
|Register         |        -|    -|     225|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|   16277|  27468|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      15|     51|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U477               |fadd_32ns_32ns_32_10_full_dsp_1        |        0|   2|  365|  421|    0|
    |fcmp_32ns_32ns_1_4_no_dsp_1_U476                   |fcmp_32ns_32ns_1_4_no_dsp_1            |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U475                 |fmul_32ns_32ns_32_8_max_dsp_1          |        0|   3|  199|  324|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_108_9_fu_1148   |matrixmult_Pipeline_VITIS_LOOP_108_9   |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_116_10_fu_1158  |matrixmult_Pipeline_VITIS_LOOP_116_10  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_124_11_fu_1168  |matrixmult_Pipeline_VITIS_LOOP_124_11  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_132_12_fu_1178  |matrixmult_Pipeline_VITIS_LOOP_132_12  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_140_13_fu_1188  |matrixmult_Pipeline_VITIS_LOOP_140_13  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_148_14_fu_1198  |matrixmult_Pipeline_VITIS_LOOP_148_14  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_156_15_fu_1208  |matrixmult_Pipeline_VITIS_LOOP_156_15  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_164_16_fu_1218  |matrixmult_Pipeline_VITIS_LOOP_164_16  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_176_17_fu_1228  |matrixmult_Pipeline_VITIS_LOOP_176_17  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_184_18_fu_1238  |matrixmult_Pipeline_VITIS_LOOP_184_18  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_192_19_fu_1248  |matrixmult_Pipeline_VITIS_LOOP_192_19  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_200_20_fu_1258  |matrixmult_Pipeline_VITIS_LOOP_200_20  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_208_21_fu_1268  |matrixmult_Pipeline_VITIS_LOOP_208_21  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_216_22_fu_1278  |matrixmult_Pipeline_VITIS_LOOP_216_22  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_224_23_fu_1288  |matrixmult_Pipeline_VITIS_LOOP_224_23  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_232_24_fu_1298  |matrixmult_Pipeline_VITIS_LOOP_232_24  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_244_25_fu_1308  |matrixmult_Pipeline_VITIS_LOOP_244_25  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_252_26_fu_1318  |matrixmult_Pipeline_VITIS_LOOP_252_26  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_260_27_fu_1328  |matrixmult_Pipeline_VITIS_LOOP_260_27  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_268_28_fu_1338  |matrixmult_Pipeline_VITIS_LOOP_268_28  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_276_29_fu_1348  |matrixmult_Pipeline_VITIS_LOOP_276_29  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_284_30_fu_1358  |matrixmult_Pipeline_VITIS_LOOP_284_30  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_292_31_fu_1368  |matrixmult_Pipeline_VITIS_LOOP_292_31  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_300_32_fu_1378  |matrixmult_Pipeline_VITIS_LOOP_300_32  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_312_33_fu_1388  |matrixmult_Pipeline_VITIS_LOOP_312_33  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_320_34_fu_1398  |matrixmult_Pipeline_VITIS_LOOP_320_34  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_328_35_fu_1408  |matrixmult_Pipeline_VITIS_LOOP_328_35  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_336_36_fu_1418  |matrixmult_Pipeline_VITIS_LOOP_336_36  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_344_37_fu_1428  |matrixmult_Pipeline_VITIS_LOOP_344_37  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_352_38_fu_1438  |matrixmult_Pipeline_VITIS_LOOP_352_38  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_360_39_fu_1448  |matrixmult_Pipeline_VITIS_LOOP_360_39  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_368_40_fu_1458  |matrixmult_Pipeline_VITIS_LOOP_368_40  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_380_41_fu_1468  |matrixmult_Pipeline_VITIS_LOOP_380_41  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_388_42_fu_1478  |matrixmult_Pipeline_VITIS_LOOP_388_42  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_396_43_fu_1488  |matrixmult_Pipeline_VITIS_LOOP_396_43  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_404_44_fu_1498  |matrixmult_Pipeline_VITIS_LOOP_404_44  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_40_1_fu_1068    |matrixmult_Pipeline_VITIS_LOOP_40_1    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_412_45_fu_1508  |matrixmult_Pipeline_VITIS_LOOP_412_45  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_420_46_fu_1518  |matrixmult_Pipeline_VITIS_LOOP_420_46  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_428_47_fu_1528  |matrixmult_Pipeline_VITIS_LOOP_428_47  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_436_48_fu_1538  |matrixmult_Pipeline_VITIS_LOOP_436_48  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_448_49_fu_1548  |matrixmult_Pipeline_VITIS_LOOP_448_49  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_456_50_fu_1558  |matrixmult_Pipeline_VITIS_LOOP_456_50  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_464_51_fu_1568  |matrixmult_Pipeline_VITIS_LOOP_464_51  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_472_52_fu_1578  |matrixmult_Pipeline_VITIS_LOOP_472_52  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_480_53_fu_1588  |matrixmult_Pipeline_VITIS_LOOP_480_53  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_488_54_fu_1598  |matrixmult_Pipeline_VITIS_LOOP_488_54  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_48_2_fu_1078    |matrixmult_Pipeline_VITIS_LOOP_48_2    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_496_55_fu_1608  |matrixmult_Pipeline_VITIS_LOOP_496_55  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_504_56_fu_1618  |matrixmult_Pipeline_VITIS_LOOP_504_56  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_516_57_fu_1628  |matrixmult_Pipeline_VITIS_LOOP_516_57  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_524_58_fu_1638  |matrixmult_Pipeline_VITIS_LOOP_524_58  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_532_59_fu_1648  |matrixmult_Pipeline_VITIS_LOOP_532_59  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_540_60_fu_1658  |matrixmult_Pipeline_VITIS_LOOP_540_60  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_548_61_fu_1668  |matrixmult_Pipeline_VITIS_LOOP_548_61  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_556_62_fu_1678  |matrixmult_Pipeline_VITIS_LOOP_556_62  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_564_63_fu_1688  |matrixmult_Pipeline_VITIS_LOOP_564_63  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_56_3_fu_1088    |matrixmult_Pipeline_VITIS_LOOP_56_3    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_572_64_fu_1698  |matrixmult_Pipeline_VITIS_LOOP_572_64  |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_64_4_fu_1098    |matrixmult_Pipeline_VITIS_LOOP_64_4    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_72_5_fu_1108    |matrixmult_Pipeline_VITIS_LOOP_72_5    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_80_6_fu_1118    |matrixmult_Pipeline_VITIS_LOOP_80_6    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_88_7_fu_1128    |matrixmult_Pipeline_VITIS_LOOP_88_7    |        0|   0|  242|  318|    0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_96_8_fu_1138    |matrixmult_Pipeline_VITIS_LOOP_96_8    |        0|   0|  242|  318|    0|
    +---------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                       |        0|   5|16052|21097|    0|
    +---------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_1866_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln174_fu_2010_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln242_fu_2154_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln310_fu_2298_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln378_fu_2442_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln38_fu_1722_p2    |         +|   0|  0|  10|           2|           1|
    |add_ln446_fu_2586_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln514_fu_2730_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln106_fu_1860_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln174_fu_2004_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln242_fu_2148_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln310_fu_2292_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln378_fu_2436_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln38_fu_1716_p2   |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln446_fu_2580_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln514_fu_2724_p2  |      icmp|   0|  0|  11|           2|           3|
    |or_ln102_fu_1847_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln122_fu_1907_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln130_fu_1921_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln138_fu_1935_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln146_fu_1949_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln154_fu_1963_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln162_fu_1977_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln170_fu_1991_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln190_fu_2051_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln198_fu_2065_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln206_fu_2079_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln214_fu_2093_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln222_fu_2107_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln230_fu_2121_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln238_fu_2135_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln258_fu_2195_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln266_fu_2209_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln274_fu_2223_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln282_fu_2237_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln290_fu_2251_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln298_fu_2265_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln306_fu_2279_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln326_fu_2339_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln334_fu_2353_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln342_fu_2367_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln350_fu_2381_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln358_fu_2395_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln366_fu_2409_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln374_fu_2423_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln394_fu_2483_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln402_fu_2497_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln410_fu_2511_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln418_fu_2525_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln426_fu_2539_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln434_fu_2553_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln442_fu_2567_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln462_fu_2627_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln470_fu_2641_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln478_fu_2655_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln486_fu_2669_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln494_fu_2683_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln502_fu_2697_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln510_fu_2711_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln530_fu_2766_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln538_fu_2780_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln546_fu_2794_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln54_fu_1763_p2     |        or|   0|  0|   5|           5|           1|
    |or_ln554_fu_2808_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln562_fu_2822_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln570_fu_2836_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln578_fu_2850_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln62_fu_1777_p2     |        or|   0|  0|   5|           5|           2|
    |or_ln70_fu_1791_p2     |        or|   0|  0|   5|           5|           2|
    |or_ln78_fu_1805_p2     |        or|   0|  0|   5|           5|           3|
    |or_ln86_fu_1819_p2     |        or|   0|  0|   5|           5|           3|
    |or_ln94_fu_1833_p2     |        or|   0|  0|   5|           5|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 448|         312|         168|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |A_0_address0        |   48|          9|   13|        117|
    |A_0_ce0             |   48|          9|    1|          9|
    |A_1_address0        |   48|          9|   13|        117|
    |A_1_ce0             |   48|          9|    1|          9|
    |A_2_address0        |   48|          9|   13|        117|
    |A_2_ce0             |   48|          9|    1|          9|
    |A_3_address0        |   48|          9|   13|        117|
    |A_3_ce0             |   48|          9|    1|          9|
    |A_4_address0        |   48|          9|   13|        117|
    |A_4_ce0             |   48|          9|    1|          9|
    |A_5_address0        |   48|          9|   13|        117|
    |A_5_ce0             |   48|          9|    1|          9|
    |A_6_address0        |   48|          9|   13|        117|
    |A_6_ce0             |   48|          9|    1|          9|
    |A_7_address0        |   48|          9|   13|        117|
    |A_7_ce0             |   48|          9|    1|          9|
    |B_0_address0        |   48|          9|   13|        117|
    |B_0_ce0             |   48|          9|    1|          9|
    |B_1_address0        |   48|          9|   13|        117|
    |B_1_ce0             |   48|          9|    1|          9|
    |B_2_address0        |   48|          9|   13|        117|
    |B_2_ce0             |   48|          9|    1|          9|
    |B_3_address0        |   48|          9|   13|        117|
    |B_3_ce0             |   48|          9|    1|          9|
    |B_4_address0        |   48|          9|   13|        117|
    |B_4_ce0             |   48|          9|    1|          9|
    |B_5_address0        |   48|          9|   13|        117|
    |B_5_ce0             |   48|          9|    1|          9|
    |B_6_address0        |   48|          9|   13|        117|
    |B_6_ce0             |   48|          9|    1|          9|
    |B_7_address0        |   48|          9|   13|        117|
    |B_7_ce0             |   48|          9|    1|          9|
    |C_0_address0        |   48|          9|    5|         45|
    |C_0_d0              |   48|          9|   32|        288|
    |C_1_address0        |   48|          9|    5|         45|
    |C_1_d0              |   48|          9|   32|        288|
    |C_2_address0        |   48|          9|    5|         45|
    |C_2_d0              |   48|          9|   32|        288|
    |C_3_address0        |   48|          9|    5|         45|
    |C_3_d0              |   48|          9|   32|        288|
    |C_4_address0        |   48|          9|    5|         45|
    |C_4_d0              |   48|          9|   32|        288|
    |C_5_address0        |   48|          9|    5|         45|
    |C_5_d0              |   48|          9|   32|        288|
    |C_6_address0        |   48|          9|    5|         45|
    |C_6_d0              |   48|          9|   32|        288|
    |C_7_address0        |   48|          9|    5|         45|
    |C_7_d0              |   48|          9|   32|        288|
    |ap_NS_fsm           |  737|        138|    1|        138|
    |grp_fu_3484_ce      |  281|         65|    1|         65|
    |grp_fu_3484_p0      |  281|         65|   32|       2080|
    |grp_fu_3484_p1      |  281|         65|   32|       2080|
    |grp_fu_3488_ce      |  281|         65|    1|         65|
    |grp_fu_3488_opcode  |  281|         65|    5|        325|
    |grp_fu_3488_p0      |  281|         65|   32|       2080|
    |grp_fu_3488_p1      |  281|         65|   32|       2080|
    |grp_fu_3492_ce      |  281|         65|    1|         65|
    |grp_fu_3492_p0      |  281|         65|   32|       2080|
    |grp_fu_3492_p1      |  281|         65|   32|       2080|
    |i_1_fu_488          |    9|          2|    2|          4|
    |i_2_fu_492          |    9|          2|    2|          4|
    |i_3_fu_496          |    9|          2|    2|          4|
    |i_4_fu_500          |    9|          2|    2|          4|
    |i_5_fu_504          |    9|          2|    2|          4|
    |i_6_fu_508          |    9|          2|    2|          4|
    |i_7_fu_512          |    9|          2|    2|          4|
    |i_fu_228            |    9|          2|    2|          4|
    +--------------------+-----+-----------+-----+-----------+
    |Total               | 5923|       1236|  737|      17850|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                       |  137|   0|  137|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_108_9_fu_1148_ap_start_reg   |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_116_10_fu_1158_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_124_11_fu_1168_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_132_12_fu_1178_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_140_13_fu_1188_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_148_14_fu_1198_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_156_15_fu_1208_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_164_16_fu_1218_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_176_17_fu_1228_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_184_18_fu_1238_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_192_19_fu_1248_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_200_20_fu_1258_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_208_21_fu_1268_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_216_22_fu_1278_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_224_23_fu_1288_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_232_24_fu_1298_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_244_25_fu_1308_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_252_26_fu_1318_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_260_27_fu_1328_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_268_28_fu_1338_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_276_29_fu_1348_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_284_30_fu_1358_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_292_31_fu_1368_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_300_32_fu_1378_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_312_33_fu_1388_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_320_34_fu_1398_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_328_35_fu_1408_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_336_36_fu_1418_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_344_37_fu_1428_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_352_38_fu_1438_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_360_39_fu_1448_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_368_40_fu_1458_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_380_41_fu_1468_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_388_42_fu_1478_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_396_43_fu_1488_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_404_44_fu_1498_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_40_1_fu_1068_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_412_45_fu_1508_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_420_46_fu_1518_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_428_47_fu_1528_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_436_48_fu_1538_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_448_49_fu_1548_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_456_50_fu_1558_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_464_51_fu_1568_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_472_52_fu_1578_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_480_53_fu_1588_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_488_54_fu_1598_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_48_2_fu_1078_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_496_55_fu_1608_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_504_56_fu_1618_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_516_57_fu_1628_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_524_58_fu_1638_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_532_59_fu_1648_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_540_60_fu_1658_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_548_61_fu_1668_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_556_62_fu_1678_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_564_63_fu_1688_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_56_3_fu_1088_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_572_64_fu_1698_ap_start_reg  |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_64_4_fu_1098_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_72_5_fu_1108_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_80_6_fu_1118_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_88_7_fu_1128_ap_start_reg    |    1|   0|    1|          0|
    |grp_matrixmult_Pipeline_VITIS_LOOP_96_8_fu_1138_ap_start_reg    |    1|   0|    1|          0|
    |i_1_fu_488                                                      |    2|   0|    2|          0|
    |i_2_fu_492                                                      |    2|   0|    2|          0|
    |i_3_fu_496                                                      |    2|   0|    2|          0|
    |i_4_fu_500                                                      |    2|   0|    2|          0|
    |i_5_fu_504                                                      |    2|   0|    2|          0|
    |i_6_fu_508                                                      |    2|   0|    2|          0|
    |i_7_fu_512                                                      |    2|   0|    2|          0|
    |i_fu_228                                                        |    2|   0|    2|          0|
    |tmp_130_reg_3284                                                |    1|   0|    5|          4|
    |tmp_131_reg_3314                                                |    1|   0|    5|          4|
    |tmp_132_reg_3344                                                |    1|   0|    5|          4|
    |tmp_133_reg_3374                                                |    1|   0|    5|          4|
    |tmp_134_reg_3404                                                |    1|   0|    5|          4|
    |tmp_135_reg_3434                                                |    1|   0|    5|          4|
    |tmp_136_reg_3464                                                |    1|   0|    5|          4|
    |tmp_s_reg_3254                                                  |    1|   0|    5|          4|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  225|   0|  257|         32|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    matrixmult|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    matrixmult|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    matrixmult|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    matrixmult|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    matrixmult|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    matrixmult|  return value|
|A_0_address0  |  out|   13|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0  |  out|   13|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0  |  out|   13|   ap_memory|           A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0        |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0  |  out|   13|   ap_memory|           A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0        |   in|   32|   ap_memory|           A_3|         array|
|A_4_address0  |  out|   13|   ap_memory|           A_4|         array|
|A_4_ce0       |  out|    1|   ap_memory|           A_4|         array|
|A_4_q0        |   in|   32|   ap_memory|           A_4|         array|
|A_5_address0  |  out|   13|   ap_memory|           A_5|         array|
|A_5_ce0       |  out|    1|   ap_memory|           A_5|         array|
|A_5_q0        |   in|   32|   ap_memory|           A_5|         array|
|A_6_address0  |  out|   13|   ap_memory|           A_6|         array|
|A_6_ce0       |  out|    1|   ap_memory|           A_6|         array|
|A_6_q0        |   in|   32|   ap_memory|           A_6|         array|
|A_7_address0  |  out|   13|   ap_memory|           A_7|         array|
|A_7_ce0       |  out|    1|   ap_memory|           A_7|         array|
|A_7_q0        |   in|   32|   ap_memory|           A_7|         array|
|B_0_address0  |  out|   13|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0        |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0  |  out|   13|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0        |   in|   32|   ap_memory|           B_1|         array|
|B_2_address0  |  out|   13|   ap_memory|           B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|           B_2|         array|
|B_2_q0        |   in|   32|   ap_memory|           B_2|         array|
|B_3_address0  |  out|   13|   ap_memory|           B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|           B_3|         array|
|B_3_q0        |   in|   32|   ap_memory|           B_3|         array|
|B_4_address0  |  out|   13|   ap_memory|           B_4|         array|
|B_4_ce0       |  out|    1|   ap_memory|           B_4|         array|
|B_4_q0        |   in|   32|   ap_memory|           B_4|         array|
|B_5_address0  |  out|   13|   ap_memory|           B_5|         array|
|B_5_ce0       |  out|    1|   ap_memory|           B_5|         array|
|B_5_q0        |   in|   32|   ap_memory|           B_5|         array|
|B_6_address0  |  out|   13|   ap_memory|           B_6|         array|
|B_6_ce0       |  out|    1|   ap_memory|           B_6|         array|
|B_6_q0        |   in|   32|   ap_memory|           B_6|         array|
|B_7_address0  |  out|   13|   ap_memory|           B_7|         array|
|B_7_ce0       |  out|    1|   ap_memory|           B_7|         array|
|B_7_q0        |   in|   32|   ap_memory|           B_7|         array|
|C_0_address0  |  out|    5|   ap_memory|           C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_d0        |  out|   32|   ap_memory|           C_0|         array|
|C_1_address0  |  out|    5|   ap_memory|           C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_d0        |  out|   32|   ap_memory|           C_1|         array|
|C_2_address0  |  out|    5|   ap_memory|           C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_d0        |  out|   32|   ap_memory|           C_2|         array|
|C_3_address0  |  out|    5|   ap_memory|           C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_d0        |  out|   32|   ap_memory|           C_3|         array|
|C_4_address0  |  out|    5|   ap_memory|           C_4|         array|
|C_4_ce0       |  out|    1|   ap_memory|           C_4|         array|
|C_4_we0       |  out|    1|   ap_memory|           C_4|         array|
|C_4_d0        |  out|   32|   ap_memory|           C_4|         array|
|C_5_address0  |  out|    5|   ap_memory|           C_5|         array|
|C_5_ce0       |  out|    1|   ap_memory|           C_5|         array|
|C_5_we0       |  out|    1|   ap_memory|           C_5|         array|
|C_5_d0        |  out|   32|   ap_memory|           C_5|         array|
|C_6_address0  |  out|    5|   ap_memory|           C_6|         array|
|C_6_ce0       |  out|    1|   ap_memory|           C_6|         array|
|C_6_we0       |  out|    1|   ap_memory|           C_6|         array|
|C_6_d0        |  out|   32|   ap_memory|           C_6|         array|
|C_7_address0  |  out|    5|   ap_memory|           C_7|         array|
|C_7_ce0       |  out|    1|   ap_memory|           C_7|         array|
|C_7_we0       |  out|    1|   ap_memory|           C_7|         array|
|C_7_d0        |  out|   32|   ap_memory|           C_7|         array|
+--------------+-----+-----+------------+--------------+--------------+

