Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 16 22:01:14 2024
| Host         : WFXB07B250A366D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file guitar_effects_design_wrapper_timing_summary_routed.rpt -pb guitar_effects_design_wrapper_timing_summary_routed.pb -rpx guitar_effects_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : guitar_effects_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  3           
TIMING-16  Warning   Large setup violation         1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.931    -4042.727                   4225                34382        0.018        0.000                      0                34382        3.750        0.000                       0                 14302  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.931    -4042.727                   4225                34286        0.018        0.000                      0                34286        3.750        0.000                       0                 14302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.474        0.000                      0                   96        0.536        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4225  Failing Endpoints,  Worst Slack       -3.931ns,  Total Violation    -4042.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.931ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.959ns  (logic 9.693ns (74.800%)  route 3.266ns (25.200%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.893     3.187    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X4Y2           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.393 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.395    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X4Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.108 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.110    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    10.628 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4/P[21]
                         net (fo=2, routed)           1.119    11.747    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4_n_92
    SLICE_X101Y17        LUT3 (Prop_lut3_I1_O)        0.153    11.900 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21/O
                         net (fo=2, routed)           0.690    12.589    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21_n_8
    SLICE_X101Y17        LUT4 (Prop_lut4_I3_O)        0.327    12.916 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25/O
                         net (fo=1, routed)           0.000    12.916    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25_n_8
    SLICE_X101Y17        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.317 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.317    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X101Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.431    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.773    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.887    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.124    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.238    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.352 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.352    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3_n_8
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.466 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.466    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_2_n_8
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.701 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_1/O[0]
                         net (fo=12, routed)          1.444    16.145    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout_0[48]
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.699    12.878    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.115    12.993    
                         clock uncertainty           -0.154    12.839    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.625    12.214    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                 -3.931    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 9.657ns (74.615%)  route 3.285ns (25.385%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.893     3.187    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X4Y2           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.393 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.395    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X4Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.108 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.110    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    10.628 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4/P[21]
                         net (fo=2, routed)           1.119    11.747    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4_n_92
    SLICE_X101Y17        LUT3 (Prop_lut3_I1_O)        0.153    11.900 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21/O
                         net (fo=2, routed)           0.690    12.589    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21_n_8
    SLICE_X101Y17        LUT4 (Prop_lut4_I3_O)        0.327    12.916 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25/O
                         net (fo=1, routed)           0.000    12.916    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25_n_8
    SLICE_X101Y17        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.317 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.317    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X101Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.431    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.773    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.887    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.124    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.238    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.352 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.352    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3_n_8
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.665 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_2/O[3]
                         net (fo=12, routed)          1.463    16.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout_0[47]
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.699    12.878    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.115    12.993    
                         clock uncertainty           -0.154    12.839    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632    12.207    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -3.922    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 9.543ns (73.838%)  route 3.381ns (26.162%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.893     3.187    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X4Y2           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.393 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.395    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X4Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.108 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.110    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    10.628 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4/P[21]
                         net (fo=2, routed)           1.119    11.747    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4_n_92
    SLICE_X101Y17        LUT3 (Prop_lut3_I1_O)        0.153    11.900 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21/O
                         net (fo=2, routed)           0.690    12.589    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21_n_8
    SLICE_X101Y17        LUT4 (Prop_lut4_I3_O)        0.327    12.916 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25/O
                         net (fo=1, routed)           0.000    12.916    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25_n_8
    SLICE_X101Y17        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.317 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.317    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X101Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.431    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.773    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.887    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.124    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.238    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.551 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/O[3]
                         net (fo=12, routed)          1.559    16.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout_0[43]
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.699    12.878    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.115    12.993    
                         clock uncertainty           -0.154    12.839    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    12.207    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -3.904    

Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.856ns  (logic 9.601ns (74.683%)  route 3.255ns (25.317%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.875     3.169    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y9           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.375 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2_n_114
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.143 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.145    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_n_114
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.663 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4/P[27]
                         net (fo=2, routed)           1.249    11.912    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4_n_86
    SLICE_X94Y33         LUT3 (Prop_lut3_I1_O)        0.148    12.060 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24/O
                         net (fo=2, routed)           0.857    12.917    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24_n_8
    SLICE_X94Y33         LUT4 (Prop_lut4_I3_O)        0.328    13.245 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28/O
                         net (fo=1, routed)           0.000    13.245    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28_n_8
    SLICE_X94Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.778 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.012    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.246    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.480    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.597    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.714 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.714    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_2_n_8
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.933 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_1/O[0]
                         net (fo=1, routed)           1.091    16.024    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout[41]
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.694    12.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.988    
                         clock uncertainty           -0.154    12.834    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.621    12.213    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.793ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.826ns  (logic 9.580ns (74.693%)  route 3.246ns (25.307%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.875     3.169    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y9           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.375 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2_n_114
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.143 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.145    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_n_114
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.663 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4/P[27]
                         net (fo=2, routed)           1.249    11.912    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4_n_86
    SLICE_X94Y33         LUT3 (Prop_lut3_I1_O)        0.148    12.060 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24/O
                         net (fo=2, routed)           0.857    12.917    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24_n_8
    SLICE_X94Y33         LUT4 (Prop_lut4_I3_O)        0.328    13.245 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28/O
                         net (fo=1, routed)           0.000    13.245    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28_n_8
    SLICE_X94Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.778 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.012    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.246    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.480    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.597    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.912 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[3]
                         net (fo=1, routed)           1.082    15.994    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout[40]
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.694    12.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.988    
                         clock uncertainty           -0.154    12.834    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.633    12.201    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                 -3.793    

Slack (VIOLATED) :        -3.712ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 9.504ns (74.538%)  route 3.247ns (25.462%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.875     3.169    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y9           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.375 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2_n_114
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.143 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.145    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_n_114
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.663 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4/P[27]
                         net (fo=2, routed)           1.249    11.912    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4_n_86
    SLICE_X94Y33         LUT3 (Prop_lut3_I1_O)        0.148    12.060 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24/O
                         net (fo=2, routed)           0.857    12.917    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24_n_8
    SLICE_X94Y33         LUT4 (Prop_lut4_I3_O)        0.328    13.245 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28/O
                         net (fo=1, routed)           0.000    13.245    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28_n_8
    SLICE_X94Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.778 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.012    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.246    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.480    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.597    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.836 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[2]
                         net (fo=1, routed)           1.083    15.919    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout[39]
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.694    12.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.988    
                         clock uncertainty           -0.154    12.834    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.627    12.207    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 -3.712    

Slack (VIOLATED) :        -3.703ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 9.566ns (75.143%)  route 3.164ns (24.857%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.893     3.187    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X4Y2           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.393 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.395    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X4Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.108 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.110    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    10.628 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4/P[21]
                         net (fo=2, routed)           1.119    11.747    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4_n_92
    SLICE_X101Y17        LUT3 (Prop_lut3_I1_O)        0.153    11.900 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21/O
                         net (fo=2, routed)           0.690    12.589    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21_n_8
    SLICE_X101Y17        LUT4 (Prop_lut4_I3_O)        0.327    12.916 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25/O
                         net (fo=1, routed)           0.000    12.916    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25_n_8
    SLICE_X101Y17        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.317 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.317    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X101Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.431    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.773    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.887    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.124    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.238    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.352 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.352    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_3_n_8
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.574 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_2/O[0]
                         net (fo=12, routed)          1.342    15.917    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout_0[44]
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.699    12.878    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.115    12.993    
                         clock uncertainty           -0.154    12.839    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.625    12.214    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -15.917    
  -------------------------------------------------------------------
                         slack                                 -3.703    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 9.484ns (74.451%)  route 3.255ns (25.549%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.875     3.169    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y9           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.375 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2_n_114
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.143 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.145    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_n_114
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.663 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4/P[27]
                         net (fo=2, routed)           1.249    11.912    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4_n_86
    SLICE_X94Y33         LUT3 (Prop_lut3_I1_O)        0.148    12.060 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24/O
                         net (fo=2, routed)           0.857    12.917    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24_n_8
    SLICE_X94Y33         LUT4 (Prop_lut4_I3_O)        0.328    13.245 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28/O
                         net (fo=1, routed)           0.000    13.245    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28_n_8
    SLICE_X94Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.778 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.012    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.246    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.480    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.597    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.816 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[0]
                         net (fo=1, routed)           1.091    15.907    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout[37]
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.694    12.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.988    
                         clock uncertainty           -0.154    12.834    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.621    12.213    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 9.588ns (75.378%)  route 3.132ns (24.622%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.875     3.169    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y9           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.375 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__2_n_114
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.143 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.145    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_n_114
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.663 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4/P[27]
                         net (fo=2, routed)           1.249    11.912    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__4_n_86
    SLICE_X94Y33         LUT3 (Prop_lut3_I1_O)        0.148    12.060 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24/O
                         net (fo=2, routed)           0.857    12.917    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_24_n_8
    SLICE_X94Y33         LUT4 (Prop_lut4_I3_O)        0.328    13.245 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28/O
                         net (fo=1, routed)           0.000    13.245    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_28_n_8
    SLICE_X94Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.778 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.012    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.246    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.480    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.597    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.920 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[1]
                         net (fo=1, routed)           0.968    15.888    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout[38]
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.694    12.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.988    
                         clock uncertainty           -0.154    12.834    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.632    12.202    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -15.888    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.704ns  (logic 9.445ns (74.349%)  route 3.259ns (25.651%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.893     3.187    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X4Y2           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.393 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.395    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X4Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.108 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.110    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    10.628 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4/P[21]
                         net (fo=2, routed)           1.119    11.747    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__4_n_92
    SLICE_X101Y17        LUT3 (Prop_lut3_I1_O)        0.153    11.900 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21/O
                         net (fo=2, routed)           0.690    12.589    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_21_n_8
    SLICE_X101Y17        LUT4 (Prop_lut4_I3_O)        0.327    12.916 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25/O
                         net (fo=1, routed)           0.000    12.916    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_25_n_8
    SLICE_X101Y17        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.317 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.317    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X101Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.431    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.773    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.887    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.124    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.453 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/O[3]
                         net (fo=12, routed)          1.437    15.890    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout_0[39]
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.699    12.878    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.115    12.993    
                         clock uncertainty           -0.154    12.839    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.632    12.207    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -15.890    
  -------------------------------------------------------------------
                         slack                                 -3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.628     0.964    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y117        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.148     1.112 r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[60]/Q
                         net (fo=1, routed)           0.157     1.269    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq_n_22
    SLICE_X49Y117        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.902     1.268    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X49Y117        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[61]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.022     1.251    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.628     0.964    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y117        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.148     1.112 r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[62]/Q
                         net (fo=1, routed)           0.159     1.271    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/fifo_rreq_n_20
    SLICE_X49Y117        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.902     1.268    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X49Y117        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[63]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.018     1.247    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/add5_i_reg_2852_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.629%)  route 0.160ns (41.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.550     0.886    guitar_effects_design_i/guitar_effects_0/inst/ap_clk
    SLICE_X48Y83         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/add5_i_reg_2852_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  guitar_effects_design_i/guitar_effects_0/inst/add5_i_reg_2852_reg[27]/Q
                         net (fo=1, routed)           0.160     1.174    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[63]_1[27]
    SLICE_X53Y82         LUT5 (Prop_lut5_I3_O)        0.099     1.273 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.273    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/grp_fu_852_p0[27]
    SLICE_X53Y82         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.812     1.178    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/ap_clk
    SLICE_X53Y82         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[27]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.092     1.235    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.683%)  route 0.211ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.544     0.880    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X50Y80         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/Q
                         net (fo=1, routed)           0.211     1.255    guitar_effects_design_i/guitar_effects_0/inst/grp_fu_852_p2[48]
    SLICE_X49Y82         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.816     1.182    guitar_effects_design_i/guitar_effects_0/inst/ap_clk
    SLICE_X49Y82         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[48]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.070     1.217    guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.402%)  route 0.236ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.634     0.970    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X53Y106        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/Q
                         net (fo=2, routed)           0.236     1.347    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]_0[28]
    SLICE_X47Y107        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.909     1.275    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X47Y107        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.070     1.306    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.128%)  route 0.239ns (62.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.634     0.970    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X53Y106        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[31]/Q
                         net (fo=2, routed)           0.239     1.350    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]_0[30]
    SLICE_X47Y107        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.909     1.275    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X47Y107        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.072     1.308    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.497%)  route 0.214ns (53.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.630     0.966    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X51Y135        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/Q
                         net (fo=3, routed)           0.214     1.321    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/mm2s_halt_cmplt
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.045     1.366 r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.366    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_i_1__0_n_0
    SLICE_X48Y137        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.906     1.272    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X48Y137        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_reg/C
                         clock pessimism             -0.039     1.233    
    SLICE_X48Y137        FDRE (Hold_fdre_C_D)         0.091     1.324    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.s_soft_reset_i_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/add5_i_reg_2852_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.378%)  route 0.175ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.552     0.888    guitar_effects_design_i/guitar_effects_0/inst/ap_clk
    SLICE_X46Y85         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/add5_i_reg_2852_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  guitar_effects_design_i/guitar_effects_0/inst/add5_i_reg_2852_reg[39]/Q
                         net (fo=1, routed)           0.175     1.211    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[63]_1[39]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.098     1.309 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1[39]_i_1/O
                         net (fo=1, routed)           0.000     1.309    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/grp_fu_852_p0[39]
    SLICE_X50Y86         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.815     1.181    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/ap_clk
    SLICE_X50Y86         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[39]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120     1.266    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/din0_buf1_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.639     0.975    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y148        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/Q
                         net (fo=1, routed)           0.102     1.218    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X46Y148        SRL16E                                       r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.911     1.277    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y148        SRL16E                                       r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X46Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.174    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.426%)  route 0.246ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.544     0.880    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y80         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[51]/Q
                         net (fo=1, routed)           0.246     1.267    guitar_effects_design_i/guitar_effects_0/inst/grp_fu_852_p2[51]
    SLICE_X49Y85         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.819     1.185    guitar_effects_design_i/guitar_effects_0/inst/ap_clk
    SLICE_X49Y85         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[51]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.070     1.220    guitar_effects_design_i/guitar_effects_0/inst/reg_884_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_170s_53ns_170_2_1_U1/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_170s_53ns_170_2_1_U1/dout_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_170s_53ns_170_2_1_U1/dout_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_170s_53ns_170_2_1_U1/dout_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_170s_53ns_170_2_1_U1/tmp_product__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y13    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_56ns_52s_108_2_1_U6/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y10    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_56ns_52s_108_2_1_U6/dout_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y6     guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_56ns_52s_108_2_1_U6/dout_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_64s_63ns_126_2_1_U10/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y28    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_64s_63ns_126_2_1_U10/dout_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y143  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.773ns (26.206%)  route 2.177ns (73.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.121     6.089    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y147        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y147        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.563    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.773ns (26.206%)  route 2.177ns (73.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.121     6.089    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y147        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y147        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.563    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.773ns (26.206%)  route 2.177ns (73.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.121     6.089    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y147        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y147        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.563    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.773ns (26.206%)  route 2.177ns (73.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.121     6.089    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y147        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y147        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.563    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.773ns (26.206%)  route 2.177ns (73.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.121     6.089    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y147        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y147        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.563    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.773ns (26.206%)  route 2.177ns (73.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.121     6.089    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y147        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y147        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y147        FDPE (Recov_fdpe_C_PRE)     -0.359    12.609    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.773ns (27.855%)  route 2.002ns (72.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.887     3.181    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y143        FDPE (Prop_fdpe_C_Q)         0.478     3.659 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.491    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y142        LUT3 (Prop_lut3_I2_O)        0.295     4.786 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.170     5.956    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y142        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.698    12.877    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y142        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y142        FDCE (Recov_fdce_C_CLR)     -0.361    12.609    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.773ns (27.855%)  route 2.002ns (72.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.887     3.181    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y143        FDPE (Prop_fdpe_C_Q)         0.478     3.659 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.491    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y142        LUT3 (Prop_lut3_I2_O)        0.295     4.786 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.170     5.956    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y142        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.698    12.877    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y142        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y142        FDCE (Recov_fdce_C_CLR)     -0.319    12.651    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.773ns (27.855%)  route 2.002ns (72.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.887     3.181    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y143        FDPE (Prop_fdpe_C_Q)         0.478     3.659 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.491    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y142        LUT3 (Prop_lut3_I2_O)        0.295     4.786 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.170     5.956    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y142        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.698    12.877    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y142        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y142        FDCE (Recov_fdce_C_CLR)     -0.319    12.651    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.773ns (29.236%)  route 1.871ns (70.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.845     3.139    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y148        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.055     4.672    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X29Y148        LUT3 (Prop_lut3_I1_O)        0.295     4.967 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.816     5.783    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y148        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.696    12.875    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y148        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y148        FDCE (Recov_fdce_C_CLR)     -0.405    12.563    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  6.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.227ns (45.297%)  route 0.274ns (54.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.641     0.977    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.105 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.132     1.237    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.099     1.336 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.143     1.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X34Y146        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.911     1.277    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y146        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.268     1.009    
    SLICE_X34Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.227ns (45.297%)  route 0.274ns (54.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.641     0.977    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.105 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.132     1.237    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.099     1.336 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.143     1.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X34Y146        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.911     1.277    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y146        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.268     1.009    
    SLICE_X34Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.227ns (45.297%)  route 0.274ns (54.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.641     0.977    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.105 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.132     1.237    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.099     1.336 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.143     1.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y146        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.911     1.277    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y146        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.268     1.009    
    SLICE_X34Y146        FDPE (Remov_fdpe_C_PRE)     -0.071     0.938    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.227ns (45.297%)  route 0.274ns (54.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.641     0.977    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.105 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.132     1.237    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.099     1.336 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.143     1.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X34Y146        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.911     1.277    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y146        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.268     1.009    
    SLICE_X34Y146        FDPE (Remov_fdpe_C_PRE)     -0.071     0.938    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.227ns (45.297%)  route 0.274ns (54.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.641     0.977    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.105 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.132     1.237    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.099     1.336 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.143     1.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X34Y146        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.911     1.277    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y146        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.268     1.009    
    SLICE_X34Y146        FDPE (Remov_fdpe_C_PRE)     -0.071     0.938    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.655     0.991    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y143        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.167     1.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y142        LUT3 (Prop_lut3_I1_O)        0.045     1.344 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.566    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y142        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y142        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X29Y142        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.655     0.991    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y143        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.167     1.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y142        LUT3 (Prop_lut3_I1_O)        0.045     1.344 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.566    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y142        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y142        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X29Y142        FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.655     0.991    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y143        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.167     1.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y142        LUT3 (Prop_lut3_I1_O)        0.045     1.344 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.566    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y142        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y142        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X29Y142        FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.655     0.991    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y143        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.167     1.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y142        LUT3 (Prop_lut3_I1_O)        0.045     1.344 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.566    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y142        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y142        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X29Y142        FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.352%)  route 0.389ns (67.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.655     0.991    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y143        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.167     1.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y142        LUT3 (Prop_lut3_I1_O)        0.045     1.344 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.566    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y142        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y142        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X29Y142        FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.634    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 0.124ns (2.975%)  route 4.044ns (97.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           4.044     4.044    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X102Y147       LUT1 (Prop_lut1_I0_O)        0.124     4.168 r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.168    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X102Y147       FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.784     2.963    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X102Y147       FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.045ns (2.399%)  route 1.831ns (97.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.831     1.831    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X102Y147       LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.876    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X102Y147       FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.965     1.331    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X102Y147       FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 0.642ns (9.005%)  route 6.488ns (90.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          4.844     8.633    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.124     8.757 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         1.644    10.401    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.654     2.833    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 0.642ns (9.005%)  route 6.488ns (90.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          4.844     8.633    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.124     8.757 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         1.644    10.401    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.654     2.833    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 0.642ns (9.005%)  route 6.488ns (90.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          4.844     8.633    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.124     8.757 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         1.644    10.401    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.654     2.833    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 0.642ns (9.005%)  route 6.488ns (90.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          4.844     8.633    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.124     8.757 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         1.644    10.401    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.654     2.833    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 0.642ns (10.601%)  route 5.414ns (89.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          4.844     8.633    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.124     8.757 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.570     9.327    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y143        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.695     2.874    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 0.642ns (10.601%)  route 5.414ns (89.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          4.844     8.633    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.124     8.757 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.570     9.327    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y143        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.695     2.874    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.730ns  (logic 0.518ns (9.041%)  route 5.212ns (90.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.212     9.001    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X32Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.648     2.827    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X32Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.696ns  (logic 0.518ns (14.016%)  route 3.178ns (85.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.977     3.271    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.518     3.789 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          3.178     6.967    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X44Y138        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.649     2.828    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X44Y138        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.164ns (10.087%)  route 1.462ns (89.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          1.462     2.652    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X44Y138        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.908     1.274    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X44Y138        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.476ns  (logic 0.164ns (6.625%)  route 2.312ns (93.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.312     3.502    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X32Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.906     1.272    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X32Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.209ns (8.145%)  route 2.357ns (91.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.142     3.332    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.377 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.215     3.592    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y143        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.209ns (8.145%)  route 2.357ns (91.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.142     3.332    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.377 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.215     3.592    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y143        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.929     1.295    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y143        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.083ns  (logic 0.209ns (6.780%)  route 2.874ns (93.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.142     3.332    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.377 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.732     4.109    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.912     1.278    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.083ns  (logic 0.209ns (6.780%)  route 2.874ns (93.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.142     3.332    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.377 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.732     4.109    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.912     1.278    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.083ns  (logic 0.209ns (6.780%)  route 2.874ns (93.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.142     3.332    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.377 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.732     4.109    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.912     1.278    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.083ns  (logic 0.209ns (6.780%)  route 2.874ns (93.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.690     1.026    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X94Y148        FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.142     3.332    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.377 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=187, routed)         0.732     4.109    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y148        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       0.912     1.278    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y148        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 5.785ns (72.807%)  route 2.161ns (27.193%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1_n_8
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.946 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.946    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[35]
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[35]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.851ns  (logic 5.690ns (72.478%)  route 2.161ns (27.522%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1_n_8
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.851 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.851    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[36]
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[36]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 5.674ns (72.422%)  route 2.161ns (27.578%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1_n_8
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.835 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.835    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[34]
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[34]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 5.671ns (72.411%)  route 2.161ns (27.589%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[31]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[31]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.811ns  (logic 5.650ns (72.337%)  route 2.161ns (27.663%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.811 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.811    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[33]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[33]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.737ns  (logic 5.576ns (72.073%)  route 2.161ns (27.927%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.737 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.737    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[32]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[32]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.721ns  (logic 5.560ns (72.015%)  route 2.161ns (27.985%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.721 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[30]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[30]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 5.557ns (72.004%)  route 2.161ns (27.996%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[27]
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.622     2.801    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[27]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.697ns  (logic 5.536ns (71.927%)  route 2.161ns (28.073%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.697    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[29]
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.622     2.801    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[29]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 5.462ns (71.655%)  route 2.161ns (28.345%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__3_n_32
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4/P[22]
                         net (fo=2, routed)           1.513     5.154    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/dout__4_n_91
    SLICE_X93Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.304 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5/O
                         net (fo=2, routed)           0.645     5.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_5_n_8
    SLICE_X93Y40         LUT4 (Prop_lut4_I3_O)        0.332     6.282 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9/O
                         net (fo=1, routed)           0.000     6.282    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[5]_i_9_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.623 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.623    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/I57[28]
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.622     2.801    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/ap_clk
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_810/trunc_ln2_reg_1859_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y31          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/BCOUT[17]
    DSP48_X3Y32          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.862     3.156    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[1]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y31          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/BCOUT[1]
    DSP48_X3Y32          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.862     3.156    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[0]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[10]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[11]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[12]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[13]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[14]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[15]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y36          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[16]
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14370, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X3Y37          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK





