# Definition of 4 desired PMU event counters to be monitored

# PMU event counter 0
PMU_EVENT0:
  name: ARM_PMU_L1I_CACHE_REFILL
  size: 32

# PMU event counter 1
PMU_EVENT1:
  name: ARM_PMU_L1I_CACHE
  size: 32

# PMU event counter 2
PMU_EVENT2:
  name: ARM_PMU_L1D_CACHE_REFILL
  size: 32

# PMU event counter 3
PMU_EVENT3:
  name: ARM_PMU_L1D_CACHE_MISS_RD
  size: 32