// Seed: 4214242844
module module_0 #(
    parameter id_5 = 32'd21,
    parameter id_6 = 32'd26
) (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2
);
  assign id_0 = !id_1 && -1'b0;
  assign id_0 = id_2;
  parameter id_4 = 1 == 1;
  wire _id_5;
  wire [-1 : id_5] _id_6;
  wire [1 : id_6] id_7;
  wire id_8;
  logic [-1 : 1] id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri id_6
);
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_0
  );
endmodule
