{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import re\n",
    "pd.set_option('display.max_columns', None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 刪除不需要的GPIO\n",
    "def excludeGPIO(string):\n",
    "    result = re.search('PCIe|CNV|DDR|VSS|USB|TCP|DDI|CSI|VCC|RSVD', string, re.IGNORECASE)\n",
    "    return result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "data = pd.read_excel('GPIO template.xlsm', sheet_name = \"Pinlist\")\n",
    "data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Ball #</th>\n",
       "      <th>Ball Name</th>\n",
       "      <th>IO Type</th>\n",
       "      <th>X</th>\n",
       "      <th>Y</th>\n",
       "      <th>Interface</th>\n",
       "      <th>Notes</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>EV6</td>\n",
       "      <td>XTAL_OUT</td>\n",
       "      <td>O</td>\n",
       "      <td>9931.8</td>\n",
       "      <td>22391.7</td>\n",
       "      <td>PCH Interfaces</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>EV8</td>\n",
       "      <td>XTAL_IN</td>\n",
       "      <td>I</td>\n",
       "      <td>9300.6</td>\n",
       "      <td>22573.9</td>\n",
       "      <td>PCH Interfaces</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>ET51</td>\n",
       "      <td>WAKE#</td>\n",
       "      <td>IOD</td>\n",
       "      <td>-7918.8</td>\n",
       "      <td>21680.9</td>\n",
       "      <td>PCH Interfaces</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>AF30</td>\n",
       "      <td>VCCINAUX_SENSE</td>\n",
       "      <td>PWR_SENSE</td>\n",
       "      <td>488.9</td>\n",
       "      <td>-14251.9</td>\n",
       "      <td>Power</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>DA3</td>\n",
       "      <td>VCCGT</td>\n",
       "      <td>PWR</td>\n",
       "      <td>11290.0</td>\n",
       "      <td>7556.2</td>\n",
       "      <td>Power</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1746</th>\n",
       "      <td>D61</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "      <td>-11940.0</td>\n",
       "      <td>-23330.0</td>\n",
       "      <td>Test Point</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1747</th>\n",
       "      <td>A58</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "      <td>-10830.0</td>\n",
       "      <td>-24440.0</td>\n",
       "      <td>Test Point</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1748</th>\n",
       "      <td>B59</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "      <td>-11311.8</td>\n",
       "      <td>-23812.0</td>\n",
       "      <td>Test Point</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1749</th>\n",
       "      <td>A56</td>\n",
       "      <td>DDR_COMP</td>\n",
       "      <td>Analog</td>\n",
       "      <td>-10180.0</td>\n",
       "      <td>-24440.0</td>\n",
       "      <td>DDR Interface</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1750</th>\n",
       "      <td>B56</td>\n",
       "      <td>DDR_COMP</td>\n",
       "      <td>Analog</td>\n",
       "      <td>-10011.8</td>\n",
       "      <td>-23811.9</td>\n",
       "      <td>DDR Interface</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1751 rows × 7 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "     Ball #       Ball Name    IO Type        X        Y       Interface Notes\n",
       "0       EV6        XTAL_OUT          O   9931.8  22391.7  PCH Interfaces   NaN\n",
       "1       EV8         XTAL_IN          I   9300.6  22573.9  PCH Interfaces   NaN\n",
       "2      ET51           WAKE#        IOD  -7918.8  21680.9  PCH Interfaces   NaN\n",
       "3      AF30  VCCINAUX_SENSE  PWR_SENSE    488.9 -14251.9           Power   NaN\n",
       "4       DA3          VCCGT         PWR  11290.0   7556.2           Power   NaN\n",
       "...     ...             ...        ...      ...      ...             ...   ...\n",
       "1746    D61         RSVD_TP        NaN -11940.0 -23330.0      Test Point   NaN\n",
       "1747    A58         RSVD_TP        NaN -10830.0 -24440.0      Test Point   NaN\n",
       "1748    B59         RSVD_TP        NaN -11311.8 -23812.0      Test Point   NaN\n",
       "1749    A56        DDR_COMP     Analog -10180.0 -24440.0   DDR Interface   NaN\n",
       "1750    B56        DDR_COMP     Analog -10011.8 -23811.9   DDR Interface   NaN\n",
       "\n",
       "[1751 rows x 7 columns]"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "data1 = data1.iloc[:,:3]\n",
    "dfIDX = data1.index.tolist()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'XTAL_OUT'"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "data1.iloc[:,1][0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 找到開頭\n",
    "def VCC(string):\n",
    "    pattern = re.compile(r\"PCIE|CNV|DDR|VSS|USB|TCP|DDI|CSI|VCC|RSVD\")\n",
    "    result = pattern.findall(string)\n",
    "    return result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Ball #</th>\n",
       "      <th>Ball Name</th>\n",
       "      <th>IO Type</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>EV6</td>\n",
       "      <td>XTAL_OUT</td>\n",
       "      <td>O</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>EV8</td>\n",
       "      <td>XTAL_IN</td>\n",
       "      <td>I</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>ET51</td>\n",
       "      <td>WAKE#</td>\n",
       "      <td>IOD</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>AF30</td>\n",
       "      <td>VCCINAUX_SENSE</td>\n",
       "      <td>PWR_SENSE</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>DA3</td>\n",
       "      <td>VCCGT</td>\n",
       "      <td>PWR</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1746</th>\n",
       "      <td>D61</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1747</th>\n",
       "      <td>A58</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1748</th>\n",
       "      <td>B59</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1749</th>\n",
       "      <td>A56</td>\n",
       "      <td>DDR_COMP</td>\n",
       "      <td>Analog</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1750</th>\n",
       "      <td>B56</td>\n",
       "      <td>DDR_COMP</td>\n",
       "      <td>Analog</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1751 rows × 3 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "     Ball #       Ball Name    IO Type\n",
       "0       EV6        XTAL_OUT          O\n",
       "1       EV8         XTAL_IN          I\n",
       "2      ET51           WAKE#        IOD\n",
       "3      AF30  VCCINAUX_SENSE  PWR_SENSE\n",
       "4       DA3          VCCGT         PWR\n",
       "...     ...             ...        ...\n",
       "1746    D61         RSVD_TP        NaN\n",
       "1747    A58         RSVD_TP        NaN\n",
       "1748    B59         RSVD_TP        NaN\n",
       "1749    A56        DDR_COMP     Analog\n",
       "1750    B56        DDR_COMP     Analog\n",
       "\n",
       "[1751 rows x 3 columns]"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "data1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "XTAL_OUT\n",
      "[] False\n",
      "1\n",
      "XTAL_IN\n",
      "[] False\n",
      "2\n",
      "WAKE#\n",
      "[] False\n",
      "3\n",
      "VCCINAUX_SENSE\n",
      "['VCC'] True\n",
      "4\n",
      "VCCGT \n",
      "['VCC'] True\n",
      "5\n",
      "VCCGT_SENSE\n",
      "['VCC'] True\n",
      "6\n",
      "VSS\n",
      "['VSS'] True\n",
      "7\n",
      "VSS\n",
      "['VSS'] True\n",
      "8\n",
      "VSS\n",
      "['VSS'] True\n",
      "9\n",
      "VSS\n",
      "['VSS'] True\n",
      "10\n",
      "VSS\n",
      "['VSS'] True\n",
      "11\n",
      "VSS\n",
      "['VSS'] True\n",
      "12\n",
      "VSS\n",
      "['VSS'] True\n",
      "13\n",
      "VSS\n",
      "['VSS'] True\n",
      "14\n",
      "VSS\n",
      "['VSS'] True\n",
      "15\n",
      "VSS\n",
      "['VSS'] True\n",
      "16\n",
      "VSS\n",
      "['VSS'] True\n",
      "17\n",
      "VSS\n",
      "['VSS'] True\n",
      "18\n",
      "VSS\n",
      "['VSS'] True\n",
      "19\n",
      "VSS\n",
      "['VSS'] True\n",
      "20\n",
      "VSS\n",
      "['VSS'] True\n",
      "21\n",
      "VSS\n",
      "['VSS'] True\n",
      "22\n",
      "VSS\n",
      "['VSS'] True\n",
      "23\n",
      "VSS\n",
      "['VSS'] True\n",
      "24\n",
      "VSS\n",
      "['VSS'] True\n",
      "25\n",
      "VSS\n",
      "['VSS'] True\n",
      "26\n",
      "VSS\n",
      "['VSS'] True\n",
      "27\n",
      "VSS\n",
      "['VSS'] True\n",
      "28\n",
      "VSS\n",
      "['VSS'] True\n",
      "29\n",
      "VSS\n",
      "['VSS'] True\n",
      "30\n",
      "VSS\n",
      "['VSS'] True\n",
      "31\n",
      "VSS\n",
      "['VSS'] True\n",
      "32\n",
      "VSS\n",
      "['VSS'] True\n",
      "33\n",
      "VSS\n",
      "['VSS'] True\n",
      "34\n",
      "VSS\n",
      "['VSS'] True\n",
      "35\n",
      "VSS\n",
      "['VSS'] True\n",
      "36\n",
      "VSS\n",
      "['VSS'] True\n",
      "37\n",
      "VSS\n",
      "['VSS'] True\n",
      "38\n",
      "VSS\n",
      "['VSS'] True\n",
      "39\n",
      "VSS\n",
      "['VSS'] True\n",
      "40\n",
      "VSS\n",
      "['VSS'] True\n",
      "41\n",
      "VSS\n",
      "['VSS'] True\n",
      "42\n",
      "VSS\n",
      "['VSS'] True\n",
      "43\n",
      "VSS\n",
      "['VSS'] True\n",
      "44\n",
      "VSS\n",
      "['VSS'] True\n",
      "45\n",
      "VSS\n",
      "['VSS'] True\n",
      "46\n",
      "VSS\n",
      "['VSS'] True\n",
      "47\n",
      "VSS\n",
      "['VSS'] True\n",
      "48\n",
      "VSS\n",
      "['VSS'] True\n",
      "49\n",
      "VSS\n",
      "['VSS'] True\n",
      "50\n",
      "VSS\n",
      "['VSS'] True\n",
      "51\n",
      "VSS\n",
      "['VSS'] True\n",
      "52\n",
      "VSS\n",
      "['VSS'] True\n",
      "53\n",
      "VSS\n",
      "['VSS'] True\n",
      "54\n",
      "VSS\n",
      "['VSS'] True\n",
      "55\n",
      "VSS\n",
      "['VSS'] True\n",
      "56\n",
      "VSS\n",
      "['VSS'] True\n",
      "57\n",
      "VSS\n",
      "['VSS'] True\n",
      "58\n",
      "VSS\n",
      "['VSS'] True\n",
      "59\n",
      "VSS\n",
      "['VSS'] True\n",
      "60\n",
      "VSS\n",
      "['VSS'] True\n",
      "61\n",
      "VSS\n",
      "['VSS'] True\n",
      "62\n",
      "VSS\n",
      "['VSS'] True\n",
      "63\n",
      "VSS\n",
      "['VSS'] True\n",
      "64\n",
      "VSS\n",
      "['VSS'] True\n",
      "65\n",
      "VSS\n",
      "['VSS'] True\n",
      "66\n",
      "VSS\n",
      "['VSS'] True\n",
      "67\n",
      "VSS\n",
      "['VSS'] True\n",
      "68\n",
      "VSS\n",
      "['VSS'] True\n",
      "69\n",
      "VSS\n",
      "['VSS'] True\n",
      "70\n",
      "VSS\n",
      "['VSS'] True\n",
      "71\n",
      "VSS\n",
      "['VSS'] True\n",
      "72\n",
      "VSS\n",
      "['VSS'] True\n",
      "73\n",
      "VSS\n",
      "['VSS'] True\n",
      "74\n",
      "VSS\n",
      "['VSS'] True\n",
      "75\n",
      "VSS\n",
      "['VSS'] True\n",
      "76\n",
      "VSS\n",
      "['VSS'] True\n",
      "77\n",
      "VSS\n",
      "['VSS'] True\n",
      "78\n",
      "VSS\n",
      "['VSS'] True\n",
      "79\n",
      "VSS\n",
      "['VSS'] True\n",
      "80\n",
      "VSS\n",
      "['VSS'] True\n",
      "81\n",
      "VSS\n",
      "['VSS'] True\n",
      "82\n",
      "VSS\n",
      "['VSS'] True\n",
      "83\n",
      "VSS\n",
      "['VSS'] True\n",
      "84\n",
      "VSS\n",
      "['VSS'] True\n",
      "85\n",
      "VSS\n",
      "['VSS'] True\n",
      "86\n",
      "VSS\n",
      "['VSS'] True\n",
      "87\n",
      "VSS\n",
      "['VSS'] True\n",
      "88\n",
      "VSS\n",
      "['VSS'] True\n",
      "89\n",
      "VSS\n",
      "['VSS'] True\n",
      "90\n",
      "VSS\n",
      "['VSS'] True\n",
      "91\n",
      "VSS\n",
      "['VSS'] True\n",
      "92\n",
      "VSS\n",
      "['VSS'] True\n",
      "93\n",
      "VSS\n",
      "['VSS'] True\n",
      "94\n",
      "VSS\n",
      "['VSS'] True\n",
      "95\n",
      "VSS\n",
      "['VSS'] True\n",
      "96\n",
      "VSS\n",
      "['VSS'] True\n",
      "97\n",
      "VSS\n",
      "['VSS'] True\n",
      "98\n",
      "VSS\n",
      "['VSS'] True\n",
      "99\n",
      "VSS\n",
      "['VSS'] True\n",
      "100\n",
      "VSS\n",
      "['VSS'] True\n",
      "101\n",
      "VSS\n",
      "['VSS'] True\n",
      "102\n",
      "VSS\n",
      "['VSS'] True\n",
      "103\n",
      "VSS\n",
      "['VSS'] True\n",
      "104\n",
      "VSS\n",
      "['VSS'] True\n",
      "105\n",
      "VSS\n",
      "['VSS'] True\n",
      "106\n",
      "VSS\n",
      "['VSS'] True\n",
      "107\n",
      "VSS\n",
      "['VSS'] True\n",
      "108\n",
      "VSS\n",
      "['VSS'] True\n",
      "109\n",
      "VSS\n",
      "['VSS'] True\n",
      "110\n",
      "VSS\n",
      "['VSS'] True\n",
      "111\n",
      "VSS\n",
      "['VSS'] True\n",
      "112\n",
      "VSS\n",
      "['VSS'] True\n",
      "113\n",
      "VSS\n",
      "['VSS'] True\n",
      "114\n",
      "VSS\n",
      "['VSS'] True\n",
      "115\n",
      "VSS\n",
      "['VSS'] True\n",
      "116\n",
      "VSS\n",
      "['VSS'] True\n",
      "117\n",
      "VSS\n",
      "['VSS'] True\n",
      "118\n",
      "VSS\n",
      "['VSS'] True\n",
      "119\n",
      "VSS\n",
      "['VSS'] True\n",
      "120\n",
      "VSS\n",
      "['VSS'] True\n",
      "121\n",
      "VSS\n",
      "['VSS'] True\n",
      "122\n",
      "VSS\n",
      "['VSS'] True\n",
      "123\n",
      "VSS\n",
      "['VSS'] True\n",
      "124\n",
      "VSS\n",
      "['VSS'] True\n",
      "125\n",
      "VSS\n",
      "['VSS'] True\n",
      "126\n",
      "VSS\n",
      "['VSS'] True\n",
      "127\n",
      "VSS\n",
      "['VSS'] True\n",
      "128\n",
      "VSS\n",
      "['VSS'] True\n",
      "129\n",
      "VSS\n",
      "['VSS'] True\n",
      "130\n",
      "VSS\n",
      "['VSS'] True\n",
      "131\n",
      "VSS\n",
      "['VSS'] True\n",
      "132\n",
      "VSS\n",
      "['VSS'] True\n",
      "133\n",
      "VSS\n",
      "['VSS'] True\n",
      "134\n",
      "VSS\n",
      "['VSS'] True\n",
      "135\n",
      "VSS\n",
      "['VSS'] True\n",
      "136\n",
      "VSS\n",
      "['VSS'] True\n",
      "137\n",
      "VSS\n",
      "['VSS'] True\n",
      "138\n",
      "VSS\n",
      "['VSS'] True\n",
      "139\n",
      "VSS\n",
      "['VSS'] True\n",
      "140\n",
      "VSS\n",
      "['VSS'] True\n",
      "141\n",
      "VSS\n",
      "['VSS'] True\n",
      "142\n",
      "VSS\n",
      "['VSS'] True\n",
      "143\n",
      "VSS\n",
      "['VSS'] True\n",
      "144\n",
      "VSS\n",
      "['VSS'] True\n",
      "145\n",
      "VSS\n",
      "['VSS'] True\n",
      "146\n",
      "VSS\n",
      "['VSS'] True\n",
      "147\n",
      "VSS\n",
      "['VSS'] True\n",
      "148\n",
      "VSS\n",
      "['VSS'] True\n",
      "149\n",
      "VSS\n",
      "['VSS'] True\n",
      "150\n",
      "VSS\n",
      "['VSS'] True\n",
      "151\n",
      "VSS\n",
      "['VSS'] True\n",
      "152\n",
      "VSS\n",
      "['VSS'] True\n",
      "153\n",
      "VSS\n",
      "['VSS'] True\n",
      "154\n",
      "VSS\n",
      "['VSS'] True\n",
      "155\n",
      "VSS\n",
      "['VSS'] True\n",
      "156\n",
      "VSS\n",
      "['VSS'] True\n",
      "157\n",
      "VSS\n",
      "['VSS'] True\n",
      "158\n",
      "VSS\n",
      "['VSS'] True\n",
      "159\n",
      "VSS\n",
      "['VSS'] True\n",
      "160\n",
      "VSS\n",
      "['VSS'] True\n",
      "161\n",
      "VSS\n",
      "['VSS'] True\n",
      "162\n",
      "VSS\n",
      "['VSS'] True\n",
      "163\n",
      "VSS\n",
      "['VSS'] True\n",
      "164\n",
      "VSS\n",
      "['VSS'] True\n",
      "165\n",
      "VSS\n",
      "['VSS'] True\n",
      "166\n",
      "VSS\n",
      "['VSS'] True\n",
      "167\n",
      "VSS\n",
      "['VSS'] True\n",
      "168\n",
      "VSS\n",
      "['VSS'] True\n",
      "169\n",
      "VSS\n",
      "['VSS'] True\n",
      "170\n",
      "VSS\n",
      "['VSS'] True\n",
      "171\n",
      "VSS\n",
      "['VSS'] True\n",
      "172\n",
      "VSS\n",
      "['VSS'] True\n",
      "173\n",
      "VSS\n",
      "['VSS'] True\n",
      "174\n",
      "VSS\n",
      "['VSS'] True\n",
      "175\n",
      "VSS\n",
      "['VSS'] True\n",
      "176\n",
      "VSS\n",
      "['VSS'] True\n",
      "177\n",
      "VSS\n",
      "['VSS'] True\n",
      "178\n",
      "VSS\n",
      "['VSS'] True\n",
      "179\n",
      "VSS\n",
      "['VSS'] True\n",
      "180\n",
      "VSS\n",
      "['VSS'] True\n",
      "181\n",
      "VSS\n",
      "['VSS'] True\n",
      "182\n",
      "VSS\n",
      "['VSS'] True\n",
      "183\n",
      "VSS\n",
      "['VSS'] True\n",
      "184\n",
      "VSS\n",
      "['VSS'] True\n",
      "185\n",
      "VSS\n",
      "['VSS'] True\n",
      "186\n",
      "VSS\n",
      "['VSS'] True\n",
      "187\n",
      "VSS\n",
      "['VSS'] True\n",
      "188\n",
      "VSS\n",
      "['VSS'] True\n",
      "189\n",
      "VSS\n",
      "['VSS'] True\n",
      "190\n",
      "VSS\n",
      "['VSS'] True\n",
      "191\n",
      "VSS\n",
      "['VSS'] True\n",
      "192\n",
      "VSS\n",
      "['VSS'] True\n",
      "193\n",
      "VSS\n",
      "['VSS'] True\n",
      "194\n",
      "VSS\n",
      "['VSS'] True\n",
      "195\n",
      "VSS\n",
      "['VSS'] True\n",
      "196\n",
      "VSS\n",
      "['VSS'] True\n",
      "197\n",
      "VSS\n",
      "['VSS'] True\n",
      "198\n",
      "VSS\n",
      "['VSS'] True\n",
      "199\n",
      "VSS\n",
      "['VSS'] True\n",
      "200\n",
      "VSS\n",
      "['VSS'] True\n",
      "201\n",
      "VSS\n",
      "['VSS'] True\n",
      "202\n",
      "VSS\n",
      "['VSS'] True\n",
      "203\n",
      "VSS\n",
      "['VSS'] True\n",
      "204\n",
      "VSS\n",
      "['VSS'] True\n",
      "205\n",
      "VSS\n",
      "['VSS'] True\n",
      "206\n",
      "VSS\n",
      "['VSS'] True\n",
      "207\n",
      "VSS\n",
      "['VSS'] True\n",
      "208\n",
      "VSS\n",
      "['VSS'] True\n",
      "209\n",
      "VSS\n",
      "['VSS'] True\n",
      "210\n",
      "VSS\n",
      "['VSS'] True\n",
      "211\n",
      "VSS\n",
      "['VSS'] True\n",
      "212\n",
      "VSS\n",
      "['VSS'] True\n",
      "213\n",
      "VSS\n",
      "['VSS'] True\n",
      "214\n",
      "VSS\n",
      "['VSS'] True\n",
      "215\n",
      "VSS\n",
      "['VSS'] True\n",
      "216\n",
      "VSS\n",
      "['VSS'] True\n",
      "217\n",
      "VSS\n",
      "['VSS'] True\n",
      "218\n",
      "VSS\n",
      "['VSS'] True\n",
      "219\n",
      "VSS\n",
      "['VSS'] True\n",
      "220\n",
      "VSS\n",
      "['VSS'] True\n",
      "221\n",
      "VSS\n",
      "['VSS'] True\n",
      "222\n",
      "VSS\n",
      "['VSS'] True\n",
      "223\n",
      "VSS\n",
      "['VSS'] True\n",
      "224\n",
      "VSS\n",
      "['VSS'] True\n",
      "225\n",
      "VSS\n",
      "['VSS'] True\n",
      "226\n",
      "VSS\n",
      "['VSS'] True\n",
      "227\n",
      "VSS\n",
      "['VSS'] True\n",
      "228\n",
      "VSS\n",
      "['VSS'] True\n",
      "229\n",
      "VSS\n",
      "['VSS'] True\n",
      "230\n",
      "VSS\n",
      "['VSS'] True\n",
      "231\n",
      "VSS\n",
      "['VSS'] True\n",
      "232\n",
      "VSS\n",
      "['VSS'] True\n",
      "233\n",
      "VSS\n",
      "['VSS'] True\n",
      "234\n",
      "VSS\n",
      "['VSS'] True\n",
      "235\n",
      "VSS\n",
      "['VSS'] True\n",
      "236\n",
      "VSS\n",
      "['VSS'] True\n",
      "237\n",
      "VSS\n",
      "['VSS'] True\n",
      "238\n",
      "VSS\n",
      "['VSS'] True\n",
      "239\n",
      "VSS\n",
      "['VSS'] True\n",
      "240\n",
      "VSS\n",
      "['VSS'] True\n",
      "241\n",
      "VSS\n",
      "['VSS'] True\n",
      "242\n",
      "VSS\n",
      "['VSS'] True\n",
      "243\n",
      "VSS\n",
      "['VSS'] True\n",
      "244\n",
      "VSS\n",
      "['VSS'] True\n",
      "245\n",
      "VSS\n",
      "['VSS'] True\n",
      "246\n",
      "VSS\n",
      "['VSS'] True\n",
      "247\n",
      "VSS\n",
      "['VSS'] True\n",
      "248\n",
      "VSS\n",
      "['VSS'] True\n",
      "249\n",
      "VSS\n",
      "['VSS'] True\n",
      "250\n",
      "VSS\n",
      "['VSS'] True\n",
      "251\n",
      "VSS\n",
      "['VSS'] True\n",
      "252\n",
      "VSS\n",
      "['VSS'] True\n",
      "253\n",
      "VSS\n",
      "['VSS'] True\n",
      "254\n",
      "VSS\n",
      "['VSS'] True\n",
      "255\n",
      "VSS\n",
      "['VSS'] True\n",
      "256\n",
      "VSS\n",
      "['VSS'] True\n",
      "257\n",
      "VSS\n",
      "['VSS'] True\n",
      "258\n",
      "VSS\n",
      "['VSS'] True\n",
      "259\n",
      "VSS\n",
      "['VSS'] True\n",
      "260\n",
      "VSS\n",
      "['VSS'] True\n",
      "261\n",
      "VSS\n",
      "['VSS'] True\n",
      "262\n",
      "VSS\n",
      "['VSS'] True\n",
      "263\n",
      "VSS\n",
      "['VSS'] True\n",
      "264\n",
      "VSS\n",
      "['VSS'] True\n",
      "265\n",
      "VSS\n",
      "['VSS'] True\n",
      "266\n",
      "VSS\n",
      "['VSS'] True\n",
      "267\n",
      "VSS\n",
      "['VSS'] True\n",
      "268\n",
      "VSS\n",
      "['VSS'] True\n",
      "269\n",
      "VSS\n",
      "['VSS'] True\n",
      "270\n",
      "VSS\n",
      "['VSS'] True\n",
      "271\n",
      "VSS\n",
      "['VSS'] True\n",
      "272\n",
      "VSS\n",
      "['VSS'] True\n",
      "273\n",
      "VSS\n",
      "['VSS'] True\n",
      "274\n",
      "VSS\n",
      "['VSS'] True\n",
      "275\n",
      "VSS\n",
      "['VSS'] True\n",
      "276\n",
      "VSS\n",
      "['VSS'] True\n",
      "277\n",
      "VSS\n",
      "['VSS'] True\n",
      "278\n",
      "VSS\n",
      "['VSS'] True\n",
      "279\n",
      "VSS\n",
      "['VSS'] True\n",
      "280\n",
      "VSS\n",
      "['VSS'] True\n",
      "281\n",
      "VSS\n",
      "['VSS'] True\n",
      "282\n",
      "VSS\n",
      "['VSS'] True\n",
      "283\n",
      "VSS\n",
      "['VSS'] True\n",
      "284\n",
      "VSS\n",
      "['VSS'] True\n",
      "285\n",
      "VSS\n",
      "['VSS'] True\n",
      "286\n",
      "VSS\n",
      "['VSS'] True\n",
      "287\n",
      "VSS\n",
      "['VSS'] True\n",
      "288\n",
      "VSS\n",
      "['VSS'] True\n",
      "289\n",
      "VSS\n",
      "['VSS'] True\n",
      "290\n",
      "VSS\n",
      "['VSS'] True\n",
      "291\n",
      "VSS\n",
      "['VSS'] True\n",
      "292\n",
      "VSS\n",
      "['VSS'] True\n",
      "293\n",
      "VSS\n",
      "['VSS'] True\n",
      "294\n",
      "VSS\n",
      "['VSS'] True\n",
      "295\n",
      "VSS\n",
      "['VSS'] True\n",
      "296\n",
      "VSS\n",
      "['VSS'] True\n",
      "297\n",
      "VSS\n",
      "['VSS'] True\n",
      "298\n",
      "VSS\n",
      "['VSS'] True\n",
      "299\n",
      "VSS\n",
      "['VSS'] True\n",
      "300\n",
      "VSS\n",
      "['VSS'] True\n",
      "301\n",
      "VSS\n",
      "['VSS'] True\n",
      "302\n",
      "VSS\n",
      "['VSS'] True\n",
      "303\n",
      "VSS\n",
      "['VSS'] True\n",
      "304\n",
      "VSS\n",
      "['VSS'] True\n",
      "305\n",
      "VSS\n",
      "['VSS'] True\n",
      "306\n",
      "VSS\n",
      "['VSS'] True\n",
      "307\n",
      "VSS\n",
      "['VSS'] True\n",
      "308\n",
      "VSS\n",
      "['VSS'] True\n",
      "309\n",
      "VSS\n",
      "['VSS'] True\n",
      "310\n",
      "VSS\n",
      "['VSS'] True\n",
      "311\n",
      "VSS\n",
      "['VSS'] True\n",
      "312\n",
      "VSS\n",
      "['VSS'] True\n",
      "313\n",
      "VSS\n",
      "['VSS'] True\n",
      "314\n",
      "VSS\n",
      "['VSS'] True\n",
      "315\n",
      "VSS\n",
      "['VSS'] True\n",
      "316\n",
      "VSS\n",
      "['VSS'] True\n",
      "317\n",
      "VSS\n",
      "['VSS'] True\n",
      "318\n",
      "VSS\n",
      "['VSS'] True\n",
      "319\n",
      "VSS\n",
      "['VSS'] True\n",
      "320\n",
      "VSS\n",
      "['VSS'] True\n",
      "321\n",
      "VSS\n",
      "['VSS'] True\n",
      "322\n",
      "VSS\n",
      "['VSS'] True\n",
      "323\n",
      "VSS\n",
      "['VSS'] True\n",
      "324\n",
      "VSS\n",
      "['VSS'] True\n",
      "325\n",
      "VSS\n",
      "['VSS'] True\n",
      "326\n",
      "VSS\n",
      "['VSS'] True\n",
      "327\n",
      "VSS\n",
      "['VSS'] True\n",
      "328\n",
      "VSS\n",
      "['VSS'] True\n",
      "329\n",
      "VSS\n",
      "['VSS'] True\n",
      "330\n",
      "VSS\n",
      "['VSS'] True\n",
      "331\n",
      "VSS\n",
      "['VSS'] True\n",
      "332\n",
      "VSS\n",
      "['VSS'] True\n",
      "333\n",
      "VSS\n",
      "['VSS'] True\n",
      "334\n",
      "VSS\n",
      "['VSS'] True\n",
      "335\n",
      "VSS\n",
      "['VSS'] True\n",
      "336\n",
      "VSS\n",
      "['VSS'] True\n",
      "337\n",
      "VSS\n",
      "['VSS'] True\n",
      "338\n",
      "VSS\n",
      "['VSS'] True\n",
      "339\n",
      "VSS\n",
      "['VSS'] True\n",
      "340\n",
      "VSS\n",
      "['VSS'] True\n",
      "341\n",
      "VSS\n",
      "['VSS'] True\n",
      "342\n",
      "VSS\n",
      "['VSS'] True\n",
      "343\n",
      "VSS\n",
      "['VSS'] True\n",
      "344\n",
      "VSS\n",
      "['VSS'] True\n",
      "345\n",
      "VSS\n",
      "['VSS'] True\n",
      "346\n",
      "VSS\n",
      "['VSS'] True\n",
      "347\n",
      "VSS\n",
      "['VSS'] True\n",
      "348\n",
      "VSS\n",
      "['VSS'] True\n",
      "349\n",
      "VSS\n",
      "['VSS'] True\n",
      "350\n",
      "VSS\n",
      "['VSS'] True\n",
      "351\n",
      "VSS\n",
      "['VSS'] True\n",
      "352\n",
      "VSS\n",
      "['VSS'] True\n",
      "353\n",
      "VSS\n",
      "['VSS'] True\n",
      "354\n",
      "VSS\n",
      "['VSS'] True\n",
      "355\n",
      "VSS\n",
      "['VSS'] True\n",
      "356\n",
      "VSS\n",
      "['VSS'] True\n",
      "357\n",
      "VSS\n",
      "['VSS'] True\n",
      "358\n",
      "VSS\n",
      "['VSS'] True\n",
      "359\n",
      "VSS\n",
      "['VSS'] True\n",
      "360\n",
      "VSS\n",
      "['VSS'] True\n",
      "361\n",
      "VSS\n",
      "['VSS'] True\n",
      "362\n",
      "VSS\n",
      "['VSS'] True\n",
      "363\n",
      "VSS\n",
      "['VSS'] True\n",
      "364\n",
      "VSS\n",
      "['VSS'] True\n",
      "365\n",
      "VSS\n",
      "['VSS'] True\n",
      "366\n",
      "VSS\n",
      "['VSS'] True\n",
      "367\n",
      "VSS\n",
      "['VSS'] True\n",
      "368\n",
      "VSS\n",
      "['VSS'] True\n",
      "369\n",
      "VSS\n",
      "['VSS'] True\n",
      "370\n",
      "VSS\n",
      "['VSS'] True\n",
      "371\n",
      "VSS\n",
      "['VSS'] True\n",
      "372\n",
      "VSS\n",
      "['VSS'] True\n",
      "373\n",
      "VSS\n",
      "['VSS'] True\n",
      "374\n",
      "VSS\n",
      "['VSS'] True\n",
      "375\n",
      "VSS\n",
      "['VSS'] True\n",
      "376\n",
      "VSS\n",
      "['VSS'] True\n",
      "377\n",
      "VSS\n",
      "['VSS'] True\n",
      "378\n",
      "VSS\n",
      "['VSS'] True\n",
      "379\n",
      "VSS\n",
      "['VSS'] True\n",
      "380\n",
      "VSS\n",
      "['VSS'] True\n",
      "381\n",
      "VSS\n",
      "['VSS'] True\n",
      "382\n",
      "VSS\n",
      "['VSS'] True\n",
      "383\n",
      "VSS\n",
      "['VSS'] True\n",
      "384\n",
      "VSS\n",
      "['VSS'] True\n",
      "385\n",
      "VSS\n",
      "['VSS'] True\n",
      "386\n",
      "VSS\n",
      "['VSS'] True\n",
      "387\n",
      "VSS\n",
      "['VSS'] True\n",
      "388\n",
      "VSS\n",
      "['VSS'] True\n",
      "389\n",
      "VSS\n",
      "['VSS'] True\n",
      "390\n",
      "VSS\n",
      "['VSS'] True\n",
      "391\n",
      "VSS\n",
      "['VSS'] True\n",
      "392\n",
      "VSS\n",
      "['VSS'] True\n",
      "393\n",
      "VSS\n",
      "['VSS'] True\n",
      "394\n",
      "VSS\n",
      "['VSS'] True\n",
      "395\n",
      "VSS\n",
      "['VSS'] True\n",
      "396\n",
      "VSS\n",
      "['VSS'] True\n",
      "397\n",
      "VSS\n",
      "['VSS'] True\n",
      "398\n",
      "VSS\n",
      "['VSS'] True\n",
      "399\n",
      "VSS\n",
      "['VSS'] True\n",
      "400\n",
      "VSS\n",
      "['VSS'] True\n",
      "401\n",
      "VSS\n",
      "['VSS'] True\n",
      "402\n",
      "VSS\n",
      "['VSS'] True\n",
      "403\n",
      "VSS\n",
      "['VSS'] True\n",
      "404\n",
      "VSS\n",
      "['VSS'] True\n",
      "405\n",
      "VSS\n",
      "['VSS'] True\n",
      "406\n",
      "VSS\n",
      "['VSS'] True\n",
      "407\n",
      "VSS\n",
      "['VSS'] True\n",
      "408\n",
      "VSS\n",
      "['VSS'] True\n",
      "409\n",
      "VSS\n",
      "['VSS'] True\n",
      "410\n",
      "VSS\n",
      "['VSS'] True\n",
      "411\n",
      "VSS\n",
      "['VSS'] True\n",
      "412\n",
      "VSS\n",
      "['VSS'] True\n",
      "413\n",
      "VSS\n",
      "['VSS'] True\n",
      "414\n",
      "VSS\n",
      "['VSS'] True\n",
      "415\n",
      "VSS\n",
      "['VSS'] True\n",
      "416\n",
      "VSS\n",
      "['VSS'] True\n",
      "417\n",
      "VSS\n",
      "['VSS'] True\n",
      "418\n",
      "VSS\n",
      "['VSS'] True\n",
      "419\n",
      "VSS\n",
      "['VSS'] True\n",
      "420\n",
      "VSS\n",
      "['VSS'] True\n",
      "421\n",
      "VSS\n",
      "['VSS'] True\n",
      "422\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "423\n",
      "VSS\n",
      "['VSS'] True\n",
      "424\n",
      "VSS\n",
      "['VSS'] True\n",
      "425\n",
      "VSS\n",
      "['VSS'] True\n",
      "426\n",
      "VSS\n",
      "['VSS'] True\n",
      "427\n",
      "VSS\n",
      "['VSS'] True\n",
      "428\n",
      "VSS\n",
      "['VSS'] True\n",
      "429\n",
      "VSS\n",
      "['VSS'] True\n",
      "430\n",
      "VSS\n",
      "['VSS'] True\n",
      "431\n",
      "VSS\n",
      "['VSS'] True\n",
      "432\n",
      "VSS\n",
      "['VSS'] True\n",
      "433\n",
      "VSS\n",
      "['VSS'] True\n",
      "434\n",
      "VSS\n",
      "['VSS'] True\n",
      "435\n",
      "VSS\n",
      "['VSS'] True\n",
      "436\n",
      "VSS\n",
      "['VSS'] True\n",
      "437\n",
      "VSS\n",
      "['VSS'] True\n",
      "438\n",
      "VSS\n",
      "['VSS'] True\n",
      "439\n",
      "VSS\n",
      "['VSS'] True\n",
      "440\n",
      "VSS\n",
      "['VSS'] True\n",
      "441\n",
      "VSS\n",
      "['VSS'] True\n",
      "442\n",
      "VSS\n",
      "['VSS'] True\n",
      "443\n",
      "VSS\n",
      "['VSS'] True\n",
      "444\n",
      "VSS\n",
      "['VSS'] True\n",
      "445\n",
      "VSS\n",
      "['VSS'] True\n",
      "446\n",
      "VSS\n",
      "['VSS'] True\n",
      "447\n",
      "VSS\n",
      "['VSS'] True\n",
      "448\n",
      "VSS\n",
      "['VSS'] True\n",
      "449\n",
      "VSS\n",
      "['VSS'] True\n",
      "450\n",
      "VSS\n",
      "['VSS'] True\n",
      "451\n",
      "VSS\n",
      "['VSS'] True\n",
      "452\n",
      "VSS\n",
      "['VSS'] True\n",
      "453\n",
      "VSS\n",
      "['VSS'] True\n",
      "454\n",
      "VSS\n",
      "['VSS'] True\n",
      "455\n",
      "VSS\n",
      "['VSS'] True\n",
      "456\n",
      "VSS\n",
      "['VSS'] True\n",
      "457\n",
      "VSS\n",
      "['VSS'] True\n",
      "458\n",
      "VSS\n",
      "['VSS'] True\n",
      "459\n",
      "VSS\n",
      "['VSS'] True\n",
      "460\n",
      "VSS\n",
      "['VSS'] True\n",
      "461\n",
      "VSS\n",
      "['VSS'] True\n",
      "462\n",
      "VSS\n",
      "['VSS'] True\n",
      "463\n",
      "VSS\n",
      "['VSS'] True\n",
      "464\n",
      "VSS\n",
      "['VSS'] True\n",
      "465\n",
      "VSS\n",
      "['VSS'] True\n",
      "466\n",
      "VSS\n",
      "['VSS'] True\n",
      "467\n",
      "VSS\n",
      "['VSS'] True\n",
      "468\n",
      "VSS\n",
      "['VSS'] True\n",
      "469\n",
      "VSS\n",
      "['VSS'] True\n",
      "470\n",
      "VSS\n",
      "['VSS'] True\n",
      "471\n",
      "VSS\n",
      "['VSS'] True\n",
      "472\n",
      "VSS\n",
      "['VSS'] True\n",
      "473\n",
      "VSS\n",
      "['VSS'] True\n",
      "474\n",
      "VSS\n",
      "['VSS'] True\n",
      "475\n",
      "VSS\n",
      "['VSS'] True\n",
      "476\n",
      "VSS\n",
      "['VSS'] True\n",
      "477\n",
      "VSS\n",
      "['VSS'] True\n",
      "478\n",
      "VSS\n",
      "['VSS'] True\n",
      "479\n",
      "VSS\n",
      "['VSS'] True\n",
      "480\n",
      "VSS\n",
      "['VSS'] True\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "481\n",
      "VSS\n",
      "['VSS'] True\n",
      "482\n",
      "VSS\n",
      "['VSS'] True\n",
      "483\n",
      "VSS\n",
      "['VSS'] True\n",
      "484\n",
      "VSS\n",
      "['VSS'] True\n",
      "485\n",
      "VSS\n",
      "['VSS'] True\n",
      "486\n",
      "VSS\n",
      "['VSS'] True\n",
      "487\n",
      "VSS\n",
      "['VSS'] True\n",
      "488\n",
      "VSS\n",
      "['VSS'] True\n",
      "489\n",
      "VSS\n",
      "['VSS'] True\n",
      "490\n",
      "VSS\n",
      "['VSS'] True\n",
      "491\n",
      "VSS\n",
      "['VSS'] True\n",
      "492\n",
      "VSS\n",
      "['VSS'] True\n",
      "493\n",
      "VSS\n",
      "['VSS'] True\n",
      "494\n",
      "VSS\n",
      "['VSS'] True\n",
      "495\n",
      "VSS\n",
      "['VSS'] True\n",
      "496\n",
      "VSS\n",
      "['VSS'] True\n",
      "497\n",
      "VSS\n",
      "['VSS'] True\n",
      "498\n",
      "VSS\n",
      "['VSS'] True\n",
      "499\n",
      "VSS\n",
      "['VSS'] True\n",
      "500\n",
      "VSS\n",
      "['VSS'] True\n",
      "501\n",
      "VSS\n",
      "['VSS'] True\n",
      "502\n",
      "VSS\n",
      "['VSS'] True\n",
      "503\n",
      "VSS\n",
      "['VSS'] True\n",
      "504\n",
      "VSS\n",
      "['VSS'] True\n",
      "505\n",
      "VSS\n",
      "['VSS'] True\n",
      "506\n",
      "VSS\n",
      "['VSS'] True\n",
      "507\n",
      "VSS\n",
      "['VSS'] True\n",
      "508\n",
      "VSS\n",
      "['VSS'] True\n",
      "509\n",
      "VSS\n",
      "['VSS'] True\n",
      "510\n",
      "VSS\n",
      "['VSS'] True\n",
      "511\n",
      "VSS\n",
      "['VSS'] True\n",
      "512\n",
      "VSS\n",
      "['VSS'] True\n",
      "513\n",
      "VSS\n",
      "['VSS'] True\n",
      "514\n",
      "VSS\n",
      "['VSS'] True\n",
      "515\n",
      "VSS\n",
      "['VSS'] True\n",
      "516\n",
      "VSS\n",
      "['VSS'] True\n",
      "517\n",
      "VSS\n",
      "['VSS'] True\n",
      "518\n",
      "VSS\n",
      "['VSS'] True\n",
      "519\n",
      "VSS\n",
      "['VSS'] True\n",
      "520\n",
      "VSS\n",
      "['VSS'] True\n",
      "521\n",
      "VSS\n",
      "['VSS'] True\n",
      "522\n",
      "VSS\n",
      "['VSS'] True\n",
      "523\n",
      "VSS\n",
      "['VSS'] True\n",
      "524\n",
      "VSS\n",
      "['VSS'] True\n",
      "525\n",
      "VSS\n",
      "['VSS'] True\n",
      "526\n",
      "VSS\n",
      "['VSS'] True\n",
      "527\n",
      "VSS\n",
      "['VSS'] True\n",
      "528\n",
      "VSS\n",
      "['VSS'] True\n",
      "529\n",
      "VSS\n",
      "['VSS'] True\n",
      "530\n",
      "VSS\n",
      "['VSS'] True\n",
      "531\n",
      "VSS\n",
      "['VSS'] True\n",
      "532\n",
      "VSS\n",
      "['VSS'] True\n",
      "533\n",
      "VSS\n",
      "['VSS'] True\n",
      "534\n",
      "VSS\n",
      "['VSS'] True\n",
      "535\n",
      "VSS\n",
      "['VSS'] True\n",
      "536\n",
      "VSS\n",
      "['VSS'] True\n",
      "537\n",
      "VSS\n",
      "['VSS'] True\n",
      "538\n",
      "VSS\n",
      "['VSS'] True\n",
      "539\n",
      "VSS\n",
      "['VSS'] True\n",
      "540\n",
      "VSS\n",
      "['VSS'] True\n",
      "541\n",
      "VSS\n",
      "['VSS'] True\n",
      "542\n",
      "VSS\n",
      "['VSS'] True\n",
      "543\n",
      "VSS\n",
      "['VSS'] True\n",
      "544\n",
      "VSS\n",
      "['VSS'] True\n",
      "545\n",
      "VSS\n",
      "['VSS'] True\n",
      "546\n",
      "VSS\n",
      "['VSS'] True\n",
      "547\n",
      "VSS\n",
      "['VSS'] True\n",
      "548\n",
      "VSS\n",
      "['VSS'] True\n",
      "549\n",
      "VSS\n",
      "['VSS'] True\n",
      "550\n",
      "VSS\n",
      "['VSS'] True\n",
      "551\n",
      "VSS\n",
      "['VSS'] True\n",
      "552\n",
      "VSS\n",
      "['VSS'] True\n",
      "553\n",
      "VSS\n",
      "['VSS'] True\n",
      "554\n",
      "VSS\n",
      "['VSS'] True\n",
      "555\n",
      "VSS\n",
      "['VSS'] True\n",
      "556\n",
      "VSS\n",
      "['VSS'] True\n",
      "557\n",
      "VSS\n",
      "['VSS'] True\n",
      "558\n",
      "VSS\n",
      "['VSS'] True\n",
      "559\n",
      "VSS\n",
      "['VSS'] True\n",
      "560\n",
      "VSS\n",
      "['VSS'] True\n",
      "561\n",
      "VSS\n",
      "['VSS'] True\n",
      "562\n",
      "VSS\n",
      "['VSS'] True\n",
      "563\n",
      "VSS\n",
      "['VSS'] True\n",
      "564\n",
      "VSS\n",
      "['VSS'] True\n",
      "565\n",
      "VSS\n",
      "['VSS'] True\n",
      "566\n",
      "VSS\n",
      "['VSS'] True\n",
      "567\n",
      "VSS\n",
      "['VSS'] True\n",
      "568\n",
      "VSS\n",
      "['VSS'] True\n",
      "569\n",
      "VSS\n",
      "['VSS'] True\n",
      "570\n",
      "VSS\n",
      "['VSS'] True\n",
      "571\n",
      "VSS\n",
      "['VSS'] True\n",
      "572\n",
      "VSS\n",
      "['VSS'] True\n",
      "573\n",
      "VSS\n",
      "['VSS'] True\n",
      "574\n",
      "VSS\n",
      "['VSS'] True\n",
      "575\n",
      "VSS\n",
      "['VSS'] True\n",
      "576\n",
      "VSS\n",
      "['VSS'] True\n",
      "577\n",
      "VSS\n",
      "['VSS'] True\n",
      "578\n",
      "VSS\n",
      "['VSS'] True\n",
      "579\n",
      "VSS\n",
      "['VSS'] True\n",
      "580\n",
      "VSS\n",
      "['VSS'] True\n",
      "581\n",
      "VSS\n",
      "['VSS'] True\n",
      "582\n",
      "VSS\n",
      "['VSS'] True\n",
      "583\n",
      "VSS\n",
      "['VSS'] True\n",
      "584\n",
      "VSS\n",
      "['VSS'] True\n",
      "585\n",
      "VSS\n",
      "['VSS'] True\n",
      "586\n",
      "VSS\n",
      "['VSS'] True\n",
      "587\n",
      "VSS\n",
      "['VSS'] True\n",
      "588\n",
      "VSS\n",
      "['VSS'] True\n",
      "589\n",
      "VSS\n",
      "['VSS'] True\n",
      "590\n",
      "VSS\n",
      "['VSS'] True\n",
      "591\n",
      "VSS\n",
      "['VSS'] True\n",
      "592\n",
      "VIDSOUT\n",
      "[] False\n",
      "593\n",
      "VIDSCK\n",
      "[] False\n",
      "594\n",
      "VIDALERT#\n",
      "[] False\n",
      "595\n",
      "VDDEN\n",
      "[] False\n",
      "596\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "597\n",
      "VCCST_PWRGD_SX\n",
      "['VCC'] True\n",
      "598\n",
      "VCCST_PWRGD\n",
      "['VCC'] True\n",
      "599\n",
      "VCCST_OVERRIDE\n",
      "['VCC'] True\n",
      "600\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "601\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "602\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "603\n",
      "VCCRTC\n",
      "['VCC'] True\n",
      "604\n",
      "VCCPRIM1P05_OUT_PCH\n",
      "['VCC'] True\n",
      "605\n",
      "VCCPRIM1P05_OUT_PCH\n",
      "['VCC'] True\n",
      "606\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "607\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "608\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "609\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "610\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "611\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "612\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "613\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "614\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "615\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "616\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "617\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "618\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "619\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "620\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "621\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "622\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "623\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "624\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "625\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "626\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "627\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "628\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "629\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "630\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "631\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "632\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "633\n",
      "VCCPGPPR\n",
      "['VCC'] True\n",
      "634\n",
      "VCCPRIM_3P3\n",
      "['VCC'] True\n",
      "635\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "636\n",
      "VCCPRIM_1P8\n",
      "['VCC'] True\n",
      "637\n",
      "VCCPDSW_3P3\n",
      "['VCC'] True\n",
      "638\n",
      "VCCLDOSTD_0P85\n",
      "['VCC'] True\n",
      "639\n",
      "VSSINAUX_SENSE\n",
      "['VSS'] True\n",
      "640\n",
      "VCCIN_AUX_FLTR\n",
      "['VCC'] True\n",
      "641\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "642\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "643\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "644\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "645\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "646\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "647\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "648\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "649\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "650\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "651\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "652\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "653\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "654\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "655\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "656\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "657\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "658\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "659\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "660\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "661\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "662\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "663\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "664\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "665\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "666\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "667\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "668\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "669\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "670\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "671\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "672\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "673\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "674\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "675\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "676\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "677\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "678\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "679\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "680\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "681\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "682\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "683\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "684\n",
      "VCCIN_AUX\n",
      "['VCC'] True\n",
      "685\n",
      "VCCGT \n",
      "['VCC'] True\n",
      "686\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "687\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "688\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "689\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "690\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "691\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "692\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "693\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "694\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "695\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "696\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "697\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "698\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "699\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "700\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "701\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "702\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "703\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "704\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "705\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "706\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "707\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "708\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "709\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "710\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "711\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "712\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "713\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "714\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "715\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "716\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "717\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "718\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "719\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "720\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "721\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "722\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "723\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "724\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "725\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "726\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "727\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "728\n",
      "VCCGT\n",
      "['VCC'] True\n",
      "729\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "730\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "731\n",
      "VCC1P05_OUT\n",
      "['VCC'] True\n",
      "732\n",
      "VCC1P05_OUT\n",
      "['VCC'] True\n",
      "733\n",
      "VCCDSW_1P05\n",
      "['VCC'] True\n",
      "734\n",
      "VCCDPHY_1P24\n",
      "['VCC'] True\n",
      "735\n",
      "VDD2\n",
      "[] False\n",
      "736\n",
      "VDD2\n",
      "[] False\n",
      "737\n",
      "VDD2\n",
      "[] False\n",
      "738\n",
      "VDD2\n",
      "[] False\n",
      "739\n",
      "VDD2\n",
      "[] False\n",
      "740\n",
      "VDD2\n",
      "[] False\n",
      "741\n",
      "VDD2\n",
      "[] False\n",
      "742\n",
      "VDD2\n",
      "[] False\n",
      "743\n",
      "VDD2\n",
      "[] False\n",
      "744\n",
      "VDD2\n",
      "[] False\n",
      "745\n",
      "VDD2\n",
      "[] False\n",
      "746\n",
      "VDD2\n",
      "[] False\n",
      "747\n",
      "VDD2\n",
      "[] False\n",
      "748\n",
      "VDD2\n",
      "[] False\n",
      "749\n",
      "VDD2\n",
      "[] False\n",
      "750\n",
      "VDD2\n",
      "[] False\n",
      "751\n",
      "VDD2\n",
      "[] False\n",
      "752\n",
      "VDD2\n",
      "[] False\n",
      "753\n",
      "VDD2\n",
      "[] False\n",
      "754\n",
      "VDD2\n",
      "[] False\n",
      "755\n",
      "VDD2\n",
      "[] False\n",
      "756\n",
      "VDD2\n",
      "[] False\n",
      "757\n",
      "VDD2\n",
      "[] False\n",
      "758\n",
      "VDD2\n",
      "[] False\n",
      "759\n",
      "VDD2\n",
      "[] False\n",
      "760\n",
      "VDD2\n",
      "[] False\n",
      "761\n",
      "VDD2\n",
      "[] False\n",
      "762\n",
      "VDD2\n",
      "[] False\n",
      "763\n",
      "VDD2\n",
      "[] False\n",
      "764\n",
      "VDD2\n",
      "[] False\n",
      "765\n",
      "VSSGT_SENSE\n",
      "['VSS'] True\n",
      "766\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "767\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "768\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "769\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "770\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "771\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "772\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "773\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "774\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "775\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "776\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "777\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "778\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "779\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "780\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "781\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "782\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "783\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "784\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "785\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "786\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "787\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "788\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "789\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "790\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "791\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "792\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "793\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "794\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "795\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "796\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "797\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "798\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "799\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "800\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "801\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "802\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "803\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "804\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "805\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "806\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "807\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "808\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "809\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "810\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "811\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "812\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "813\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "814\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "815\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "816\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "817\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "818\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "819\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "820\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "821\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "822\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "823\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "824\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "825\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "826\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "827\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "828\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "829\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "830\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "831\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "832\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "833\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "834\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "835\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "836\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "837\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "838\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "839\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "VCCCORE\n",
      "['VCC'] True\n",
      "840\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "841\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "842\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "843\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "844\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "845\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "846\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "847\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "848\n",
      "VCCCORE\n",
      "['VCC'] True\n",
      "849\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "850\n",
      "VCCA_CLKLDO_1P8\n",
      "['VCC'] True\n",
      "851\n",
      "VCCA_CLKLDO_1P8\n",
      "['VCC'] True\n",
      "852\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "853\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "854\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "855\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "856\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "857\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "858\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "859\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "860\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "861\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "862\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "863\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "864\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "865\n",
      "VCC1P8_PROC\n",
      "['VCC'] True\n",
      "866\n",
      "VCC_DISPIO \n",
      "['VCC'] True\n",
      "867\n",
      "VCC_MIPILP  \n",
      "['VCC'] True\n",
      "868\n",
      "VCCPRIM1P05_OUT_PCH\n",
      "['VCC'] True\n",
      "869\n",
      "VCCPRIM1P05_OUT_PCH\n",
      "['VCC'] True\n",
      "870\n",
      "VCC1P05_OUT\n",
      "['VCC'] True\n",
      "871\n",
      "VCC1P05_OUT_FET\n",
      "['VCC'] True\n",
      "872\n",
      "VCC1P05_OUT_FET\n",
      "['VCC'] True\n",
      "873\n",
      "VCC1P05_OUT_FET\n",
      "['VCC'] True\n",
      "874\n",
      "VCC1P05_PROC\n",
      "['VCC'] True\n",
      "875\n",
      "VCC1P05_PROC\n",
      "['VCC'] True\n",
      "876\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "877\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "878\n",
      "VCC_VNNEXT_1P05\n",
      "['VCC'] True\n",
      "879\n",
      "VCC_VNNEXT_1P05\n",
      "['VCC'] True\n",
      "880\n",
      "VCC_V1P05EXT_1P05\n",
      "['VCC'] True\n",
      "881\n",
      "VCC_V1P05EXT_1P05\n",
      "['VCC'] True\n",
      "882\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "883\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "884\n",
      "USB2P_9\n",
      "['USB'] True\n",
      "885\n",
      "USB2P_8\n",
      "['USB'] True\n",
      "886\n",
      "USB2P_7\n",
      "['USB'] True\n",
      "887\n",
      "USB2P_6\n",
      "['USB'] True\n",
      "888\n",
      "USB2P_5\n",
      "['USB'] True\n",
      "889\n",
      "USB2P_4\n",
      "['USB'] True\n",
      "890\n",
      "USB2P_3\n",
      "['USB'] True\n",
      "891\n",
      "USB2P_2\n",
      "['USB'] True\n",
      "892\n",
      "USB2P_10\n",
      "['USB'] True\n",
      "893\n",
      "USB2P_1\n",
      "['USB'] True\n",
      "894\n",
      "USB2N_9\n",
      "['USB'] True\n",
      "895\n",
      "USB2N_8\n",
      "['USB'] True\n",
      "896\n",
      "USB2N_7\n",
      "['USB'] True\n",
      "897\n",
      "USB2N_6\n",
      "['USB'] True\n",
      "898\n",
      "USB2N_5\n",
      "['USB'] True\n",
      "899\n",
      "USB2N_4\n",
      "['USB'] True\n",
      "900\n",
      "USB2N_3\n",
      "['USB'] True\n",
      "901\n",
      "USB2N_2\n",
      "['USB'] True\n",
      "902\n",
      "USB2N_10\n",
      "['USB'] True\n",
      "903\n",
      "USB2N_1\n",
      "['USB'] True\n",
      "904\n",
      "USB_VBUSSENSE\n",
      "['USB'] True\n",
      "905\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "906\n",
      "USB_ID\n",
      "['USB'] True\n",
      "907\n",
      "USB2_COMP\n",
      "['USB'] True\n",
      "908\n",
      "UFS_RESET#\n",
      "[] False\n",
      "909\n",
      "THERMTRIP#\n",
      "[] False\n",
      "910\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "911\n",
      "VCC_SENSE \n",
      "['VCC'] True\n",
      "912\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "913\n",
      "VSS_SENSE\n",
      "['VSS'] True\n",
      "914\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "915\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "916\n",
      "TC_RCOMP_P\n",
      "[] False\n",
      "917\n",
      "TC_RCOMP_N\n",
      "[] False\n",
      "918\n",
      "TCP3_TXRX_P1\n",
      "['TCP'] True\n",
      "919\n",
      "TCP3_TXRX_P0\n",
      "['TCP'] True\n",
      "920\n",
      "TCP3_TXRX_N1\n",
      "['TCP'] True\n",
      "921\n",
      "TCP3_TXRX_N0\n",
      "['TCP'] True\n",
      "922\n",
      "TCP3_TX_P1\n",
      "['TCP'] True\n",
      "923\n",
      "TCP3_TX_P0\n",
      "['TCP'] True\n",
      "924\n",
      "TCP3_TX_N1\n",
      "['TCP'] True\n",
      "925\n",
      "TCP3_TX_N0\n",
      "['TCP'] True\n",
      "926\n",
      "TCP3_AUX_P\n",
      "['TCP'] True\n",
      "927\n",
      "TCP3_AUX_N\n",
      "['TCP'] True\n",
      "928\n",
      "TCP2_TXRX_P1\n",
      "['TCP'] True\n",
      "929\n",
      "TCP2_TXRX_P0\n",
      "['TCP'] True\n",
      "930\n",
      "TCP2_TXRX_N1\n",
      "['TCP'] True\n",
      "931\n",
      "TCP2_TXRX_N0\n",
      "['TCP'] True\n",
      "932\n",
      "TCP2_TX_P1\n",
      "['TCP'] True\n",
      "933\n",
      "TCP2_TX_P0\n",
      "['TCP'] True\n",
      "934\n",
      "TCP2_TX_N1\n",
      "['TCP'] True\n",
      "935\n",
      "TCP2_TX_N0\n",
      "['TCP'] True\n",
      "936\n",
      "TCP2_AUX_P\n",
      "['TCP'] True\n",
      "937\n",
      "TCP2_AUX_N\n",
      "['TCP'] True\n",
      "938\n",
      "TCP1_TXRX_P1\n",
      "['TCP'] True\n",
      "939\n",
      "TCP1_TXRX_P0\n",
      "['TCP'] True\n",
      "940\n",
      "TCP1_TXRX_N1\n",
      "['TCP'] True\n",
      "941\n",
      "TCP1_TXRX_N0\n",
      "['TCP'] True\n",
      "942\n",
      "TCP1_TX_P1\n",
      "['TCP'] True\n",
      "943\n",
      "TCP1_TX_P0\n",
      "['TCP'] True\n",
      "944\n",
      "TCP1_TX_N1\n",
      "['TCP'] True\n",
      "945\n",
      "TCP1_TX_N0\n",
      "['TCP'] True\n",
      "946\n",
      "TCP1_AUX_P\n",
      "['TCP'] True\n",
      "947\n",
      "TCP1_AUX_N\n",
      "['TCP'] True\n",
      "948\n",
      "TCP0_TXRX_P1\n",
      "['TCP'] True\n",
      "949\n",
      "TCP0_TXRX_P0\n",
      "['TCP'] True\n",
      "950\n",
      "TCP0_TXRX_N1\n",
      "['TCP'] True\n",
      "951\n",
      "TCP0_TXRX_N0\n",
      "['TCP'] True\n",
      "952\n",
      "TCP0_TX_P1\n",
      "['TCP'] True\n",
      "953\n",
      "TCP0_TX_P0\n",
      "['TCP'] True\n",
      "954\n",
      "TCP0_TX_N1\n",
      "['TCP'] True\n",
      "955\n",
      "TCP0_TX_N0\n",
      "['TCP'] True\n",
      "956\n",
      "RSVD_TP \n",
      "['RSVD'] True\n",
      "957\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "958\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "959\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "960\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "961\n",
      "RSVD_2.2K_PD\n",
      "['RSVD'] True\n",
      "962\n",
      "TCP0_AUX_P\n",
      "['TCP'] True\n",
      "963\n",
      "TCP0_AUX_N\n",
      "['TCP'] True\n",
      "964\n",
      "SYS_RESET#\n",
      "[] False\n",
      "965\n",
      "SYS_PWROK\n",
      "[] False\n",
      "966\n",
      "SRTCRST#\n",
      "[] False\n",
      "967\n",
      "SPIVCCIOSEL\n",
      "['VCC'] True\n",
      "968\n",
      "SPI0_CS2#\n",
      "[] False\n",
      "969\n",
      "SPI0_MOSI\n",
      "[] False\n",
      "970\n",
      "SPI0_MISO\n",
      "[] False\n",
      "971\n",
      "SPI0_IO3\n",
      "[] False\n",
      "972\n",
      "SPI0_IO2\n",
      "[] False\n",
      "973\n",
      "SPI0_CS1#\n",
      "[] False\n",
      "974\n",
      "SPI0_CS0#\n",
      "[] False\n",
      "975\n",
      "SPI0_CLK\n",
      "[] False\n",
      "976\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "977\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "978\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "979\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "980\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "981\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "982\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "983\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "984\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "985\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "986\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "987\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "988\n",
      "SNDW_RCOMP\n",
      "[] False\n",
      "989\n",
      "SNDW_RCOMP\n",
      "[] False\n",
      "990\n",
      "SLP_SUS#\n",
      "[] False\n",
      "991\n",
      "SLP_LAN#\n",
      "[] False\n",
      "992\n",
      "SKTOCC#\n",
      "[] False\n",
      "993\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "994\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "995\n",
      "RTCRST#\n",
      "[] False\n",
      "996\n",
      "RTCX2\n",
      "[] False\n",
      "997\n",
      "RTCX1\n",
      "[] False\n",
      "998\n",
      "RSMRST#\n",
      "[] False\n",
      "999\n",
      "PROCHOT#\n",
      "[] False\n",
      "1000\n",
      "PROC_PREQ#\n",
      "[] False\n",
      "1001\n",
      "PROC_PRDY#\n",
      "[] False\n",
      "1002\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1003\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1004\n",
      "PECI\n",
      "[] False\n",
      "1005\n",
      "PCIEX8_TX_P[7]\n",
      "['PCIE'] True\n",
      "1006\n",
      "PCIEX8_TX_P[6]\n",
      "['PCIE'] True\n",
      "1007\n",
      "PCIEX8_TX_P[5]\n",
      "['PCIE'] True\n",
      "1008\n",
      "PCIEX8_TX_P[4]\n",
      "['PCIE'] True\n",
      "1009\n",
      "PCIEX8_TX_P[3]\n",
      "['PCIE'] True\n",
      "1010\n",
      "PCIEX8_TX_P[2]\n",
      "['PCIE'] True\n",
      "1011\n",
      "PCIEX8_TX_P[1]\n",
      "['PCIE'] True\n",
      "1012\n",
      "PCIEX8_TX_P[0]\n",
      "['PCIE'] True\n",
      "1013\n",
      "PCIEX8_TX_N[7]\n",
      "['PCIE'] True\n",
      "1014\n",
      "PCIEX8_TX_N[6]\n",
      "['PCIE'] True\n",
      "1015\n",
      "PCIEX8_TX_N[5]\n",
      "['PCIE'] True\n",
      "1016\n",
      "PCIEX8_TX_N[4]\n",
      "['PCIE'] True\n",
      "1017\n",
      "PCIEX8_TX_N[3]\n",
      "['PCIE'] True\n",
      "1018\n",
      "PCIEX8_TX_N[2]\n",
      "['PCIE'] True\n",
      "1019\n",
      "PCIEX8_TX_N[1]\n",
      "['PCIE'] True\n",
      "1020\n",
      "PCIEX8_TX_N[0]\n",
      "['PCIE'] True\n",
      "1021\n",
      "PCIEX8_RX_P[7]\n",
      "['PCIE'] True\n",
      "1022\n",
      "PCIEX8_RX_P[6]\n",
      "['PCIE'] True\n",
      "1023\n",
      "PCIEX8_RX_P[5]\n",
      "['PCIE'] True\n",
      "1024\n",
      "PCIEX8_RX_P[4]\n",
      "['PCIE'] True\n",
      "1025\n",
      "PCIEX8_RX_P[3]\n",
      "['PCIE'] True\n",
      "1026\n",
      "PCIEX8_RX_P[2]\n",
      "['PCIE'] True\n",
      "1027\n",
      "PCIEX8_RX_P[1]\n",
      "['PCIE'] True\n",
      "1028\n",
      "PCIEX8_RX_P[0]\n",
      "['PCIE'] True\n",
      "1029\n",
      "PCIEX8_RX_N[7]\n",
      "['PCIE'] True\n",
      "1030\n",
      "PCIEX8_RX_N[6]\n",
      "['PCIE'] True\n",
      "1031\n",
      "PCIEX8_RX_N[5]\n",
      "['PCIE'] True\n",
      "1032\n",
      "PCIEX8_RX_N[4]\n",
      "['PCIE'] True\n",
      "1033\n",
      "PCIEX8_RX_N[3]\n",
      "['PCIE'] True\n",
      "1034\n",
      "PCIEX8_RX_N[2]\n",
      "['PCIE'] True\n",
      "1035\n",
      "PCIEX8_RX_N[1]\n",
      "['PCIE'] True\n",
      "1036\n",
      "PCIEX8_RX_N[0]\n",
      "['PCIE'] True\n",
      "1037\n",
      "PCIEX8_RCOMP_P\n",
      "['PCIE'] True\n",
      "1038\n",
      "PCIEX8_RCOMP_P\n",
      "['PCIE'] True\n",
      "1039\n",
      "PCIEX8_RCOMP_N\n",
      "['PCIE'] True\n",
      "1040\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1041\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1042\n",
      "PCIEX4_RCOMP_N\n",
      "['PCIE'] True\n",
      "1043\n",
      "PCIEX4_B_TXP[3]\n",
      "['PCIE'] True\n",
      "1044\n",
      "PCIEX4_B_TXP[2]\n",
      "['PCIE'] True\n",
      "1045\n",
      "PCIEX4_B_TXP[1]\n",
      "['PCIE'] True\n",
      "1046\n",
      "PCIEX4_B_TXP[0]\n",
      "['PCIE'] True\n",
      "1047\n",
      "PCIEX4_B_TXN[3]\n",
      "['PCIE'] True\n",
      "1048\n",
      "PCIEX4_B_TXN[2]\n",
      "['PCIE'] True\n",
      "1049\n",
      "PCIEX4_B_TXN[1]\n",
      "['PCIE'] True\n",
      "1050\n",
      "PCIEX4_B_TXN[0]\n",
      "['PCIE'] True\n",
      "1051\n",
      "PCIEX4_B_RXP[3]\n",
      "['PCIE'] True\n",
      "1052\n",
      "PCIEX4_B_RXP[2]\n",
      "['PCIE'] True\n",
      "1053\n",
      "PCIEX4_B_RXP[1]\n",
      "['PCIE'] True\n",
      "1054\n",
      "PCIEX4_B_RXP[0]\n",
      "['PCIE'] True\n",
      "1055\n",
      "PCIEX4_B_RXN[3]\n",
      "['PCIE'] True\n",
      "1056\n",
      "PCIEX4_B_RXN[2]\n",
      "['PCIE'] True\n",
      "1057\n",
      "PCIEX4_B_RXN[1]\n",
      "['PCIE'] True\n",
      "1058\n",
      "PCIEX4_B_RXN[0]\n",
      "['PCIE'] True\n",
      "1059\n",
      "PCIEX4_B_RCOMP_P\n",
      "['PCIE'] True\n",
      "1060\n",
      "PCIEX4_B_RCOMP_P\n",
      "['PCIE'] True\n",
      "1061\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1062\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1063\n",
      "PCIEX4_A_TX_P[3]\n",
      "['PCIE'] True\n",
      "1064\n",
      "PCIEX4_A_TX_P[2]\n",
      "['PCIE'] True\n",
      "1065\n",
      "PCIEX4_A_TX_P[1]\n",
      "['PCIE'] True\n",
      "1066\n",
      "PCIEX4_A_TX_P[0]\n",
      "['PCIE'] True\n",
      "1067\n",
      "PCIEX4_A_TX_N[3]\n",
      "['PCIE'] True\n",
      "1068\n",
      "PCIEX4_A_TX_N[2]\n",
      "['PCIE'] True\n",
      "1069\n",
      "PCIEX4_A_TX_N[1]\n",
      "['PCIE'] True\n",
      "1070\n",
      "PCIEX4_A_TX_N[0]\n",
      "['PCIE'] True\n",
      "1071\n",
      "PCIEX4_A_RX_P[3]\n",
      "['PCIE'] True\n",
      "1072\n",
      "PCIEX4_A_RX_P[2]\n",
      "['PCIE'] True\n",
      "1073\n",
      "PCIEX4_A_RX_P[1]\n",
      "['PCIE'] True\n",
      "1074\n",
      "PCIEX4_A_RX_P[0]\n",
      "['PCIE'] True\n",
      "1075\n",
      "PCIEX4_A_RX_N[3]\n",
      "['PCIE'] True\n",
      "1076\n",
      "PCIEX4_A_RX_N[2]\n",
      "['PCIE'] True\n",
      "1077\n",
      "PCIEX4_A_RX_N[1]\n",
      "['PCIE'] True\n",
      "1078\n",
      "PCIEX4_A_RX_N[0]\n",
      "['PCIE'] True\n",
      "1079\n",
      "PCIEX4_A_RCOMP_P\n",
      "['PCIE'] True\n",
      "1080\n",
      "PCIEX4_A_RCOMP_P\n",
      "['PCIE'] True\n",
      "1081\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1082\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1083\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1084\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1085\n",
      "PCIE9_TXP / UFS10_TXP\n",
      "['PCIE'] True\n",
      "1086\n",
      "PCIE9_TXN / UFS10_TXN\n",
      "['PCIE'] True\n",
      "1087\n",
      "PCIE9_RXP / UFS10_RXP\n",
      "['PCIE'] True\n",
      "1088\n",
      "PCIE9_RXN / UFS10_RXN\n",
      "['PCIE'] True\n",
      "1089\n",
      "PCIE8_TXP\n",
      "['PCIE'] True\n",
      "1090\n",
      "PCIE8_TXN\n",
      "['PCIE'] True\n",
      "1091\n",
      "PCIE8_RXP\n",
      "['PCIE'] True\n",
      "1092\n",
      "PCIE8_RXN\n",
      "['PCIE'] True\n",
      "1093\n",
      "PCIE7_TXP\n",
      "['PCIE'] True\n",
      "1094\n",
      "PCIE7_TXN\n",
      "['PCIE'] True\n",
      "1095\n",
      "PCIE7_RXP\n",
      "['PCIE'] True\n",
      "1096\n",
      "PCIE7_RXN\n",
      "['PCIE'] True\n",
      "1097\n",
      "PCIE6_TXP\n",
      "['PCIE'] True\n",
      "1098\n",
      "PCIE6_TXN\n",
      "['PCIE'] True\n",
      "1099\n",
      "PCIE6_RXP\n",
      "['PCIE'] True\n",
      "1100\n",
      "PCIE6_RXN\n",
      "['PCIE'] True\n",
      "1101\n",
      "PCIE5_TXP\n",
      "['PCIE'] True\n",
      "1102\n",
      "PCIE5_TXN\n",
      "['PCIE'] True\n",
      "1103\n",
      "PCIE5_RXP\n",
      "['PCIE'] True\n",
      "1104\n",
      "PCIE5_RXN\n",
      "['PCIE'] True\n",
      "1105\n",
      "PCIE4_TXP / USB32_4_TXP\n",
      "['PCIE', 'USB'] True\n",
      "1106\n",
      "PCIE4_TXN / USB32_4_TXN\n",
      "['PCIE', 'USB'] True\n",
      "1107\n",
      "PCIE4_RXP / USB32_4_RXP\n",
      "['PCIE', 'USB'] True\n",
      "1108\n",
      "PCIE4_RXN / USB32_4_RXN\n",
      "['PCIE', 'USB'] True\n",
      "1109\n",
      "PCIE3_TXP / USB32_3_TXP\n",
      "['PCIE', 'USB'] True\n",
      "1110\n",
      "PCIE3_TXN / USB32_3_TXN\n",
      "['PCIE', 'USB'] True\n",
      "1111\n",
      "PCIE3_RXP / USB32_3_RXP\n",
      "['PCIE', 'USB'] True\n",
      "1112\n",
      "PCIE3_RXN / USB32_3_RXN\n",
      "['PCIE', 'USB'] True\n",
      "1113\n",
      "PCIE2_TXP / USB32_2_TXP\n",
      "['PCIE', 'USB'] True\n",
      "1114\n",
      "PCIE2_TXN / USB32_2_TXN\n",
      "['PCIE', 'USB'] True\n",
      "1115\n",
      "PCIE2_RXP / USB32_2_RXP\n",
      "['PCIE', 'USB'] True\n",
      "1116\n",
      "PCIE2_RXN / USB32_2_RXN\n",
      "['PCIE', 'USB'] True\n",
      "1117\n",
      "PCIE12_TXP / SATA1_TXP\n",
      "['PCIE'] True\n",
      "1118\n",
      "PCIE12_TXN / SATA1_TXN\n",
      "['PCIE'] True\n",
      "1119\n",
      "PCIE12_RXP / SATA1_RXP\n",
      "['PCIE'] True\n",
      "1120\n",
      "PCIE12_RXN / SATA1RXN\n",
      "['PCIE'] True\n",
      "1121\n",
      "PCIE11_TXP / SATA0_TXP\n",
      "['PCIE'] True\n",
      "1122\n",
      "PCIE11_TXN / SATA0_TXN\n",
      "['PCIE'] True\n",
      "1123\n",
      "PCIE11_RXP / SATA0_RXP\n",
      "['PCIE'] True\n",
      "1124\n",
      "PCIE11_RXN / SATA0_RXN\n",
      "['PCIE'] True\n",
      "1125\n",
      "PCIE10_TXP / UFS11_TXP\n",
      "['PCIE'] True\n",
      "1126\n",
      "PCIE10_TXN / UFS11_TXN\n",
      "['PCIE'] True\n",
      "1127\n",
      "PCIE10_RXP / UFS11_RXP\n",
      "['PCIE'] True\n",
      "1128\n",
      "PCIE10_RXN / UFS11_RXN\n",
      "['PCIE'] True\n",
      "1129\n",
      "PCIE1_TXP / USB32_1_TXP\n",
      "['PCIE', 'USB'] True\n",
      "1130\n",
      "PCIE1_TXN / USB32_1_TXN\n",
      "['PCIE', 'USB'] True\n",
      "1131\n",
      "PCIE1_RXP / USB32_1_RXP\n",
      "['PCIE', 'USB'] True\n",
      "1132\n",
      "PCIE1_RXN / USB32_1_RXN\n",
      "['PCIE', 'USB'] True\n",
      "1133\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1134\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1135\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1136\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1137\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1138\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1139\n",
      "PCH_PWROK\n",
      "[] False\n",
      "1140\n",
      "DMI_RCOMP\n",
      "[] False\n",
      "1141\n",
      "TP\n",
      "[] False\n",
      "1142\n",
      "TP\n",
      "[] False\n",
      "1143\n",
      "PCH_JTAGX\n",
      "[] False\n",
      "1144\n",
      "PCH_JTAG_TMS\n",
      "[] False\n",
      "1145\n",
      "PCH_JTAG_TDO\n",
      "[] False\n",
      "1146\n",
      "PCH_JTAG_TDI\n",
      "[] False\n",
      "1147\n",
      "PCH_JTAG_TCK\n",
      "[] False\n",
      "1148\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1149\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1150\n",
      "PCH_PROC_TRST#\n",
      "[] False\n",
      "1151\n",
      "CFG[9]\n",
      "[] False\n",
      "1152\n",
      "CFG[8]\n",
      "[] False\n",
      "1153\n",
      "CFG[7]\n",
      "[] False\n",
      "1154\n",
      "CFG[6]\n",
      "[] False\n",
      "1155\n",
      "CFG[5]\n",
      "[] False\n",
      "1156\n",
      "CFG[4]\n",
      "[] False\n",
      "1157\n",
      "CFG[3]\n",
      "[] False\n",
      "1158\n",
      "CFG[2]\n",
      "[] False\n",
      "1159\n",
      "CFG[15]\n",
      "[] False\n",
      "1160\n",
      "CFG[14]\n",
      "[] False\n",
      "1161\n",
      "CFG[13]\n",
      "[] False\n",
      "1162\n",
      "CFG[12]\n",
      "[] False\n",
      "1163\n",
      "CFG[11]\n",
      "[] False\n",
      "1164\n",
      "CFG[10]\n",
      "[] False\n",
      "1165\n",
      "CFG[1]\n",
      "[] False\n",
      "1166\n",
      "CFG[0]\n",
      "[] False\n",
      "1167\n",
      "CFG_RCOMP\n",
      "[] False\n",
      "1168\n",
      "CFG[17]\n",
      "[] False\n",
      "1169\n",
      "CFG[16]\n",
      "[] False\n",
      "1170\n",
      "MPHY_RCOMPP\n",
      "[] False\n",
      "1171\n",
      "MPHY_RCOMPN\n",
      "[] False\n",
      "1172\n",
      "CL_RST#\n",
      "[] False\n",
      "1173\n",
      "CL_DATA\n",
      "[] False\n",
      "1174\n",
      "CL_CLK\n",
      "[] False\n",
      "1175\n",
      "BPM#[3]\n",
      "[] False\n",
      "1176\n",
      "BPM#[2]\n",
      "[] False\n",
      "1177\n",
      "BPM#[1]\n",
      "[] False\n",
      "1178\n",
      "BPM#[0]\n",
      "[] False\n",
      "1179\n",
      "INTRUDER#\n",
      "[] False\n",
      "1180\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1181\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1182\n",
      "GPP_T3\n",
      "[] False\n",
      "1183\n",
      "GPP_T2\n",
      "[] False\n",
      "1184\n",
      "GPPC_RCOMP\n",
      "[] False\n",
      "1185\n",
      "GPP_H9 / I2C4_SCL / CNV_MFUART2_TXD\n",
      "['CNV'] True\n",
      "1186\n",
      "GPP_H8 / I2C4_SDA / CNV_MFUART2_RXD\n",
      "['CNV'] True\n",
      "1187\n",
      "GPP_H7 / I2C1_SCL\n",
      "[] False\n",
      "1188\n",
      "GPP_H6 / I2C1_SDA\n",
      "[] False\n",
      "1189\n",
      "GPP_H5 / I2C0_SCL\n",
      "[] False\n",
      "1190\n",
      "GPP_H4 / I2C0_SDA\n",
      "[] False\n",
      "1191\n",
      "GPP_H3 / SX_EXIT_HOLDOFF#\n",
      "[] False\n",
      "1192\n",
      "GPP_H23 / SRCCLKREQ5#\n",
      "[] False\n",
      "1193\n",
      "GPP_H22 / IMGCLKOUT3\n",
      "[] False\n",
      "1194\n",
      "GPP_H21 / IMGCLKOUT2\n",
      "[] False\n",
      "1195\n",
      "GPP_H20 / IMGCLKOUT1\n",
      "[] False\n",
      "1196\n",
      "GPP_H2\n",
      "[] False\n",
      "1197\n",
      "GPP_H19 / SRCCLKREQ4#\n",
      "[] False\n",
      "1198\n",
      "GPP_H18 / PROC_C10_GATE#\n",
      "[] False\n",
      "1199\n",
      "GPP_H17 / DDPB_CTRLDATA\n",
      "[] False\n",
      "1200\n",
      "GPP_H15 / DDPB_CTRLCLK / PCIE_LINK_DOWN\n",
      "['PCIE'] True\n",
      "1201\n",
      "GPP_H13 / I2C7_SCL / UART0_CTS# / SATA_DEVSLP1#\n",
      "[] False\n",
      "1202\n",
      "GPP_H12 / I2C7_SDA / UART0_RTS# / SATA_DEVSLP0#\n",
      "[] False\n",
      "1203\n",
      "GPP_H11 / UART0_TXD \n",
      "[] False\n",
      "1204\n",
      "GPP_H10 / UART0_RXD \n",
      "[] False\n",
      "1205\n",
      "GPP_H1\n",
      "[] False\n",
      "1206\n",
      "GPP_H0\n",
      "[] False\n",
      "1207\n",
      "GPP_F9 / Reserved\n",
      "[] False\n",
      "1208\n",
      "GPP_F7\n",
      "[] False\n",
      "1209\n",
      "GPP_F6 / CNV_PA_BLANKING\n",
      "['CNV'] True\n",
      "1210\n",
      "GPP_F5 /CRF_CLKREQ\n",
      "[] False\n",
      "1211\n",
      "GPP_F4 / CNV_RF_RESET#\n",
      "['CNV'] True\n",
      "1212\n",
      "GPP_F3 / CNV_RGI_RSP / UART2_CTS#\n",
      "['CNV'] True\n",
      "1213\n",
      "GPP_F23 / V1P05_CTRL\n",
      "[] False\n",
      "1214\n",
      "GPP_F22 / VNN_CTRL\n",
      "[] False\n",
      "1215\n",
      "GPP_F21 / EXT_PWR_GATE2#\n",
      "[] False\n",
      "1216\n",
      "GPP_F20 / EXT_PWR_GATE#\n",
      "[] False\n",
      "1217\n",
      "GPP_F2 / CNV_RGI_DT / UART2_TXD\n",
      "['CNV'] True\n",
      "1218\n",
      "GPP_F19 / SRCCLKREQ6#\n",
      "[] False\n",
      "1219\n",
      "GPP_F18 / THC1_SPI2_INT#\n",
      "[] False\n",
      "1220\n",
      "GPP_F17 / THC1_SPI2_RST#\n",
      "[] False\n",
      "1221\n",
      "GPP_F16 / GSXCLK / THC1_SPI2_CS# / GSP1_CS0#\n",
      "[] False\n",
      "1222\n",
      "GPP_F15 / GSXSRESET# / THC1_SPI2_IO3\n",
      "[] False\n",
      "1223\n",
      "GPP_F14 / GSXDIN / THC1_SPI2_IO2\n",
      "[] False\n",
      "1224\n",
      "GPP_F13 / GSXSLOAD / THC1_SPI2_IO1 / GSPI1_MISO\n",
      "[] False\n",
      "1225\n",
      "GPP_F12 / GSXDOUT /THC1_SPI2_IO0 / GSPI1_MOSI\n",
      "[] False\n",
      "1226\n",
      "GPP_F11 / THC1_SPI2_CLK / GSPI1_CLK\n",
      "[] False\n",
      "1227\n",
      "GPP_F10\n",
      "[] False\n",
      "1228\n",
      "GPP_F1 / CNV_BRI_RSP / UART2_RXD\n",
      "['CNV'] True\n",
      "1229\n",
      "GPP_F0 / CNV_BRI_DT / UART2_RTS#\n",
      "['CNV'] True\n",
      "1230\n",
      "GPP_E9 / USB_OC0# / ISH_GP4\n",
      "['USB'] True\n",
      "1231\n",
      "GPP_E8 / SLP_DRAM#\n",
      "[] False\n",
      "1232\n",
      "GPP_E7 / PROC_GP1\n",
      "[] False\n",
      "1233\n",
      "GPP_E6 / THC0_SPI1_RST#\n",
      "[] False\n",
      "1234\n",
      "GPP_E5 / SATA_DEVSLP1 / SRCCLK_OE6#\n",
      "[] False\n",
      "1235\n",
      "GPP_E4 / SATA_DEVSLP0 / SRCCLK_OE9#\n",
      "[] False\n",
      "1236\n",
      "GPP_E3 / PROC_GP0\n",
      "[] False\n",
      "1237\n",
      "GPP_E23 /DDPA_CTRLDATA\n",
      "[] False\n",
      "1238\n",
      "GPP_E22 /DDPA_CTRLCLK /  DNX_FORCE_RELOAD\n",
      "[] False\n",
      "1239\n",
      "GPP_E21 / DDP2_CTRLDATA /  TBT_LSX1_RXD\n",
      "[] False\n",
      "1240\n",
      "GPP_E20 / DDP2_CTRLCLK / TBT_LSX1_TXD\n",
      "[] False\n",
      "1241\n",
      "GPP_E2 / THC0_SPI1_IO3\n",
      "[] False\n",
      "1242\n",
      "GPP_E19 / DDP1_CTRLDATA / TBT_LSX0_RXD\n",
      "[] False\n",
      "1243\n",
      "GPP_E18 / DDP1_CTRLCLK / TBT_LSX0_TXD\n",
      "[] False\n",
      "1244\n",
      "GPP_E17 / THC0_SPI1_INT#\n",
      "[] False\n",
      "1245\n",
      "GPP_E16 / SRCCLKREQ8#\n",
      "[] False\n",
      "1246\n",
      "GPP_E15 / SRCCLK_OE8#\n",
      "[] False\n",
      "1247\n",
      "GPP_E14 / DDSP_HPDA / DISP_MISCA\n",
      "[] False\n",
      "1248\n",
      "GPP_E13 / THC0_SPI1_IO0 / I2C0A_SCL / GSPI0_MOSI\n",
      "[] False\n",
      "1249\n",
      "GPP_E12 / THC0_SPI1_IO1 / I2C0A_SDA / GSPI0_MISO\n",
      "[] False\n",
      "1250\n",
      "GPP_E11 / THC0_SPI1_CLK / GSPI0_CLK\n",
      "[] False\n",
      "1251\n",
      "GPP_E10 / THC0_SPI1_CS# / GSPI0_CS0#\n",
      "[] False\n",
      "1252\n",
      "GPP_E1 / THC0_SPI1_IO2\n",
      "[] False\n",
      "1253\n",
      "GPP_E0 /  SATAXPCIE0 / SATAGP0 / SRCCLKREQ9#\n",
      "['PCIE'] True\n",
      "1254\n",
      "GPP_D9 / ISH_SPI_CS# / DDP3_CTRLCLK / TBT_LSX2_TXD / GSPI2_CS0#\n",
      "[] False\n",
      "1255\n",
      "GPP_D8 / SRCCLKREQ3#\n",
      "[] False\n",
      "1256\n",
      "GPP_D7 / SRCCLKREQ2#\n",
      "[] False\n",
      "1257\n",
      "GPP_D6 / SRCCLKREQ1#\n",
      "[] False\n",
      "1258\n",
      "GPP_D5 / SRCCLKREQ0#\n",
      "[] False\n",
      "1259\n",
      "GPP_D4 /IMGCLKOUT0 /  BK4 / SBK4\n",
      "[] False\n",
      "1260\n",
      "GPP_D3 / ISH_GP3 / BK3 /SBK3\n",
      "[] False\n",
      "1261\n",
      "GPP_D2 / ISH_GP2 / BK2 /SBK2\n",
      "[] False\n",
      "1262\n",
      "GPP_D19 / I2S_MCLK1_OUT\n",
      "[] False\n",
      "1263\n",
      "GPP_D18 / UART1_TXD / ISH_UART1_TXD\n",
      "[] False\n",
      "1264\n",
      "GPP_D17 / UART1_RXD / ISH_UART1_RXD\n",
      "[] False\n",
      "1265\n",
      "GPP_D16 / ISH_UART0_CTS# \n",
      "[] False\n",
      "1266\n",
      "GPP_D15 / ISH_UART0_RTS#\n",
      "[] False\n",
      "1267\n",
      "GPP_D14 / ISH_UART0_TXD / I2C4B_SCL\n",
      "[] False\n",
      "1268\n",
      "GPP_D13 / ISH_UART0_RXD / I2C4B_SDA\n",
      "[] False\n",
      "1269\n",
      "GPP_D12 / ISH_SPI_MOSI / DDP4_CTRLDATA / TBT_LSX3_RXD / BSSB_LS3_TX / GSPI2_MOSI\n",
      "[] False\n",
      "1270\n",
      "GPP_D11 / ISH_SPI_MISO / DDP4_CTRLCLK / TBT_LSX3_TXD / BSSB_LS3_RX / GSPI2_MISO\n",
      "[] False\n",
      "1271\n",
      "GPP_D10 / ISH_SPI_CLK / DDP3_CTRLDATA / TBT_LSX2_RXD / BSSB_LS2_TX / GSPI2_CLK\n",
      "[] False\n",
      "1272\n",
      "GPP_D1 / ISH_GP1/ BK1 / SBK1\n",
      "[] False\n",
      "1273\n",
      "GPP_D0 / ISH_GP0/ BK0 / SBK0\n",
      "[] False\n",
      "1274\n",
      "GPP_C7 / SML1DATA\n",
      "[] False\n",
      "1275\n",
      "GPP_C6 / SML1CLK\n",
      "[] False\n",
      "1276\n",
      "GPP_C5 / SML0ALERT#\n",
      "[] False\n",
      "1277\n",
      "GPP_C4 / SML0DATA\n",
      "[] False\n",
      "1278\n",
      "GPP_C3 / SML0CLK\n",
      "[] False\n",
      "1279\n",
      "GPP_C2 / SMBALERT#\n",
      "[] False\n",
      "1280\n",
      "GPP_C1 / SMBDATA\n",
      "[] False\n",
      "1281\n",
      "GPP_C0 / SMBCLK\n",
      "[] False\n",
      "1282\n",
      "GPP_B8 / ISH_I2C1_SCL / I2C3_SCL \n",
      "[] False\n",
      "1283\n",
      "GPP_B7 / ISH_I2C1_SDA / I2C3_SDA \n",
      "[] False\n",
      "1284\n",
      "GPP_B6 / ISH_I2C0_SCL / I2C2_SCL \n",
      "[] False\n",
      "1285\n",
      "GPP_B5 / ISH_I2C0_SDA / I2C2_SDA \n",
      "[] False\n",
      "1286\n",
      "GPP_B4 / PROC_GP3 / ISH_GP5B\n",
      "[] False\n",
      "1287\n",
      "GPP_B3 / PROC_GP2 / ISH_GP4B\n",
      "[] False\n",
      "1288\n",
      "GPP_B23 / SML1ALERT# / PCHHOT#\n",
      "[] False\n",
      "1289\n",
      "GPP_B2 / VRALERT#\n",
      "[] False\n",
      "1290\n",
      "GPP_B18 / ADR_COMPLETE\n",
      "[] False\n",
      "1291\n",
      "GPP_B17 / I2C5_SCL / ISH_I2C2_SCL\n",
      "[] False\n",
      "1292\n",
      "GPP_B16 / I2C5_SDA / ISH_I2C2_SDA\n",
      "[] False\n",
      "1293\n",
      "GPP_B15 / TIME_SYNC0 / ISH_GP7\n",
      "[] False\n",
      "1294\n",
      "GPP_B14 / SPKR / TIME_SYNC1 / SATA_LED# / ISH_GP6\n",
      "[] False\n",
      "1295\n",
      "GPP_B13 / PLTRST#\n",
      "[] False\n",
      "1296\n",
      "GPP_B12 / SLP_S0#\n",
      "[] False\n",
      "1297\n",
      "GPP_B11 / PMCALERT#\n",
      "[] False\n",
      "1298\n",
      "GPP_B1 / CORE_VID1\n",
      "[] False\n",
      "1299\n",
      "GPP_B0 / CORE_VID0\n",
      "[] False\n",
      "1300\n",
      "GPP_A9 / ESPI_CLK\n",
      "[] False\n",
      "1301\n",
      "GPP_A8 / SRCCLKREQ7#\n",
      "[] False\n",
      "1302\n",
      "GPP_A7 / SRCCLK_OE7#\n",
      "[] False\n",
      "1303\n",
      "GPP_A6 / ESPI_ALERT1#\n",
      "[] False\n",
      "1304\n",
      "GPP_A5 /  ESPI_ALERT0#\n",
      "[] False\n",
      "1305\n",
      "GPP_A4 / ESPI_CS0#\n",
      "[] False\n",
      "1306\n",
      "GPP_A3 / ESPI_IO3 / SUSACK#\n",
      "[] False\n",
      "1307\n",
      "GPP_A23 / ESPI_CS1#\n",
      "[] False\n",
      "1308\n",
      "GPP_A22 / DDPC_CTRLDATA\n",
      "[] False\n",
      "1309\n",
      "GPP_A21 / DDPC_CTRLCLK\n",
      "[] False\n",
      "1310\n",
      "GPP_A20 / DDSP_HPD2 / DISP_MISC2\n",
      "[] False\n",
      "1311\n",
      "GPP_A2 / ESPI_IO2/ SUSWARN#/ SUSPWRDNACK\n",
      "[] False\n",
      "1312\n",
      "GPP_A19 / DDSP_HPD1 / DISP_MISC1\n",
      "[] False\n",
      "1313\n",
      "GPP_A18 / DDSP_HPDB / DISP_MISCB\n",
      "[] False\n",
      "1314\n",
      "GPP_A17 / DISP_MISCC\n",
      "[] False\n",
      "1315\n",
      "GPP_A16 / USB_OC3# / ISH_GP5\n",
      "['USB'] True\n",
      "1316\n",
      "GPP_A15 / USB_OC2# / DDSP_HPD4 / DISP_MISC4\n",
      "['USB'] True\n",
      "1317\n",
      "GPP_A14 / USB_OC1# / DDSP_HPD3 / DISP_MISC3\n",
      "['USB'] True\n",
      "1318\n",
      "GPP_A13 / PMC_I2C_SCL\n",
      "[] False\n",
      "1319\n",
      "GPP_A12 / SATAXPCIE1 / SATAGP1 / SRCCLKREQ9B#\n",
      "['PCIE'] True\n",
      "1320\n",
      "GPP_A11 / PMC_I2C_SDA\n",
      "[] False\n",
      "1321\n",
      "GPP_A10 / ESPI_RESET#\n",
      "[] False\n",
      "1322\n",
      "GPP_A1 / ESPI_IO1\n",
      "[] False\n",
      "1323\n",
      "GPP_A0 / ESPI_IO0\n",
      "[] False\n",
      "1324\n",
      "GPP_S7 / SNDW3_DATA / DMIC_DATA1\n",
      "[] False\n",
      "1325\n",
      "GPP_S6 / SNDW3_CLK / DMIC_CLK_A1\n",
      "[] False\n",
      "1326\n",
      "GPP_S5 / SNDW2_DATA / DMIC_CLK_B1\n",
      "[] False\n",
      "1327\n",
      "GPP_S4 / SNDW2_CLK / DMIC_CLK_B0\n",
      "[] False\n",
      "1328\n",
      "GPP_S3 / SNDW1_DATA / DMIC_DATA0 / I2S1_RXD\n",
      "[] False\n",
      "1329\n",
      "GPP_S2 / SNDW1_CLK / DMIC_CLKA0 / I2S1_TXD\n",
      "[] False\n",
      "1330\n",
      "GPP_S1 / SNDW0_DATA /I2S1_SFRM\n",
      "[] False\n",
      "1331\n",
      "GPP_S0 / SNDW0_CLK /I2S1_SCLK\n",
      "[] False\n",
      "1332\n",
      "GPP_R7 / I2S2_RXD / DMIC_DATA1\n",
      "[] False\n",
      "1333\n",
      "GPP_R6 / I2S2_TXD / DMIC_CLK_A1\n",
      "[] False\n",
      "1334\n",
      "GPP_R5 / HDA_SDI1 / I2S2_SFRM / DMIC_DATA0\n",
      "[] False\n",
      "1335\n",
      "GPP_R4 / HDA_RST# / I2S2_SCLK / DMIC_CLK_A0\n",
      "[] False\n",
      "1336\n",
      "GPP_R3 / HDA_SDI0 / I2S0_RXD / HDA_PROC_SDI\n",
      "[] False\n",
      "1337\n",
      "GPP_R2 / HDA_SDO / I2S0_TXD / HDA_PROC_SDO\n",
      "[] False\n",
      "1338\n",
      "GPP_R1 / HDA_SYNC / I2S0_SFRM / DMIC_CLK_B1\n",
      "[] False\n",
      "1339\n",
      "GPP_R0 / HDA_BCLK / I2S0_SCLK / DMIC_CLK_B0 / HDA_PROC_BCLK\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[] False\n",
      "1340\n",
      "GPD9 / SLP_WLAN#\n",
      "[] False\n",
      "1341\n",
      "GPD8 / SUSCLK\n",
      "[] False\n",
      "1342\n",
      "GPD7\n",
      "[] False\n",
      "1343\n",
      "GPD6 / SLP_A#\n",
      "[] False\n",
      "1344\n",
      "GPD5 / SLP_S4#\n",
      "[] False\n",
      "1345\n",
      "GPD4 / SLP_S3#\n",
      "[] False\n",
      "1346\n",
      "GPD3 / PWRBTN#\n",
      "[] False\n",
      "1347\n",
      "GPD2 / LAN_WAKE#\n",
      "[] False\n",
      "1348\n",
      "GPD11 / LANPHYPC \n",
      "[] False\n",
      "1349\n",
      "GPD10 / SLP_S5#\n",
      "[] False\n",
      "1350\n",
      "GPD1 / ACPRESENT\n",
      "[] False\n",
      "1351\n",
      "GPD0 / BATLOW#\n",
      "[] False\n",
      "1352\n",
      "VSS\n",
      "['VSS'] True\n",
      "1353\n",
      "TP\n",
      "[] False\n",
      "1354\n",
      "TP\n",
      "[] False\n",
      "1355\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1356\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1357\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1358\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1359\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1360\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1361\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1362\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1363\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1364\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1365\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1366\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1367\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1368\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1369\n",
      "EAR#\n",
      "[] False\n",
      "1370\n",
      "DSW_PWROK\n",
      "[] False\n",
      "1371\n",
      "DISP_UTILS_2\n",
      "[] False\n",
      "1372\n",
      "DRAM_RESET#\n",
      "[] False\n",
      "1373\n",
      "DISP_UTILS_1\n",
      "[] False\n",
      "1374\n",
      "DDIB_TXP[3]\n",
      "['DDI'] True\n",
      "1375\n",
      "DDIB_TXP[2]\n",
      "['DDI'] True\n",
      "1376\n",
      "DDIB_TXP[1]\n",
      "['DDI'] True\n",
      "1377\n",
      "DDIB_TXP[0]\n",
      "['DDI'] True\n",
      "1378\n",
      "DDIB_TXN[3]\n",
      "['DDI'] True\n",
      "1379\n",
      "DDIB_TXN[2]\n",
      "['DDI'] True\n",
      "1380\n",
      "DDIB_TXN[1]\n",
      "['DDI'] True\n",
      "1381\n",
      "DDIB_TXN[0]\n",
      "['DDI'] True\n",
      "1382\n",
      "DDIB_RCOMP\n",
      "['DDI'] True\n",
      "1383\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1384\n",
      "DDIB_AUXP\n",
      "['DDI'] True\n",
      "1385\n",
      "DDIB_AUXN\n",
      "['DDI'] True\n",
      "1386\n",
      "DDIA_TXP[3]\n",
      "['DDI'] True\n",
      "1387\n",
      "DDIA_TXP[2]\n",
      "['DDI'] True\n",
      "1388\n",
      "DDIA_TXP[1]\n",
      "['DDI'] True\n",
      "1389\n",
      "DDIA_TXP[0]\n",
      "['DDI'] True\n",
      "1390\n",
      "DDIA_TXN[3]\n",
      "['DDI'] True\n",
      "1391\n",
      "DDIA_TXN[2]\n",
      "['DDI'] True\n",
      "1392\n",
      "DDIA_TXN[1]\n",
      "['DDI'] True\n",
      "1393\n",
      "DDIA_TXN[0]\n",
      "['DDI'] True\n",
      "1394\n",
      "DDIA_RCOMP\n",
      "['DDI'] True\n",
      "1395\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1396\n",
      "DDIA_AUXP\n",
      "['DDI'] True\n",
      "1397\n",
      "DDIA_AUXN\n",
      "['DDI'] True\n",
      "1398\n",
      "DBG_PMODE\n",
      "[] False\n",
      "1399\n",
      "CSI_RCOMP\n",
      "['CSI'] True\n",
      "1400\n",
      "CSI_RCOMP\n",
      "['CSI'] True\n",
      "1401\n",
      "CSI_D_DP[1] / CSI_C_DP[2]\n",
      "['CSI', 'CSI'] True\n",
      "1402\n",
      "CSI_D_DN[1] / CSI_C_DN[2]\n",
      "['CSI', 'CSI'] True\n",
      "1403\n",
      "CSI_D_DP[0] / CSI_C_DP[3]\n",
      "['CSI', 'CSI'] True\n",
      "1404\n",
      "CSI_D_DN[0] / CSI_C_DN[3]\n",
      "['CSI', 'CSI'] True\n",
      "1405\n",
      "CSI_D_CLK_P\n",
      "['CSI'] True\n",
      "1406\n",
      "CSI_D_CLK_N\n",
      "['CSI'] True\n",
      "1407\n",
      "CSI_C_DP[1]\n",
      "['CSI'] True\n",
      "1408\n",
      "CSI_C_DN[1]\n",
      "['CSI'] True\n",
      "1409\n",
      "CSI_C_DP[0]\n",
      "['CSI'] True\n",
      "1410\n",
      "CSI_C_DN[0]\n",
      "['CSI'] True\n",
      "1411\n",
      "CSI_C_CLK_P\n",
      "['CSI'] True\n",
      "1412\n",
      "CSI_C_CLK_N\n",
      "['CSI'] True\n",
      "1413\n",
      "CSI_B_DP[1]\n",
      "['CSI'] True\n",
      "1414\n",
      "CSI_B_DN[1]\n",
      "['CSI'] True\n",
      "1415\n",
      "CSI_B_DP[0]\n",
      "['CSI'] True\n",
      "1416\n",
      "CSI_B_DN[0]\n",
      "['CSI'] True\n",
      "1417\n",
      "CSI_B_CLK_P\n",
      "['CSI'] True\n",
      "1418\n",
      "CSI_B_CLK_N\n",
      "['CSI'] True\n",
      "1419\n",
      "CSI_A_DP[1] / CSI_B_DP[2]\n",
      "['CSI', 'CSI'] True\n",
      "1420\n",
      "CSI_A_DN[1] / CSI_B_DN[2]\n",
      "['CSI', 'CSI'] True\n",
      "1421\n",
      "CSI_A_DP[0] / CSI_B_DP[3]\n",
      "['CSI', 'CSI'] True\n",
      "1422\n",
      "CSI_A_DN[0] / CSI_B_DN[3]\n",
      "['CSI', 'CSI'] True\n",
      "1423\n",
      "CSI_A_CLK_P\n",
      "['CSI'] True\n",
      "1424\n",
      "CSI_A_CLK_N\n",
      "['CSI'] True\n",
      "1425\n",
      "PROCPWRGD\n",
      "[] False\n",
      "1426\n",
      "PROC_POPIRCOMP \n",
      "[] False\n",
      "1427\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1428\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1429\n",
      "PROC_JTAG_TRST#\n",
      "[] False\n",
      "1430\n",
      "PROC_JTAG_TMS\n",
      "[] False\n",
      "1431\n",
      "PROC_JTAG_TDO\n",
      "[] False\n",
      "1432\n",
      "PROC_JTAG_TDI\n",
      "[] False\n",
      "1433\n",
      "PROC_JTAG_TCK\n",
      "[] False\n",
      "1434\n",
      "VSS\n",
      "['VSS'] True\n",
      "1435\n",
      "VSS\n",
      "['VSS'] True\n",
      "1436\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1437\n",
      "CNV_WT_RCOMP\n",
      "['CNV'] True\n",
      "1438\n",
      "CNV_WT_D1P\n",
      "['CNV'] True\n",
      "1439\n",
      "CNV_WT_D1N\n",
      "['CNV'] True\n",
      "1440\n",
      "CNV_WT_D0P\n",
      "['CNV'] True\n",
      "1441\n",
      "CNV_WT_D0N\n",
      "['CNV'] True\n",
      "1442\n",
      "CNV_WT_CLKP\n",
      "['CNV'] True\n",
      "1443\n",
      "CNV_WT_CLKN\n",
      "['CNV'] True\n",
      "1444\n",
      "CNV_WR_D1P\n",
      "['CNV'] True\n",
      "1445\n",
      "CNV_WR_D1N\n",
      "['CNV'] True\n",
      "1446\n",
      "CNV_WR_D0P\n",
      "['CNV'] True\n",
      "1447\n",
      "CNV_WR_D0N\n",
      "['CNV'] True\n",
      "1448\n",
      "CNV_WR_CLKP\n",
      "['CNV'] True\n",
      "1449\n",
      "CNV_WR_CLKN\n",
      "['CNV'] True\n",
      "1450\n",
      "CLKOUT_PCIE_P6\n",
      "['PCIE'] True\n",
      "1451\n",
      "CLKOUT_PCIE_P5\n",
      "['PCIE'] True\n",
      "1452\n",
      "CLKOUT_PCIE_P4\n",
      "['PCIE'] True\n",
      "1453\n",
      "CLKOUT_PCIE_P3\n",
      "['PCIE'] True\n",
      "1454\n",
      "CLKOUT_PCIE_P2\n",
      "['PCIE'] True\n",
      "1455\n",
      "CLKOUT_PCIE_P1\n",
      "['PCIE'] True\n",
      "1456\n",
      "CLKOUT_PCIE_P0\n",
      "['PCIE'] True\n",
      "1457\n",
      "CLKOUT_PCIE_N6\n",
      "['PCIE'] True\n",
      "1458\n",
      "CLKOUT_PCIE_N5\n",
      "['PCIE'] True\n",
      "1459\n",
      "CLKOUT_PCIE_N4 / UFS_REF_CLK\n",
      "['PCIE'] True\n",
      "1460\n",
      "CLKOUT_PCIE_N3\n",
      "['PCIE'] True\n",
      "1461\n",
      "CLKOUT_PCIE_N2\n",
      "['PCIE'] True\n",
      "1462\n",
      "CLKOUT_PCIE_N1\n",
      "['PCIE'] True\n",
      "1463\n",
      "CLKOUT_PCIE_N0\n",
      "['PCIE'] True\n",
      "1464\n",
      "XCLK_BIASREF\n",
      "[] False\n",
      "1465\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1466\n",
      "RSVD\n",
      "['RSVD'] True\n",
      "1467\n",
      "CATERR#\n",
      "[] False\n",
      "1468\n",
      "eDP_BKLTEN\n",
      "[] False\n",
      "1469\n",
      "eDP_BKLTCTL\n",
      "[] False\n",
      "1470\n",
      "DQ / DQS Ball Name\n",
      "[] False\n",
      "1471\n",
      "DDR4(IL) / DDR4(NIL) / DDR5 / LPDDR4x\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1472\n",
      "DDR1_DQSP[7] / DDR1_DQSP[7] / DDR3_DQSP[3] / DDR7_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1473\n",
      "DDR1_DQSP[6] / DDR1_DQSP[6] / DDR3_DQSP[2] / DDR7_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1474\n",
      "DDR1_DQSP[5] / DDR1_DQSP[3] / DDR2_DQSP[3] / DDR5_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1475\n",
      "DDR1_DQSP[4] / DDR1_DQSP[2] / DDR2_DQSP[2] / DDR5_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1476\n",
      "DDR1_DQSP[3] / DDR0_DQSP[7] / DDR1_DQSP[3] / DDR3_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1477\n",
      "DDR1_DQSP[2] / DDR0_DQSP[6] / DDR1_DQSP[2] / DDR3_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1478\n",
      "DDR1_DQSP[1] / DDR0_DQSP[3] / DDR0_DQSP[3] / DDR1_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1479\n",
      "DDR1_DQSP[0] / DDR0_DQSP[2] / DDR0_DQSP[2] / DDR1_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1480\n",
      "DDR0_DQSP[7] / DDR1_DQSP[5] / DDR3_DQSP[1] / DDR6_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1481\n",
      "DDR0_DQSP[6] / DDR1_DQSP[4] / DDR3_DQSP[0] / DDR6_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1482\n",
      "DDR0_DQSP[5] / DDR1_DQSP[1] / DDR2_DQSP[1] / DDR4_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1483\n",
      "DDR0_DQSP[4] / DDR1_DQSP[0] / DDR2_DQSP[0] / DDR4_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1484\n",
      "DDR0_DQSP[3] / DDR0_DQSP[5] / DDR1_DQSP[1] / DDR2_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1485\n",
      "DDR0_DQSP[2] / DDR0_DQSP[4] / DDR1_DQSP[0] / DDR2_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1486\n",
      "DDR0_DQSP[1] / DDR0_DQSP[1] / DDR0_DQSP[1] / DDR0_DQSP[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1487\n",
      "DDR0_DQSP[0] / DDR0_DQSP[0] / DDR0_DQSP[0] / DDR0_DQSP[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1488\n",
      "DDR1_DQSN[7] / DDR1_DQSN[7] / DDR3_DQSN[3] / DDR7_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1489\n",
      "DDR1_DQSN[6] / DDR1_DQSN[6] / DDR3_DQSN[2] / DDR7_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1490\n",
      "DDR1_DQSN[5] / DDR1_DQSN[3] / DDR2_DQSN[3] / DDR5_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1491\n",
      "DDR1_DQSN[4] / DDR1_DQSN[2] / DDR2_DQSN[2] / DDR5_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1492\n",
      "DDR1_DQSN[3] / DDR0_DQSN[7] / DDR1_DQSN[3] / DDR3_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1493\n",
      "DDR1_DQSN[2] / DDR0_DQSN[6] / DDR1_DQSN[2] / DDR3_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1494\n",
      "DDR1_DQSN[1] / DDR0_DQSN[3] / DDR0_DQSN[3] / DDR1_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1495\n",
      "DDR1_DQSN[0] / DDR0_DQSN[2] / DDR0_DQSN[2] / DDR1_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1496\n",
      "DDR0_DQSN[7] / DDR1_DQSN[5] / DDR3_DQSN[1] / DDR6_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1497\n",
      "DDR0_DQSN[6] / DDR1_DQSN[4] / DDR3_DQSN[0] / DDR6_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1498\n",
      "DDR0_DQSN[5] / DDR1_DQSN[1] / DDR2_DQSN[1] / DDR4_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1499\n",
      "DDR0_DQSN[4] / DDR1_DQSN[0] / DDR2_DQSN[0] / DDR4_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1500\n",
      "DDR0_DQSN[3] / DDR0_DQSN[5] / DDR1_DQSN[1] / DDR2_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1501\n",
      "DDR0_DQSN[2] / DDR0_DQSN[4] / DDR1_DQSN[0] / DDR2_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1502\n",
      "DDR0_DQSN[1] / DDR0_DQSN[1] / DDR0_DQSN[1] / DDR0_DQSN[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1503\n",
      "DDR0_DQSN[0] / DDR0_DQSN[0] / DDR0_DQSN[0] / DDR0_DQSN[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1504\n",
      "DDR1_DQ[7][7] / DDR1_DQ[7][7] / DDR3_DQ[3][7] / DDR7_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1505\n",
      "DDR1_DQ[7][6] / DDR1_DQ[7][6] / DDR3_DQ[3][6] / DDR7_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1506\n",
      "DDR1_DQ[7][5] / DDR1_DQ[7][5] / DDR3_DQ[3][5] / DDR7_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1507\n",
      "DDR1_DQ[7][4] / DDR1_DQ[7][4] / DDR3_DQ[3][4] / DDR7_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1508\n",
      "DDR1_DQ[7][3] / DDR1_DQ[7][3] / DDR3_DQ[3][3] / DDR7_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1509\n",
      "DDR1_DQ[7][2] / DDR1_DQ[7][2] / DDR3_DQ[3][2] / DDR7_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1510\n",
      "DDR1_DQ[7][1] / DDR1_DQ[7][1] / DDR3_DQ[3][1] / DDR7_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1511\n",
      "DDR1_DQ[7][0] / DDR1_DQ[7][0] / DDR3_DQ[3][0] / DDR7_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1512\n",
      "DDR1_DQ[6][7] / DDR1_DQ[6][7] / DDR3_DQ[2][7] / DDR7_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1513\n",
      "DDR1_DQ[6][6] / DDR1_DQ[6][6] / DDR3_DQ[2][6] / DDR7_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1514\n",
      "DDR1_DQ[6][5] / DDR1_DQ[6][5] / DDR3_DQ[2][5] / DDR7_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1515\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DDR1_DQ[6][4] / DDR1_DQ[6][4] / DDR3_DQ[2][4] / DDR7_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1516\n",
      "DDR1_DQ[6][3] / DDR1_DQ[6][3] / DDR3_DQ[2][3] / DDR7_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1517\n",
      "DDR1_DQ[6][2] / DDR1_DQ[6][2] / DDR3_DQ[2][2] / DDR7_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1518\n",
      "DDR1_DQ[6][1] / DDR1_DQ[6][1] / DDR3_DQ[2][1] / DDR7_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1519\n",
      "DDR1_DQ[6][0] / DDR1_DQ[6][0] / DDR3_DQ[2][0] / DDR7_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1520\n",
      "DDR1_DQ[5][7] / DDR1_DQ[3][7] / DDR2_DQ[3][7] / DDR5_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1521\n",
      "DDR1_DQ[5][6] / DDR1_DQ[3][6] / DDR2_DQ[3][6] / DDR5_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1522\n",
      "DDR1_DQ[5][5] / DDR1_DQ[3][5] / DDR2_DQ[3][5] / DDR5_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1523\n",
      "DDR1_DQ[5][4] / DDR1_DQ[3][4] / DDR2_DQ[3][4] / DDR5_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1524\n",
      "DDR1_DQ[5][3] / DDR1_DQ[3][3] / DDR2_DQ[3][3] / DDR5_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1525\n",
      "DDR1_DQ[5][2] / DDR1_DQ[3][2] / DDR2_DQ[3][2] / DDR5_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1526\n",
      "DDR1_DQ[5][1] / DDR1_DQ[3][1] / DDR2_DQ[3][1] / DDR5_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1527\n",
      "DDR1_DQ[5][0] / DDR1_DQ[3][0] / DDR2_DQ[3][0] / DDR5_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1528\n",
      "DDR1_DQ[4][7] / DDR1_DQ[2][7] / DDR2_DQ[2][7] / DDR5_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1529\n",
      "DDR1_DQ[4][6] / DDR1_DQ[2][6] / DDR2_DQ[2][6] / DDR5_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1530\n",
      "DDR1_DQ[4][5] / DDR1_DQ[2][5] / DDR2_DQ[2][5] / DDR5_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1531\n",
      "DDR1_DQ[4][4] / DDR1_DQ[2][4] / DDR2_DQ[2][4] / DDR5_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1532\n",
      "DDR1_DQ[4][3] / DDR1_DQ[2][3] / DDR2_DQ[2][3] / DDR5_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1533\n",
      "DDR1_DQ[4][2] / DDR1_DQ[2][2] / DDR2_DQ[2][2] / DDR5_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1534\n",
      "DDR1_DQ[4][1] / DDR1_DQ[2][1] / DDR2_DQ[2][1] / DDR5_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1535\n",
      "DDR1_DQ[4][0] / DDR1_DQ[2][0] / DDR2_DQ[2][0] / DDR5_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1536\n",
      "DDR1_DQ[3][7] / DDR0_DQ[7][7] / DDR1_DQ[3][7] / DDR3_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1537\n",
      "DDR1_DQ[3][6] / DDR0_DQ[7][6] / DDR1_DQ[3][6] / DDR3_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1538\n",
      "DDR1_DQ[3][5] / DDR0_DQ[7][5] / DDR1_DQ[3][5] / DDR3_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1539\n",
      "DDR1_DQ[3][4] / DDR0_DQ[7][4] / DDR1_DQ[3][4] / DDR3_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1540\n",
      "DDR1_DQ[3][3] / DDR0_DQ[7][3] / DDR1_DQ[3][3] / DDR3_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1541\n",
      "DDR1_DQ[3][2] / DDR0_DQ[7][2] / DDR1_DQ[3][2] / DDR3_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1542\n",
      "DDR1_DQ[3][1] / DDR0_DQ[7][1] / DDR1_DQ[3][1] / DDR3_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1543\n",
      "DDR1_DQ[3][0] / DDR0_DQ[7][0] / DDR1_DQ[3][0] / DDR3_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1544\n",
      "DDR1_DQ[2][7] / DDR0_DQ[6][7] / DDR1_DQ[2][7] / DDR3_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1545\n",
      "DDR1_DQ[2][6] / DDR0_DQ[6][6] / DDR1_DQ[2][6] / DDR3_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1546\n",
      "DDR1_DQ[2][5] / DDR0_DQ[6][5] / DDR1_DQ[2][5] / DDR3_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1547\n",
      "DDR1_DQ[2][4] / DDR0_DQ[6][4] / DDR1_DQ[2][4] / DDR3_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1548\n",
      "DDR1_DQ[2][3] / DDR0_DQ[6][3] / DDR1_DQ[2][3] / DDR3_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1549\n",
      "DDR1_DQ[2][2] / DDR0_DQ[6][2] / DDR1_DQ[2][2] / DDR3_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1550\n",
      "DDR1_DQ[2][1] / DDR0_DQ[6][1] / DDR1_DQ[2][1] / DDR3_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1551\n",
      "DDR1_DQ[2][0] / DDR0_DQ[6][0] / DDR1_DQ[2][0] / DDR3_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1552\n",
      "DDR1_DQ[1][7] / DDR0_DQ[3][7] / DDR0_DQ[3][7] / DDR1_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1553\n",
      "DDR1_DQ[1][6] / DDR0_DQ[3][6] / DDR0_DQ[3][6] / DDR1_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1554\n",
      "DDR1_DQ[1][5] / DDR0_DQ[3][5] / DDR0_DQ[3][5] / DDR1_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1555\n",
      "DDR1_DQ[1][4] / DDR0_DQ[3][4] / DDR0_DQ[3][4] / DDR1_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1556\n",
      "DDR1_DQ[1][3] / DDR0_DQ[3][3] / DDR0_DQ[3][3] / DDR1_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1557\n",
      "DDR1_DQ[1][2] / DDR0_DQ[3][2] / DDR0_DQ[3][2] / DDR1_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1558\n",
      "DDR1_DQ[1][1] / DDR0_DQ[3][1] / DDR0_DQ[3][1] / DDR1_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1559\n",
      "DDR1_DQ[1][0] / DDR0_DQ[3][0] / DDR0_DQ[3][0] / DDR1_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1560\n",
      "DDR1_DQ[0][7] / DDR0_DQ[2][7] / DDR0_DQ[2][7] / DDR1_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1561\n",
      "DDR1_DQ[0][6] / DDR0_DQ[2][6] / DDR0_DQ[2][6] / DDR1_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1562\n",
      "DDR1_DQ[0][5] / DDR0_DQ[2][5] / DDR0_DQ[2][5] / DDR1_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1563\n",
      "DDR1_DQ[0][4] / DDR0_DQ[2][4] / DDR0_DQ[2][4] / DDR1_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1564\n",
      "DDR1_DQ[0][3] / DDR0_DQ[2][3] / DDR0_DQ[2][3] / DDR1_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1565\n",
      "DDR1_DQ[0][2] / DDR0_DQ[2][2] / DDR0_DQ[2][2] / DDR1_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1566\n",
      "DDR1_DQ[0][1] / DDR0_DQ[2][1] / DDR0_DQ[2][1] / DDR1_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1567\n",
      "DDR1_DQ[0][0] / DDR0_DQ[2][0] / DDR0_DQ[2][0] / DDR1_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1568\n",
      "DDR0_DQ[7][7] / DDR1_DQ[5][7] / DDR3_DQ[1][7] / DDR6_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1569\n",
      "DDR0_DQ[7][6] / DDR1_DQ[5][6] / DDR3_DQ[1][6] / DDR6_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1570\n",
      "DDR0_DQ[7][5] / DDR1_DQ[5][5] / DDR3_DQ[1][5] / DDR6_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1571\n",
      "DDR0_DQ[7][4] / DDR1_DQ[5][4] / DDR3_DQ[1][4] / DDR6_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1572\n",
      "DDR0_DQ[7][3] / DDR1_DQ[5][3] / DDR3_DQ[1][3] / DDR6_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1573\n",
      "DDR0_DQ[7][2] / DDR1_DQ[5][2] / DDR3_DQ[1][2] / DDR6_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1574\n",
      "DDR0_DQ[7][1] / DDR1_DQ[5][1] / DDR3_DQ[1][1] / DDR6_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1575\n",
      "DDR0_DQ[7][0] / DDR1_DQ[5][0] / DDR3_DQ[1][0] / DDR6_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1576\n",
      "DDR0_DQ[6][7] / DDR1_DQ[4][7] / DDR3_DQ[0][7] / DDR6_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1577\n",
      "DDR0_DQ[6][6] / DDR1_DQ[4][6] / DDR3_DQ[0][6] / DDR6_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1578\n",
      "DDR0_DQ[6][5] / DDR1_DQ[4][5] / DDR3_DQ[0][5] / DDR6_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1579\n",
      "DDR0_DQ[6][4] / DDR1_DQ[4][4] / DDR3_DQ[0][4] / DDR6_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1580\n",
      "DDR0_DQ[6][3] / DDR1_DQ[4][3] / DDR3_DQ[0][3] / DDR6_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1581\n",
      "DDR0_DQ[6][2] / DDR1_DQ[4][2] / DDR3_DQ[0][2] / DDR6_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1582\n",
      "DDR0_DQ[6][1] / DDR1_DQ[4][1] / DDR3_DQ[0][1] / DDR6_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1583\n",
      "DDR0_DQ[6][0] / DDR1_DQ[4][0] / DDR3_DQ[0][0] / DDR6_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1584\n",
      "DDR0_DQ[5][7] / DDR1_DQ[1][7] / DDR2_DQ[1][7] / DDR4_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1585\n",
      "DDR0_DQ[5][6] / DDR1_DQ[1][6] / DDR2_DQ[1][6] / DDR4_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1586\n",
      "DDR0_DQ[5][5] / DDR1_DQ[1][5] / DDR2_DQ[1][5] / DDR4_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1587\n",
      "DDR0_DQ[5][4] / DDR1_DQ[1][4] / DDR2_DQ[1][4] / DDR4_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1588\n",
      "DDR0_DQ[5][3] / DDR1_DQ[1][3] / DDR2_DQ[1][3] / DDR4_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1589\n",
      "DDR0_DQ[5][2] / DDR1_DQ[1][2] / DDR2_DQ[1][2] / DDR4_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1590\n",
      "DDR0_DQ[5][1] / DDR1_DQ[1][1] / DDR2_DQ[1][1] / DDR4_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1591\n",
      "DDR0_DQ[5][0] / DDR1_DQ[1][0] / DDR2_DQ[1][0] / DDR4_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1592\n",
      "DDR0_DQ[4][7] / DDR1_DQ[0][7] / DDR2_DQ[0][7] / DDR4_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1593\n",
      "DDR0_DQ[4][6] / DDR1_DQ[0][6] / DDR2_DQ[0][6] / DDR4_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1594\n",
      "DDR0_DQ[4][5] / DDR1_DQ[0][5] / DDR2_DQ[0][5] / DDR4_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1595\n",
      "DDR0_DQ[4][4] / DDR1_DQ[0][4] / DDR2_DQ[0][4] / DDR4_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1596\n",
      "DDR0_DQ[4][3] / DDR1_DQ[0][3] / DDR2_DQ[0][3] / DDR4_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1597\n",
      "DDR0_DQ[4][2] / DDR1_DQ[0][2] / DDR2_DQ[0][2] / DDR4_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1598\n",
      "DDR0_DQ[4][1] / DDR1_DQ[0][1] / DDR2_DQ[0][1] / DDR4_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1599\n",
      "DDR0_DQ[4][0] / DDR1_DQ[0][0] / DDR2_DQ[0][0] / DDR4_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1600\n",
      "DDR0_DQ[3][7] / DDR0_DQ[5][7] / DDR1_DQ[1][7] / DDR2_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1601\n",
      "DDR0_DQ[3][6] / DDR0_DQ[5][6] / DDR1_DQ[1][6] / DDR2_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1602\n",
      "DDR0_DQ[3][5] / DDR0_DQ[5][5] / DDR1_DQ[1][5] / DDR2_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1603\n",
      "DDR0_DQ[3][4] / DDR0_DQ[5][4] / DDR1_DQ[1][4] / DDR2_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1604\n",
      "DDR0_DQ[3][3] / DDR0_DQ[5][3] / DDR1_DQ[1][3] / DDR2_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1605\n",
      "DDR0_DQ[3][2] / DDR0_DQ[5][2] / DDR1_DQ[1][2] / DDR2_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1606\n",
      "DDR0_DQ[3][1] / DDR0_DQ[5][1] / DDR1_DQ[1][1] / DDR2_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1607\n",
      "DDR0_DQ[3][0] / DDR0_DQ[5][0] / DDR1_DQ[1][0] / DDR2_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1608\n",
      "DDR0_DQ[2][7] / DDR0_DQ[4][7] / DDR1_DQ[0][7] / DDR2_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1609\n",
      "DDR0_DQ[2][6] / DDR0_DQ[4][6] / DDR1_DQ[0][6] / DDR2_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1610\n",
      "DDR0_DQ[2][5] / DDR0_DQ[4][5] / DDR1_DQ[0][5] / DDR2_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1611\n",
      "DDR0_DQ[2][4] / DDR0_DQ[4][4] / DDR1_DQ[0][4] / DDR2_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1612\n",
      "DDR0_DQ[2][3] / DDR0_DQ[4][3] / DDR1_DQ[0][3] / DDR2_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1613\n",
      "DDR0_DQ[2][2] / DDR0_DQ[4][2] / DDR1_DQ[0][2] / DDR2_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1614\n",
      "DDR0_DQ[2][1] / DDR0_DQ[4][1] / DDR1_DQ[0][1] / DDR2_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1615\n",
      "DDR0_DQ[2][0] / DDR0_DQ[4][0] / DDR1_DQ[0][0] / DDR2_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1616\n",
      "DDR0_DQ[1][7] / DDR0_DQ[1][7] / DDR0_DQ[1][7] / DDR0_DQ[1][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1617\n",
      "DDR0_DQ[1][6] / DDR0_DQ[1][6] / DDR0_DQ[1][6] / DDR0_DQ[1][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1618\n",
      "DDR0_DQ[1][5] / DDR0_DQ[1][5] / DDR0_DQ[1][5] / DDR0_DQ[1][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1619\n",
      "DDR0_DQ[1][4] / DDR0_DQ[1][4] / DDR0_DQ[1][4] / DDR0_DQ[1][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1620\n",
      "DDR0_DQ[1][3] / DDR0_DQ[1][3] / DDR0_DQ[1][3] / DDR0_DQ[1][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1621\n",
      "DDR0_DQ[1][2] / DDR0_DQ[1][2] / DDR0_DQ[1][2] / DDR0_DQ[1][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1622\n",
      "DDR0_DQ[1][1] / DDR0_DQ[1][1] / DDR0_DQ[1][1] / DDR0_DQ[1][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1623\n",
      "DDR0_DQ[1][0] / DDR0_DQ[1][0] / DDR0_DQ[1][0] / DDR0_DQ[1][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1624\n",
      "DDR0_DQ[0][7] / DDR0_DQ[0][7] / DDR0_DQ[0][7] / DDR0_DQ[0][7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1625\n",
      "DDR0_DQ[0][6] / DDR0_DQ[0][6] / DDR0_DQ[0][6] / DDR0_DQ[0][6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1626\n",
      "DDR0_DQ[0][5] / DDR0_DQ[0][5] / DDR0_DQ[0][5] / DDR0_DQ[0][5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1627\n",
      "DDR0_DQ[0][4] / DDR0_DQ[0][4] / DDR0_DQ[0][4] / DDR0_DQ[0][4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1628\n",
      "DDR0_DQ[0][3] / DDR0_DQ[0][3] / DDR0_DQ[0][3] / DDR0_DQ[0][3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1629\n",
      "DDR0_DQ[0][2] / DDR0_DQ[0][2] / DDR0_DQ[0][2] / DDR0_DQ[0][2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1630\n",
      "DDR0_DQ[0][1] / DDR0_DQ[0][1] / DDR0_DQ[0][1] / DDR0_DQ[0][1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1631\n",
      "DDR0_DQ[0][0] / DDR0_DQ[0][0] / DDR0_DQ[0][0] / DDR0_DQ[0][0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1632\n",
      "CMD Ball Name\n",
      "[] False\n",
      "1633\n",
      "DDR4 / LP4x / LP5_ascend / LP5_descend / DDR5\n",
      "['DDR', 'DDR'] True\n",
      "1634\n",
      "NC  /  DDR7_CKE[1]  /  DDR7_WCK_N  /  DDR7_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1635\n",
      "NC  /  DDR7_CKE[0]  /  DDR7_WCK_P  /  DDR7_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1636\n",
      "NC  /  DDR7_CA[5]  /  DDR7_CA[6]  /  DDR7_CA[0]  /  DDR3_CS[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1637\n",
      "NC  /  DDR7_CA[4]  /  DDR7_CA[5]  /  DDR7_CA[1]  /  DDR3_CS[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1638\n",
      "NC  /  DDR7_CA[3]  /  DDR7_CA[4]  /  DDR7_CS[1]  /  DDR3_CA[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1639\n",
      "NC  /  DDR7_CA[2]  /  DDR7_CA[3] /  DDR7_CS[0]  /  DDR3_CA[6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1640\n",
      "NC  /  DDR6_CS[0]  /  DDR6_CA[2]  /  DDR6_CA[2]  /  DDR3_CA[2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1641\n",
      "NC  /  DDR6_CLK_P  /  DDR6_CLK_P  /  DDR6_CLK_P  /  DDR3_CLK_P[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1642\n",
      "NC  /  DDR6_CLK_N  /  DDR6_CLK_N  /  DDR6_CLK_N  /  DDR3_CLK_N[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1643\n",
      "NC  /  DDR6_CKE[1]  /  DDR6_WCK_N  /  DDR6_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1644\n",
      "NC  /  DDR6_CKE[0]  /  DDR6_WCK_P  /  DDR6_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1645\n",
      "NC  /  DDR5_CLK_P  /  DDR5_CLK_P  /  DDR5_CLK_P  /  DDR2_CLK_P[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1646\n",
      "NC  /  DDR5_CLK_N  /  DDR5_CLK_N  /  DDR5_CLK_N  /  DDR2_CLK_N[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1647\n",
      "NC  /  DDR5_CKE[1]  /  DDR5_WCK_N  /  DDR5_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1648\n",
      "NC  /  DDR5_CKE[0]  /  DDR5_WCK_P  /  DDR5_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1649\n",
      "NC  /  DDR4_CKE[1]  /  DDR4_WCK_N  /  DDR4_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1650\n",
      "NC  /  DDR4_CKE[0]  /  DDR4_WCK_P  /  DDR4_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1651\n",
      "NC  /  DDR4_CA[1]  /  DDR4_CA[1]  /  DDR4_CA[5]  /  DDR2_CA[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1652\n",
      "NC  /  DDR4_CA[0]  /  DDR4_CA[0]  /  DDR4_CA[6]  /  DDR2_CA[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1653\n",
      "NC  /  DDR3_CKE[1]  /  DDR3_WCK_N  /  DDR3_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1654\n",
      "NC  /  DDR3_CKE[0]  /  DDR3_WCK_P  /  DDR3_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1655\n",
      "NC  /  DDR3_CA[5]  /  DDR3_CA[6]  /  DDR3_CA[0]  /  DDR1_CS[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1656\n",
      "NC  /  DDR3_CA[4]  /  DDR3_CA[5]  /  DDR3_CA[1]  /  DDR1_CS[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1657\n",
      "NC  /  DDR3_CA[3]  /  DDR3_CA[4]  /  DDR3_CS[1]  /  DDR1_CA[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1658\n",
      "NC  /  DDR3_CA[2]  /  DDR3_CA[3]  /  DDR3_CS[0]  /  DDR1_CA[6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1659\n",
      "NC  /  DDR2_CS[0]  /  DDR2_CA[2]  /  DDR2_CA[2]  /  DDR1_CA[2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1660\n",
      "NC  /  DDR2_CLK_P  /  DDR2_CLK_P  /  DDR2_CLK_P  /  DDR1_CLK_P[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1661\n",
      "NC  /  DDR2_CLK_N  /  DDR2_CLK_N  /  DDR2_CLK_N  /  DDR1_CLK_N[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1662\n",
      "NC  /  DDR2_CKE[1]  /  DDR2_WCK_N  /  DDR2_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1663\n",
      "NC  /  DDR2_CKE[0]  /  DDR2_WCK_P  /  DDR2_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1664\n",
      "NC  /  DDR1_CLK_P  /  DDR1_CLK_P  /  DDR1_CLK_P  /  DDR0_CLK_P[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1665\n",
      "NC  /  DDR1_CLK_N  /  DDR1_CLK_N  /  DDR1_CLK_N  /  DDR0_CLK_N[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1666\n",
      "NC  /  DDR1_CKE[1]  /  DDR1_WCK_N  /  DDR1_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1667\n",
      "NC  /  DDR1_CKE[0]  /  DDR1_WCK_P  /  DDR1_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1668\n",
      "NC  /  DDR0_CKE[1]  /  DDR0_WCK_N  /  DDR0_WCK_N  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1669\n",
      "NC  /  DDR0_CKE[0]  /  DDR0_WCK_P  /  DDR0_WCK_P  /  NC\n",
      "['DDR', 'DDR', 'DDR'] True\n",
      "1670\n",
      "NC  /  DDR0_CA[1]  /  DDR0_CA[1]  /  DDR0_CA[5]  /  DDR0_CA[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1671\n",
      "NC  /  DDR0_CA[0]  /  DDR0_CA[0]  /  DDR0_CA[6]  /  DDR0_CA[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1672\n",
      "DDR1_PAR  /  DDR7_CS[1]  /  DDR7_CS[0]  /  DDR7_CA[3]  /  DDR3_CA[3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1673\n",
      "DDR1_ODT[1]  /  DDR5_CA[0]  /  DDR5_CA[0]  /  DDR5_CA[6]  /  DDR2_CA[3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1674\n",
      "DDR1_ODT[0]  /  DDR5_CS[0]  /  DDR5_CA[2]  /  DDR5_CA[2]  /  DDR2_CA[6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1675\n",
      "DDR1_MA[9]  /  DDR6_CA[0]  /  DDR6_CA[0]  /  DDR6_CA[6]  /  DDR3_CA[11]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1676\n",
      "DDR1_MA[8]  /  DDR4_CA[2]  /  DDR4_CA[3]  /  DDR4_CS[0]  /  DDR2_CA[9]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1677\n",
      "DDR1_MA[7]  /  DDR4_CA[4]  /  DDR4_CA[5]  /  DDR4_CA[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1678\n",
      "DDR1_MA[6]  /  DDR4_CA[3]  /  DDR4_CA[4]  /  DDR4_CS[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1679\n",
      "DDR1_MA[5]  /  DDR4_CA[5]  /  DDR4_CA[6]  /  DDR4_CA[0]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1680\n",
      "DDR1_MA[4]  /  DDR4_CS[0]  /  DDR4_CA[2]  /  DDR4_CA[2]  /  DDR2_CA[12]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1681\n",
      "DDR1_MA[3]  /  DDR4_CS[1]  /  DDR4_CS[0]  /  DDR4_CA[3]  /  DDR2_CS[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1682\n",
      "DDR1_MA[2]  /  DDR7_CS[0]  /  DDR7_CA[2]  /  DDR7_CA[2]  /  DDR3_CA[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1683\n",
      "DDR1_MA[16]  /  DDR5_CA[4]  /  DDR5_CA[5]  /  DDR5_CA[1]  /  DDR2_CA[8]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1684\n",
      "DDR1_MA[15]  /  DDR5_CA[3]  /  DDR5_CA[4]  /  DDR5_CS[1]  /  DDR2_CA[7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1685\n",
      "DDR1_MA[14]  /  DDR5_CA[2]  /  DDR5_CA[3]  /  DDR5_CS[0]  /  DDR2_CA[11]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1686\n",
      "DDR1_MA[13]  /  DDR5_CS[1]  /  DDR5_CS[0]  /  DDR5_CA[3]  /  DDR2_CA[5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1687\n",
      "DDR1_MA[12]  /  DDR6_CA[1]  /  DDR6_CA[1]  /  DDR6_CA[5] /  DDR3_CA[7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1688\n",
      "DDR1_MA[11]  /  NC  /  DDR6_CS[1]  /  DDR6_CA[4]  /  DDR3_CA[12]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1689\n",
      "DDR1_MA[10]  /  DDR7_CA[1]  /  DDR7_CA[1]  /  DDR7_CA[5]  /  DDR3_CA[8]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1690\n",
      "DDR1_MA[1]  /  NC  /  DDR4_CS[1]  /  DDR4_CA[4]  /  DDR2_CS[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1691\n",
      "DDR1_MA[0]  /  NC  /  DDR7_CS[1]  /  DDR7_CA[4]  /  DDR3_CA[5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1692\n",
      "DDR1_CS[1]  /  DDR5_CA[1]  /  DDR5_CA[1]  /  DDR5_CA[5]  /  DDR2_CA[2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1693\n",
      "DDR1_CS[0]  /  NC  /  DDR5_CS[1]  /  DDR5_CA[4]  /  DDR2_CA[4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1694\n",
      "DDR1_CLK_P[1]  /  DDR7_CLK_P  /  DDR7_CLK_P  /  DDR7_CLK_P  /  DDR3_CLK_P[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1695\n",
      "DDR1_CLK_P[0]  /  DDR4_CLK_P  /  DDR4_CLK_P  /  DDR4_CLK_P  /  DDR2_CLK_P[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1696\n",
      "DDR1_CLK_N[1]  /  DDR7_CLK_N  /  DDR7_CLK_N  /  DDR7_CLK_N  /  DDR3_CLK_N[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1697\n",
      "DDR1_CLK_N[0]  /  DDR4_CLK_N  /  DDR4_CLK_N  /  DDR4_CLK_N  /  DDR2_CLK_N[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1698\n",
      "DDR1_CKE[1]  /  DDR6_CA[4]  /  DDR6_CA[5]  /  DDR6_CA[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1699\n",
      "DDR1_CKE[0]  /  DDR6_CA[5]  /  DDR6_CA[6]  /  DDR6_CA[0]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1700\n",
      "DDR1_BG[1]  /  DDR6_CA[2]  /  DDR6_CA[3]  /  DDR6_CS[0]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1701\n",
      "DDR1_BG[0]  /  DDR6_CA[3]  /  DDR6_CA[4]  /  DDR6_CS[1]  /  DDR3_CA[4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1702\n",
      "DDR1_BA[1]  /  DDR5_CA[5]  /  DDR5_CA[6]  /  DDR5_CA[0]  /  DDR2_CA[10]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1703\n",
      "DDR1_BA[0]  /  DDR7_CA[0]  /  DDR7_CA[0]  /  DDR7_CA[6]  /  DDR3_CA[10]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1704\n",
      "DDR1_ACT_N  /  DDR6_CS[1]  /  DDR6_CS[0]  /  DDR6_CA[3]  /  DDR3_CA[9]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1705\n",
      "DDR0_PAR  /  DDR3_CS[1]  /  DDR3_CS[0]  /  DDR3_CA[3]  /  DDR1_CA[3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1706\n",
      "DDR0_ODT[1]  /  DDR1_CA[0]  /  DDR1_CA[0]  /  DDR1_CA[6]  /  DDR0_CA[3]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1707\n",
      "DDR0_ODT[0]  /  DDR1_CS[0]  /  DDR1_CA[2]  /  DDR1_CA[2]  /  DDR0_CA[6]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1708\n",
      "DDR0_MA[9]  /  DDR2_CA[0]  /  DDR2_CA[0]  /  DDR2_CA[6]  /  DDR1_CA[7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1709\n",
      "DDR0_MA[8]  /  DDR0_CA[2]  /  DDR0_CA[3]  /  DDR0_CS[0]  /  DDR0_CA[9]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1710\n",
      "DDR0_MA[7]  /  DDR0_CA[4]  /  DDR0_CA[5]  /  DDR0_CA[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1711\n",
      "DDR0_MA[6]  /  DDR0_CA[3]  /  DDR0_CA[4]  /  DDR0_CS[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1712\n",
      "DDR0_MA[5]  /  DDR0_CA[5]  /  DDR0_CA[6]  /  DDR0_CA[0]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1713\n",
      "DDR0_MA[4]  /  DDR0_CS[0]  /  DDR0_CA[2]  /  DDR0_CA[2]  /  DDR0_CA[12]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1714\n",
      "DDR0_MA[3]  /  DDR0_CS[1]  /  DDR0_CS[0]  /  DDR0_CA[3]  /  DDR0_CS[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1715\n",
      "DDR0_MA[2]  /  DDR3_CS[0]  /  DDR3_CA[2]  /  DDR3_CA[2]  /  DDR1_CA[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1716\n",
      "DDR0_MA[16]  /  DDR1_CA[4]  /  DDR1_CA[5]  /  DDR1_CA[1]  /  DDR0_CA[8]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1717\n",
      "DDR0_MA[15]  /  DDR1_CA[3]  /  DDR1_CA[4]  /  DDR1_CS[1]  /  DDR0_CA[7]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1718\n",
      "DDR0_MA[14]  /  DDR1_CA[2]  /  DDR1_CA[3]  /  DDR1_CS[0]  /  DDR0_CA[11]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1719\n",
      "DDR0_MA[13]  /  DDR1_CS[1]  /  DDR1_CS[0]  /  DDR1_CA[3] /  DDR0_CA[5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1720\n",
      "DDR0_MA[12]  /  DDR2_CA[1]  /  DDR2_CA[1]  /  DDR2_CA[5]  /  DDR1_CA[12]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1721\n",
      "DDR0_MA[11]  /  NC  /  DDR2_CS[1]  /  DDR2_CA[4]  /  DDR1_CA[11]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1722\n",
      "DDR0_MA[10]  /  DDR3_CA[1] /  DDR3_CA[1]  /  DDR3_CA[5]  /  DDR1_CA[8]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1723\n",
      "DDR0_MA[1]  /  NC  /  DDR0_CS[1]  /  DDR0_CA[4]  /  DDR0_CS[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1724\n",
      "DDR0_MA[0]  /  NC  /  DDR3_CS[1]  /  DDR3_CA[4]  /  DDR1_CA[5]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1725\n",
      "DDR0_CS[1]  /  DDR1_CA[1]  /  DDR1_CA[1]  /  DDR1_CA[5]  /  DDR0_CA[2]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1726\n",
      "DDR0_CS[0]  /  NC  /  DDR1_CS[1]  /  DDR1_CA[4]  /  DDR0_CA[4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1727\n",
      "DDR0_CLK_P[1]  /  DDR3_CLK_P  /  DDR3_CLK_P  /  DDR3_CLK_P  /  DDR1_CLK_P[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1728\n",
      "DDR0_CLK_P[0]  /  DDR0_CLK_P  /  DDR0_CLK_P  /  DDR0_CLK_P  /  DDR0_CLK_P[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1729\n",
      "DDR0_CLK_N[1]  /  DDR3_CLK_N  /  DDR3_CLK_N  /  DDR3_CLK_N  /  DDR1_CLK_N[1]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1730\n",
      "DDR0_CLK_N[0]  /  DDR0_CLK_N  /  DDR0_CLK_N  /  DDR0_CLK_N  /  DDR0_CLK_N[0]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1731\n",
      "DDR0_CKE[1]  /  DDR2_CA[4]  /  DDR2_CA[5]  /  DDR2_CA[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1732\n",
      "DDR0_CKE[0]  /  DDR2_CA[5]  /  DDR2_CA[6]  /  DDR2_CA[0]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1733\n",
      "DDR0_BG[1]  /  DDR2_CA[2]  /  DDR2_CA[3]  /  DDR2_CS[0]  /  DDR1_CA[4]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1734\n",
      "DDR0_BG[0]  /  DDR2_CA[3]  /  DDR2_CA[4]  /  DDR2_CS[1]  /  NC\n",
      "['DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1735\n",
      "DDR0_BA[1]  /  DDR1_CA[5]  /  DDR1_CA[6]  /  DDR1_CA[0]  /  DDR0_CA[10]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1736\n",
      "DDR0_BA[0]  /  DDR3_CA[0]  /  DDR3_CA[0]  /  DDR3_CA[6]  /  DDR1_CA[10]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1737\n",
      "DDR0_ACT_N  /  DDR2_CS[1]  /  DDR2_CS[0]  /  DDR2_CA[3]  /  DDR1_CA[9]\n",
      "['DDR', 'DDR', 'DDR', 'DDR', 'DDR'] True\n",
      "1738\n",
      "DDR4/DDR5 Ball Name\n",
      "['DDR', 'DDR'] True\n",
      "1739\n",
      "DDR1_ALERT_N\n",
      "['DDR'] True\n",
      "1740\n",
      "DDR0_ALERT_N\n",
      "['DDR'] True\n",
      "1741\n",
      "DDR4 Ball Name\n",
      "['DDR'] True\n",
      "1742\n",
      "DDR1_VREF_CA0\n",
      "['DDR'] True\n",
      "1743\n",
      "DDR0_VREF_CA0\n",
      "['DDR'] True\n",
      "1744\n",
      "DDR_VTT_CTL\n",
      "['DDR'] True\n",
      "1745\n",
      "MISC Ball Name\n",
      "[] False\n",
      "1746\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1747\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1748\n",
      "RSVD_TP\n",
      "['RSVD'] True\n",
      "1749\n",
      "DDR_COMP\n",
      "['DDR'] True\n",
      "1750\n",
      "DDR_COMP\n",
      "['DDR'] True\n"
     ]
    }
   ],
   "source": [
    "for idx in dfIDX:\n",
    "    print(idx)\n",
    "    print(data1.iloc[:,1][idx])\n",
    "    GPIO = data1.iloc[:,1][idx]\n",
    "    result = VCC(GPIO)\n",
    "    result2 = excludeGPIO(GPIO)\n",
    "    print(result, bool(result2))\n",
    "    if bool(result2):\n",
    "        data1 = data1.drop([idx])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "281"
      ]
     },
     "execution_count": 49,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "data1.shape[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "EV6\n",
      "{'CPU Ball Name': 'EV6', 'GPIO': 'XTAL_OUT'}\n",
      "EV8\n",
      "{'CPU Ball Name': 'EV8', 'GPIO': 'XTAL_IN'}\n",
      "ET51\n",
      "{'CPU Ball Name': 'ET51', 'GPIO': 'WAKE#'}\n",
      "AF30\n",
      "{'CPU Ball Name': 'AF30', 'GPIO': 'VCCINAUX_SENSE'}\n",
      "DA3\n",
      "{'CPU Ball Name': 'DA3', 'GPIO': 'VCCGT '}\n",
      "CV1\n",
      "{'CPU Ball Name': 'CV1', 'GPIO': 'VCCGT_SENSE'}\n",
      "A3\n",
      "{'CPU Ball Name': 'A3', 'GPIO': 'VSS'}\n",
      "A10\n",
      "{'CPU Ball Name': 'A10', 'GPIO': 'VSS'}\n",
      "A21\n",
      "{'CPU Ball Name': 'A21', 'GPIO': 'VSS'}\n",
      "A23\n",
      "{'CPU Ball Name': 'A23', 'GPIO': 'VSS'}\n",
      "A25\n",
      "{'CPU Ball Name': 'A25', 'GPIO': 'VSS'}\n",
      "A26\n",
      "{'CPU Ball Name': 'A26', 'GPIO': 'VSS'}\n",
      "A28\n",
      "{'CPU Ball Name': 'A28', 'GPIO': 'VSS'}\n",
      "A30\n",
      "{'CPU Ball Name': 'A30', 'GPIO': 'VSS'}\n",
      "A31\n",
      "{'CPU Ball Name': 'A31', 'GPIO': 'VSS'}\n",
      "A33\n",
      "{'CPU Ball Name': 'A33', 'GPIO': 'VSS'}\n",
      "A40\n",
      "{'CPU Ball Name': 'A40', 'GPIO': 'VSS'}\n",
      "A47\n",
      "{'CPU Ball Name': 'A47', 'GPIO': 'VSS'}\n",
      "A53\n",
      "{'CPU Ball Name': 'A53', 'GPIO': 'VSS'}\n",
      "A60\n",
      "{'CPU Ball Name': 'A60', 'GPIO': 'VSS'}\n",
      "B4\n",
      "{'CPU Ball Name': 'B4', 'GPIO': 'VSS'}\n",
      "B34\n",
      "{'CPU Ball Name': 'B34', 'GPIO': 'VSS'}\n",
      "B43\n",
      "{'CPU Ball Name': 'B43', 'GPIO': 'VSS'}\n",
      "B50\n",
      "{'CPU Ball Name': 'B50', 'GPIO': 'VSS'}\n",
      "B58\n",
      "{'CPU Ball Name': 'B58', 'GPIO': 'VSS'}\n",
      "B61\n",
      "{'CPU Ball Name': 'B61', 'GPIO': 'VSS'}\n",
      "C1\n",
      "{'CPU Ball Name': 'C1', 'GPIO': 'VSS'}\n",
      "C9\n",
      "{'CPU Ball Name': 'C9', 'GPIO': 'VSS'}\n",
      "C21\n",
      "{'CPU Ball Name': 'C21', 'GPIO': 'VSS'}\n",
      "C25\n",
      "{'CPU Ball Name': 'C25', 'GPIO': 'VSS'}\n",
      "C28\n",
      "{'CPU Ball Name': 'C28', 'GPIO': 'VSS'}\n",
      "C31\n",
      "{'CPU Ball Name': 'C31', 'GPIO': 'VSS'}\n",
      "C34\n",
      "{'CPU Ball Name': 'C34', 'GPIO': 'VSS'}\n",
      "C40\n",
      "{'CPU Ball Name': 'C40', 'GPIO': 'VSS'}\n",
      "C47\n",
      "{'CPU Ball Name': 'C47', 'GPIO': 'VSS'}\n",
      "D4\n",
      "{'CPU Ball Name': 'D4', 'GPIO': 'VSS'}\n",
      "D9\n",
      "{'CPU Ball Name': 'D9', 'GPIO': 'VSS'}\n",
      "D11\n",
      "{'CPU Ball Name': 'D11', 'GPIO': 'VSS'}\n",
      "D14\n",
      "{'CPU Ball Name': 'D14', 'GPIO': 'VSS'}\n",
      "D17\n",
      "{'CPU Ball Name': 'D17', 'GPIO': 'VSS'}\n",
      "D20\n",
      "{'CPU Ball Name': 'D20', 'GPIO': 'VSS'}\n",
      "D21\n",
      "{'CPU Ball Name': 'D21', 'GPIO': 'VSS'}\n",
      "D25\n",
      "{'CPU Ball Name': 'D25', 'GPIO': 'VSS'}\n",
      "D28\n",
      "{'CPU Ball Name': 'D28', 'GPIO': 'VSS'}\n",
      "D31\n",
      "{'CPU Ball Name': 'D31', 'GPIO': 'VSS'}\n",
      "D53\n",
      "{'CPU Ball Name': 'D53', 'GPIO': 'VSS'}\n",
      "D56\n",
      "{'CPU Ball Name': 'D56', 'GPIO': 'VSS'}\n",
      "D58\n",
      "{'CPU Ball Name': 'D58', 'GPIO': 'VSS'}\n",
      "D59\n",
      "{'CPU Ball Name': 'D59', 'GPIO': 'VSS'}\n",
      "E43\n",
      "{'CPU Ball Name': 'E43', 'GPIO': 'VSS'}\n",
      "E50\n",
      "{'CPU Ball Name': 'E50', 'GPIO': 'VSS'}\n",
      "F4\n",
      "{'CPU Ball Name': 'F4', 'GPIO': 'VSS'}\n",
      "F9\n",
      "{'CPU Ball Name': 'F9', 'GPIO': 'VSS'}\n",
      "F21\n",
      "{'CPU Ball Name': 'F21', 'GPIO': 'VSS'}\n",
      "F23\n",
      "{'CPU Ball Name': 'F23', 'GPIO': 'VSS'}\n",
      "F26\n",
      "{'CPU Ball Name': 'F26', 'GPIO': 'VSS'}\n",
      "F28\n",
      "{'CPU Ball Name': 'F28', 'GPIO': 'VSS'}\n",
      "F30\n",
      "{'CPU Ball Name': 'F30', 'GPIO': 'VSS'}\n",
      "F33\n",
      "{'CPU Ball Name': 'F33', 'GPIO': 'VSS'}\n",
      "F40\n",
      "{'CPU Ball Name': 'F40', 'GPIO': 'VSS'}\n",
      "F46\n",
      "{'CPU Ball Name': 'F46', 'GPIO': 'VSS'}\n",
      "F47\n",
      "{'CPU Ball Name': 'F47', 'GPIO': 'VSS'}\n",
      "F52\n",
      "{'CPU Ball Name': 'F52', 'GPIO': 'VSS'}\n",
      "F56\n",
      "{'CPU Ball Name': 'F56', 'GPIO': 'VSS'}\n",
      "F59\n",
      "{'CPU Ball Name': 'F59', 'GPIO': 'VSS'}\n",
      "G21\n",
      "{'CPU Ball Name': 'G21', 'GPIO': 'VSS'}\n",
      "G25\n",
      "{'CPU Ball Name': 'G25', 'GPIO': 'VSS'}\n",
      "G28\n",
      "{'CPU Ball Name': 'G28', 'GPIO': 'VSS'}\n",
      "G31\n",
      "{'CPU Ball Name': 'G31', 'GPIO': 'VSS'}\n",
      "G34\n",
      "{'CPU Ball Name': 'G34', 'GPIO': 'VSS'}\n",
      "G42\n",
      "{'CPU Ball Name': 'G42', 'GPIO': 'VSS'}\n",
      "G43\n",
      "{'CPU Ball Name': 'G43', 'GPIO': 'VSS'}\n",
      "G50\n",
      "{'CPU Ball Name': 'G50', 'GPIO': 'VSS'}\n",
      "H1\n",
      "{'CPU Ball Name': 'H1', 'GPIO': 'VSS'}\n",
      "H6\n",
      "{'CPU Ball Name': 'H6', 'GPIO': 'VSS'}\n",
      "H8\n",
      "{'CPU Ball Name': 'H8', 'GPIO': 'VSS'}\n",
      "H9\n",
      "{'CPU Ball Name': 'H9', 'GPIO': 'VSS'}\n",
      "H13\n",
      "{'CPU Ball Name': 'H13', 'GPIO': 'VSS'}\n",
      "H16\n",
      "{'CPU Ball Name': 'H16', 'GPIO': 'VSS'}\n",
      "H18\n",
      "{'CPU Ball Name': 'H18', 'GPIO': 'VSS'}\n",
      "H34\n",
      "{'CPU Ball Name': 'H34', 'GPIO': 'VSS'}\n",
      "H37\n",
      "{'CPU Ball Name': 'H37', 'GPIO': 'VSS'}\n",
      "H52\n",
      "{'CPU Ball Name': 'H52', 'GPIO': 'VSS'}\n",
      "H58\n",
      "{'CPU Ball Name': 'H58', 'GPIO': 'VSS'}\n",
      "J11\n",
      "{'CPU Ball Name': 'J11', 'GPIO': 'VSS'}\n",
      "J14\n",
      "{'CPU Ball Name': 'J14', 'GPIO': 'VSS'}\n",
      "J17\n",
      "{'CPU Ball Name': 'J17', 'GPIO': 'VSS'}\n",
      "J20\n",
      "{'CPU Ball Name': 'J20', 'GPIO': 'VSS'}\n",
      "J21\n",
      "{'CPU Ball Name': 'J21', 'GPIO': 'VSS'}\n",
      "J25\n",
      "{'CPU Ball Name': 'J25', 'GPIO': 'VSS'}\n",
      "J28\n",
      "{'CPU Ball Name': 'J28', 'GPIO': 'VSS'}\n",
      "J31\n",
      "{'CPU Ball Name': 'J31', 'GPIO': 'VSS'}\n",
      "J36\n",
      "{'CPU Ball Name': 'J36', 'GPIO': 'VSS'}\n",
      "J39\n",
      "{'CPU Ball Name': 'J39', 'GPIO': 'VSS'}\n",
      "J47\n",
      "{'CPU Ball Name': 'J47', 'GPIO': 'VSS'}\n",
      "J48\n",
      "{'CPU Ball Name': 'J48', 'GPIO': 'VSS'}\n",
      "J51\n",
      "{'CPU Ball Name': 'J51', 'GPIO': 'VSS'}\n",
      "J55\n",
      "{'CPU Ball Name': 'J55', 'GPIO': 'VSS'}\n",
      "K4\n",
      "{'CPU Ball Name': 'K4', 'GPIO': 'VSS'}\n",
      "L9\n",
      "{'CPU Ball Name': 'L9', 'GPIO': 'VSS'}\n",
      "L12\n",
      "{'CPU Ball Name': 'L12', 'GPIO': 'VSS'}\n",
      "L13\n",
      "{'CPU Ball Name': 'L13', 'GPIO': 'VSS'}\n",
      "L15\n",
      "{'CPU Ball Name': 'L15', 'GPIO': 'VSS'}\n",
      "L17\n",
      "{'CPU Ball Name': 'L17', 'GPIO': 'VSS'}\n",
      "L18\n",
      "{'CPU Ball Name': 'L18', 'GPIO': 'VSS'}\n",
      "L20\n",
      "{'CPU Ball Name': 'L20', 'GPIO': 'VSS'}\n",
      "L22\n",
      "{'CPU Ball Name': 'L22', 'GPIO': 'VSS'}\n",
      "L23\n",
      "{'CPU Ball Name': 'L23', 'GPIO': 'VSS'}\n",
      "L27\n",
      "{'CPU Ball Name': 'L27', 'GPIO': 'VSS'}\n",
      "L30\n",
      "{'CPU Ball Name': 'L30', 'GPIO': 'VSS'}\n",
      "L33\n",
      "{'CPU Ball Name': 'L33', 'GPIO': 'VSS'}\n",
      "L35\n",
      "{'CPU Ball Name': 'L35', 'GPIO': 'VSS'}\n",
      "L36\n",
      "{'CPU Ball Name': 'L36', 'GPIO': 'VSS'}\n",
      "L38\n",
      "{'CPU Ball Name': 'L38', 'GPIO': 'VSS'}\n",
      "L40\n",
      "{'CPU Ball Name': 'L40', 'GPIO': 'VSS'}\n",
      "L54\n",
      "{'CPU Ball Name': 'L54', 'GPIO': 'VSS'}\n",
      "M16\n",
      "{'CPU Ball Name': 'M16', 'GPIO': 'VSS'}\n",
      "M21\n",
      "{'CPU Ball Name': 'M21', 'GPIO': 'VSS'}\n",
      "M26\n",
      "{'CPU Ball Name': 'M26', 'GPIO': 'VSS'}\n",
      "M31\n",
      "{'CPU Ball Name': 'M31', 'GPIO': 'VSS'}\n",
      "M32\n",
      "{'CPU Ball Name': 'M32', 'GPIO': 'VSS'}\n",
      "M34\n",
      "{'CPU Ball Name': 'M34', 'GPIO': 'VSS'}\n",
      "M36\n",
      "{'CPU Ball Name': 'M36', 'GPIO': 'VSS'}\n",
      "M47\n",
      "{'CPU Ball Name': 'M47', 'GPIO': 'VSS'}\n",
      "M57\n",
      "{'CPU Ball Name': 'M57', 'GPIO': 'VSS'}\n",
      "M59\n",
      "{'CPU Ball Name': 'M59', 'GPIO': 'VSS'}\n",
      "N1\n",
      "{'CPU Ball Name': 'N1', 'GPIO': 'VSS'}\n",
      "N4\n",
      "{'CPU Ball Name': 'N4', 'GPIO': 'VSS'}\n",
      "N9\n",
      "{'CPU Ball Name': 'N9', 'GPIO': 'VSS'}\n",
      "N40\n",
      "{'CPU Ball Name': 'N40', 'GPIO': 'VSS'}\n",
      "N41\n",
      "{'CPU Ball Name': 'N41', 'GPIO': 'VSS'}\n",
      "N48\n",
      "{'CPU Ball Name': 'N48', 'GPIO': 'VSS'}\n",
      "N54\n",
      "{'CPU Ball Name': 'N54', 'GPIO': 'VSS'}\n",
      "P3\n",
      "{'CPU Ball Name': 'P3', 'GPIO': 'VSS'}\n",
      "P11\n",
      "{'CPU Ball Name': 'P11', 'GPIO': 'VSS'}\n",
      "P16\n",
      "{'CPU Ball Name': 'P16', 'GPIO': 'VSS'}\n",
      "P21\n",
      "{'CPU Ball Name': 'P21', 'GPIO': 'VSS'}\n",
      "P26\n",
      "{'CPU Ball Name': 'P26', 'GPIO': 'VSS'}\n",
      "P31\n",
      "{'CPU Ball Name': 'P31', 'GPIO': 'VSS'}\n",
      "P35\n",
      "{'CPU Ball Name': 'P35', 'GPIO': 'VSS'}\n",
      "P47\n",
      "{'CPU Ball Name': 'P47', 'GPIO': 'VSS'}\n",
      "P51\n",
      "{'CPU Ball Name': 'P51', 'GPIO': 'VSS'}\n",
      "P55\n",
      "{'CPU Ball Name': 'P55', 'GPIO': 'VSS'}\n",
      "R12\n",
      "{'CPU Ball Name': 'R12', 'GPIO': 'VSS'}\n",
      "R17\n",
      "{'CPU Ball Name': 'R17', 'GPIO': 'VSS'}\n",
      "R22\n",
      "{'CPU Ball Name': 'R22', 'GPIO': 'VSS'}\n",
      "R27\n",
      "{'CPU Ball Name': 'R27', 'GPIO': 'VSS'}\n",
      "R32\n",
      "{'CPU Ball Name': 'R32', 'GPIO': 'VSS'}\n",
      "R37\n",
      "{'CPU Ball Name': 'R37', 'GPIO': 'VSS'}\n",
      "R44\n",
      "{'CPU Ball Name': 'R44', 'GPIO': 'VSS'}\n",
      "R48\n",
      "{'CPU Ball Name': 'R48', 'GPIO': 'VSS'}\n",
      "R58\n",
      "{'CPU Ball Name': 'R58', 'GPIO': 'VSS'}\n",
      "T1\n",
      "{'CPU Ball Name': 'T1', 'GPIO': 'VSS'}\n",
      "T3\n",
      "{'CPU Ball Name': 'T3', 'GPIO': 'VSS'}\n",
      "T11\n",
      "{'CPU Ball Name': 'T11', 'GPIO': 'VSS'}\n",
      "T16\n",
      "{'CPU Ball Name': 'T16', 'GPIO': 'VSS'}\n",
      "T21\n",
      "{'CPU Ball Name': 'T21', 'GPIO': 'VSS'}\n",
      "T26\n",
      "{'CPU Ball Name': 'T26', 'GPIO': 'VSS'}\n",
      "T31\n",
      "{'CPU Ball Name': 'T31', 'GPIO': 'VSS'}\n",
      "T35\n",
      "{'CPU Ball Name': 'T35', 'GPIO': 'VSS'}\n",
      "T40\n",
      "{'CPU Ball Name': 'T40', 'GPIO': 'VSS'}\n",
      "T52\n",
      "{'CPU Ball Name': 'T52', 'GPIO': 'VSS'}\n",
      "U16\n",
      "{'CPU Ball Name': 'U16', 'GPIO': 'VSS'}\n",
      "U21\n",
      "{'CPU Ball Name': 'U21', 'GPIO': 'VSS'}\n",
      "U26\n",
      "{'CPU Ball Name': 'U26', 'GPIO': 'VSS'}\n",
      "U31\n",
      "{'CPU Ball Name': 'U31', 'GPIO': 'VSS'}\n",
      "U35\n",
      "{'CPU Ball Name': 'U35', 'GPIO': 'VSS'}\n",
      "U44\n",
      "{'CPU Ball Name': 'U44', 'GPIO': 'VSS'}\n",
      "U46\n",
      "{'CPU Ball Name': 'U46', 'GPIO': 'VSS'}\n",
      "V3\n",
      "{'CPU Ball Name': 'V3', 'GPIO': 'VSS'}\n",
      "V40\n",
      "{'CPU Ball Name': 'V40', 'GPIO': 'VSS'}\n",
      "V41\n",
      "{'CPU Ball Name': 'V41', 'GPIO': 'VSS'}\n",
      "V51\n",
      "{'CPU Ball Name': 'V51', 'GPIO': 'VSS'}\n",
      "V55\n",
      "{'CPU Ball Name': 'V55', 'GPIO': 'VSS'}\n",
      "V58\n",
      "{'CPU Ball Name': 'V58', 'GPIO': 'VSS'}\n",
      "W1\n",
      "{'CPU Ball Name': 'W1', 'GPIO': 'VSS'}\n",
      "W11\n",
      "{'CPU Ball Name': 'W11', 'GPIO': 'VSS'}\n",
      "W16\n",
      "{'CPU Ball Name': 'W16', 'GPIO': 'VSS'}\n",
      "W21\n",
      "{'CPU Ball Name': 'W21', 'GPIO': 'VSS'}\n",
      "W26\n",
      "{'CPU Ball Name': 'W26', 'GPIO': 'VSS'}\n",
      "W31\n",
      "{'CPU Ball Name': 'W31', 'GPIO': 'VSS'}\n",
      "W35\n",
      "{'CPU Ball Name': 'W35', 'GPIO': 'VSS'}\n",
      "W44\n",
      "{'CPU Ball Name': 'W44', 'GPIO': 'VSS'}\n",
      "Y4\n",
      "{'CPU Ball Name': 'Y4', 'GPIO': 'VSS'}\n",
      "Y12\n",
      "{'CPU Ball Name': 'Y12', 'GPIO': 'VSS'}\n",
      "Y17\n",
      "{'CPU Ball Name': 'Y17', 'GPIO': 'VSS'}\n",
      "Y22\n",
      "{'CPU Ball Name': 'Y22', 'GPIO': 'VSS'}\n",
      "Y27\n",
      "{'CPU Ball Name': 'Y27', 'GPIO': 'VSS'}\n",
      "Y32\n",
      "{'CPU Ball Name': 'Y32', 'GPIO': 'VSS'}\n",
      "Y37\n",
      "{'CPU Ball Name': 'Y37', 'GPIO': 'VSS'}\n",
      "Y45\n",
      "{'CPU Ball Name': 'Y45', 'GPIO': 'VSS'}\n",
      "Y47\n",
      "{'CPU Ball Name': 'Y47', 'GPIO': 'VSS'}\n",
      "Y49\n",
      "{'CPU Ball Name': 'Y49', 'GPIO': 'VSS'}\n",
      "Y54\n",
      "{'CPU Ball Name': 'Y54', 'GPIO': 'VSS'}\n",
      "AA11\n",
      "{'CPU Ball Name': 'AA11', 'GPIO': 'VSS'}\n",
      "AA21\n",
      "{'CPU Ball Name': 'AA21', 'GPIO': 'VSS'}\n",
      "AA26\n",
      "{'CPU Ball Name': 'AA26', 'GPIO': 'VSS'}\n",
      "AA31\n",
      "{'CPU Ball Name': 'AA31', 'GPIO': 'VSS'}\n",
      "AA35\n",
      "{'CPU Ball Name': 'AA35', 'GPIO': 'VSS'}\n",
      "AA40\n",
      "{'CPU Ball Name': 'AA40', 'GPIO': 'VSS'}\n",
      "AA44\n",
      "{'CPU Ball Name': 'AA44', 'GPIO': 'VSS'}\n",
      "AA57\n",
      "{'CPU Ball Name': 'AA57', 'GPIO': 'VSS'}\n",
      "AA59\n",
      "{'CPU Ball Name': 'AA59', 'GPIO': 'VSS'}\n",
      "AB16\n",
      "{'CPU Ball Name': 'AB16', 'GPIO': 'VSS'}\n",
      "AB21\n",
      "{'CPU Ball Name': 'AB21', 'GPIO': 'VSS'}\n",
      "AB26\n",
      "{'CPU Ball Name': 'AB26', 'GPIO': 'VSS'}\n",
      "AB31\n",
      "{'CPU Ball Name': 'AB31', 'GPIO': 'VSS'}\n",
      "AB35\n",
      "{'CPU Ball Name': 'AB35', 'GPIO': 'VSS'}\n",
      "AB54\n",
      "{'CPU Ball Name': 'AB54', 'GPIO': 'VSS'}\n",
      "AC4\n",
      "{'CPU Ball Name': 'AC4', 'GPIO': 'VSS'}\n",
      "AC6\n",
      "{'CPU Ball Name': 'AC6', 'GPIO': 'VSS'}\n",
      "AC8\n",
      "{'CPU Ball Name': 'AC8', 'GPIO': 'VSS'}\n",
      "AC40\n",
      "{'CPU Ball Name': 'AC40', 'GPIO': 'VSS'}\n",
      "AC44\n",
      "{'CPU Ball Name': 'AC44', 'GPIO': 'VSS'}\n",
      "AC51\n",
      "{'CPU Ball Name': 'AC51', 'GPIO': 'VSS'}\n",
      "AC55\n",
      "{'CPU Ball Name': 'AC55', 'GPIO': 'VSS'}\n",
      "AD21\n",
      "{'CPU Ball Name': 'AD21', 'GPIO': 'VSS'}\n",
      "AD26\n",
      "{'CPU Ball Name': 'AD26', 'GPIO': 'VSS'}\n",
      "AD31\n",
      "{'CPU Ball Name': 'AD31', 'GPIO': 'VSS'}\n",
      "AD35\n",
      "{'CPU Ball Name': 'AD35', 'GPIO': 'VSS'}\n",
      "AD46\n",
      "{'CPU Ball Name': 'AD46', 'GPIO': 'VSS'}\n",
      "AD48\n",
      "{'CPU Ball Name': 'AD48', 'GPIO': 'VSS'}\n",
      "AD58\n",
      "{'CPU Ball Name': 'AD58', 'GPIO': 'VSS'}\n",
      "AE9\n",
      "{'CPU Ball Name': 'AE9', 'GPIO': 'VSS'}\n",
      "AE12\n",
      "{'CPU Ball Name': 'AE12', 'GPIO': 'VSS'}\n",
      "AE17\n",
      "{'CPU Ball Name': 'AE17', 'GPIO': 'VSS'}\n",
      "AE22\n",
      "{'CPU Ball Name': 'AE22', 'GPIO': 'VSS'}\n",
      "AE27\n",
      "{'CPU Ball Name': 'AE27', 'GPIO': 'VSS'}\n",
      "AE32\n",
      "{'CPU Ball Name': 'AE32', 'GPIO': 'VSS'}\n",
      "AE37\n",
      "{'CPU Ball Name': 'AE37', 'GPIO': 'VSS'}\n",
      "AE40\n",
      "{'CPU Ball Name': 'AE40', 'GPIO': 'VSS'}\n",
      "AE44\n",
      "{'CPU Ball Name': 'AE44', 'GPIO': 'VSS'}\n",
      "AE52\n",
      "{'CPU Ball Name': 'AE52', 'GPIO': 'VSS'}\n",
      "AF4\n",
      "{'CPU Ball Name': 'AF4', 'GPIO': 'VSS'}\n",
      "AF46\n",
      "{'CPU Ball Name': 'AF46', 'GPIO': 'VSS'}\n",
      "AG1\n",
      "{'CPU Ball Name': 'AG1', 'GPIO': 'VSS'}\n",
      "AG51\n",
      "{'CPU Ball Name': 'AG51', 'GPIO': 'VSS'}\n",
      "AG55\n",
      "{'CPU Ball Name': 'AG55', 'GPIO': 'VSS'}\n",
      "AG58\n",
      "{'CPU Ball Name': 'AG58', 'GPIO': 'VSS'}\n",
      "AH9\n",
      "{'CPU Ball Name': 'AH9', 'GPIO': 'VSS'}\n",
      "AJ3\n",
      "{'CPU Ball Name': 'AJ3', 'GPIO': 'VSS'}\n",
      "AJ41\n",
      "{'CPU Ball Name': 'AJ41', 'GPIO': 'VSS'}\n",
      "AJ47\n",
      "{'CPU Ball Name': 'AJ47', 'GPIO': 'VSS'}\n",
      "AJ49\n",
      "{'CPU Ball Name': 'AJ49', 'GPIO': 'VSS'}\n",
      "AJ54\n",
      "{'CPU Ball Name': 'AJ54', 'GPIO': 'VSS'}\n",
      "AK4\n",
      "{'CPU Ball Name': 'AK4', 'GPIO': 'VSS'}\n",
      "AK9\n",
      "{'CPU Ball Name': 'AK9', 'GPIO': 'VSS'}\n",
      "AK20\n",
      "{'CPU Ball Name': 'AK20', 'GPIO': 'VSS'}\n",
      "AK25\n",
      "{'CPU Ball Name': 'AK25', 'GPIO': 'VSS'}\n",
      "AK30\n",
      "{'CPU Ball Name': 'AK30', 'GPIO': 'VSS'}\n",
      "AK37\n",
      "{'CPU Ball Name': 'AK37', 'GPIO': 'VSS'}\n",
      "AK57\n",
      "{'CPU Ball Name': 'AK57', 'GPIO': 'VSS'}\n",
      "AK59\n",
      "{'CPU Ball Name': 'AK59', 'GPIO': 'VSS'}\n",
      "AL4\n",
      "{'CPU Ball Name': 'AL4', 'GPIO': 'VSS'}\n",
      "AL15\n",
      "{'CPU Ball Name': 'AL15', 'GPIO': 'VSS'}\n",
      "AL17\n",
      "{'CPU Ball Name': 'AL17', 'GPIO': 'VSS'}\n",
      "AL22\n",
      "{'CPU Ball Name': 'AL22', 'GPIO': 'VSS'}\n",
      "AL41\n",
      "{'CPU Ball Name': 'AL41', 'GPIO': 'VSS'}\n",
      "AL54\n",
      "{'CPU Ball Name': 'AL54', 'GPIO': 'VSS'}\n",
      "AM3\n",
      "{'CPU Ball Name': 'AM3', 'GPIO': 'VSS'}\n",
      "AM9\n",
      "{'CPU Ball Name': 'AM9', 'GPIO': 'VSS'}\n",
      "AM11\n",
      "{'CPU Ball Name': 'AM11', 'GPIO': 'VSS'}\n",
      "AM51\n",
      "{'CPU Ball Name': 'AM51', 'GPIO': 'VSS'}\n",
      "AM55\n",
      "{'CPU Ball Name': 'AM55', 'GPIO': 'VSS'}\n",
      "AN17\n",
      "{'CPU Ball Name': 'AN17', 'GPIO': 'VSS'}\n",
      "AN40\n",
      "{'CPU Ball Name': 'AN40', 'GPIO': 'VSS'}\n",
      "AN46\n",
      "{'CPU Ball Name': 'AN46', 'GPIO': 'VSS'}\n",
      "AN48\n",
      "{'CPU Ball Name': 'AN48', 'GPIO': 'VSS'}\n",
      "AN58\n",
      "{'CPU Ball Name': 'AN58', 'GPIO': 'VSS'}\n",
      "AP1\n",
      "{'CPU Ball Name': 'AP1', 'GPIO': 'VSS'}\n",
      "AP9\n",
      "{'CPU Ball Name': 'AP9', 'GPIO': 'VSS'}\n",
      "AP15\n",
      "{'CPU Ball Name': 'AP15', 'GPIO': 'VSS'}\n",
      "AP20\n",
      "{'CPU Ball Name': 'AP20', 'GPIO': 'VSS'}\n",
      "AP22\n",
      "{'CPU Ball Name': 'AP22', 'GPIO': 'VSS'}\n",
      "AP25\n",
      "{'CPU Ball Name': 'AP25', 'GPIO': 'VSS'}\n",
      "AP35\n",
      "{'CPU Ball Name': 'AP35', 'GPIO': 'VSS'}\n",
      "AP51\n",
      "{'CPU Ball Name': 'AP51', 'GPIO': 'VSS'}\n",
      "AP55\n",
      "{'CPU Ball Name': 'AP55', 'GPIO': 'VSS'}\n",
      "AR4\n",
      "{'CPU Ball Name': 'AR4', 'GPIO': 'VSS'}\n",
      "AR54\n",
      "{'CPU Ball Name': 'AR54', 'GPIO': 'VSS'}\n",
      "AT6\n",
      "{'CPU Ball Name': 'AT6', 'GPIO': 'VSS'}\n",
      "AT8\n",
      "{'CPU Ball Name': 'AT8', 'GPIO': 'VSS'}\n",
      "AT47\n",
      "{'CPU Ball Name': 'AT47', 'GPIO': 'VSS'}\n",
      "AT57\n",
      "{'CPU Ball Name': 'AT57', 'GPIO': 'VSS'}\n",
      "AT59\n",
      "{'CPU Ball Name': 'AT59', 'GPIO': 'VSS'}\n",
      "AU54\n",
      "{'CPU Ball Name': 'AU54', 'GPIO': 'VSS'}\n",
      "AV4\n",
      "{'CPU Ball Name': 'AV4', 'GPIO': 'VSS'}\n",
      "AV9\n",
      "{'CPU Ball Name': 'AV9', 'GPIO': 'VSS'}\n",
      "AV11\n",
      "{'CPU Ball Name': 'AV11', 'GPIO': 'VSS'}\n",
      "AW1\n",
      "{'CPU Ball Name': 'AW1', 'GPIO': 'VSS'}\n",
      "AW14\n",
      "{'CPU Ball Name': 'AW14', 'GPIO': 'VSS'}\n",
      "AW51\n",
      "{'CPU Ball Name': 'AW51', 'GPIO': 'VSS'}\n",
      "AW55\n",
      "{'CPU Ball Name': 'AW55', 'GPIO': 'VSS'}\n",
      "AY1\n",
      "{'CPU Ball Name': 'AY1', 'GPIO': 'VSS'}\n",
      "AY9\n",
      "{'CPU Ball Name': 'AY9', 'GPIO': 'VSS'}\n",
      "AY43\n",
      "{'CPU Ball Name': 'AY43', 'GPIO': 'VSS'}\n",
      "AY46\n",
      "{'CPU Ball Name': 'AY46', 'GPIO': 'VSS'}\n",
      "AY48\n",
      "{'CPU Ball Name': 'AY48', 'GPIO': 'VSS'}\n",
      "AY51\n",
      "{'CPU Ball Name': 'AY51', 'GPIO': 'VSS'}\n",
      "AY55\n",
      "{'CPU Ball Name': 'AY55', 'GPIO': 'VSS'}\n",
      "AY58\n",
      "{'CPU Ball Name': 'AY58', 'GPIO': 'VSS'}\n",
      "BA4\n",
      "{'CPU Ball Name': 'BA4', 'GPIO': 'VSS'}\n",
      "BB6\n",
      "{'CPU Ball Name': 'BB6', 'GPIO': 'VSS'}\n",
      "BB8\n",
      "{'CPU Ball Name': 'BB8', 'GPIO': 'VSS'}\n",
      "BB9\n",
      "{'CPU Ball Name': 'BB9', 'GPIO': 'VSS'}\n",
      "BB12\n",
      "{'CPU Ball Name': 'BB12', 'GPIO': 'VSS'}\n",
      "BB54\n",
      "{'CPU Ball Name': 'BB54', 'GPIO': 'VSS'}\n",
      "BC14\n",
      "{'CPU Ball Name': 'BC14', 'GPIO': 'VSS'}\n",
      "BC47\n",
      "{'CPU Ball Name': 'BC47', 'GPIO': 'VSS'}\n",
      "BC57\n",
      "{'CPU Ball Name': 'BC57', 'GPIO': 'VSS'}\n",
      "BC59\n",
      "{'CPU Ball Name': 'BC59', 'GPIO': 'VSS'}\n",
      "BD4\n",
      "{'CPU Ball Name': 'BD4', 'GPIO': 'VSS'}\n",
      "BD54\n",
      "{'CPU Ball Name': 'BD54', 'GPIO': 'VSS'}\n",
      "BE1\n",
      "{'CPU Ball Name': 'BE1', 'GPIO': 'VSS'}\n",
      "BE9\n",
      "{'CPU Ball Name': 'BE9', 'GPIO': 'VSS'}\n",
      "BE12\n",
      "{'CPU Ball Name': 'BE12', 'GPIO': 'VSS'}\n",
      "BE51\n",
      "{'CPU Ball Name': 'BE51', 'GPIO': 'VSS'}\n",
      "BE55\n",
      "{'CPU Ball Name': 'BE55', 'GPIO': 'VSS'}\n",
      "BF46\n",
      "{'CPU Ball Name': 'BF46', 'GPIO': 'VSS'}\n",
      "BF48\n",
      "{'CPU Ball Name': 'BF48', 'GPIO': 'VSS'}\n",
      "BF58\n",
      "{'CPU Ball Name': 'BF58', 'GPIO': 'VSS'}\n",
      "BG1\n",
      "{'CPU Ball Name': 'BG1', 'GPIO': 'VSS'}\n",
      "BG9\n",
      "{'CPU Ball Name': 'BG9', 'GPIO': 'VSS'}\n",
      "BG12\n",
      "{'CPU Ball Name': 'BG12', 'GPIO': 'VSS'}\n",
      "BG44\n",
      "{'CPU Ball Name': 'BG44', 'GPIO': 'VSS'}\n",
      "BG52\n",
      "{'CPU Ball Name': 'BG52', 'GPIO': 'VSS'}\n",
      "BH4\n",
      "{'CPU Ball Name': 'BH4', 'GPIO': 'VSS'}\n",
      "BH46\n",
      "{'CPU Ball Name': 'BH46', 'GPIO': 'VSS'}\n",
      "BH48\n",
      "{'CPU Ball Name': 'BH48', 'GPIO': 'VSS'}\n",
      "BH58\n",
      "{'CPU Ball Name': 'BH58', 'GPIO': 'VSS'}\n",
      "BJ6\n",
      "{'CPU Ball Name': 'BJ6', 'GPIO': 'VSS'}\n",
      "BJ8\n",
      "{'CPU Ball Name': 'BJ8', 'GPIO': 'VSS'}\n",
      "BJ9\n",
      "{'CPU Ball Name': 'BJ9', 'GPIO': 'VSS'}\n",
      "BJ51\n",
      "{'CPU Ball Name': 'BJ51', 'GPIO': 'VSS'}\n",
      "BJ55\n",
      "{'CPU Ball Name': 'BJ55', 'GPIO': 'VSS'}\n",
      "BL4\n",
      "{'CPU Ball Name': 'BL4', 'GPIO': 'VSS'}\n",
      "BL9\n",
      "{'CPU Ball Name': 'BL9', 'GPIO': 'VSS'}\n",
      "BL11\n",
      "{'CPU Ball Name': 'BL11', 'GPIO': 'VSS'}\n",
      "BL54\n",
      "{'CPU Ball Name': 'BL54', 'GPIO': 'VSS'}\n",
      "BM1\n",
      "{'CPU Ball Name': 'BM1', 'GPIO': 'VSS'}\n",
      "BM14\n",
      "{'CPU Ball Name': 'BM14', 'GPIO': 'VSS'}\n",
      "BM47\n",
      "{'CPU Ball Name': 'BM47', 'GPIO': 'VSS'}\n",
      "BM57\n",
      "{'CPU Ball Name': 'BM57', 'GPIO': 'VSS'}\n",
      "BM59\n",
      "{'CPU Ball Name': 'BM59', 'GPIO': 'VSS'}\n",
      "BN1\n",
      "{'CPU Ball Name': 'BN1', 'GPIO': 'VSS'}\n",
      "BN9\n",
      "{'CPU Ball Name': 'BN9', 'GPIO': 'VSS'}\n",
      "BN54\n",
      "{'CPU Ball Name': 'BN54', 'GPIO': 'VSS'}\n",
      "BP4\n",
      "{'CPU Ball Name': 'BP4', 'GPIO': 'VSS'}\n",
      "BP51\n",
      "{'CPU Ball Name': 'BP51', 'GPIO': 'VSS'}\n",
      "BP55\n",
      "{'CPU Ball Name': 'BP55', 'GPIO': 'VSS'}\n",
      "BR6\n",
      "{'CPU Ball Name': 'BR6', 'GPIO': 'VSS'}\n",
      "BR8\n",
      "{'CPU Ball Name': 'BR8', 'GPIO': 'VSS'}\n",
      "BR9\n",
      "{'CPU Ball Name': 'BR9', 'GPIO': 'VSS'}\n",
      "BR43\n",
      "{'CPU Ball Name': 'BR43', 'GPIO': 'VSS'}\n",
      "BR46\n",
      "{'CPU Ball Name': 'BR46', 'GPIO': 'VSS'}\n",
      "BR48\n",
      "{'CPU Ball Name': 'BR48', 'GPIO': 'VSS'}\n",
      "BR58\n",
      "{'CPU Ball Name': 'BR58', 'GPIO': 'VSS'}\n",
      "BT4\n",
      "{'CPU Ball Name': 'BT4', 'GPIO': 'VSS'}\n",
      "BT51\n",
      "{'CPU Ball Name': 'BT51', 'GPIO': 'VSS'}\n",
      "BT55\n",
      "{'CPU Ball Name': 'BT55', 'GPIO': 'VSS'}\n",
      "BU9\n",
      "{'CPU Ball Name': 'BU9', 'GPIO': 'VSS'}\n",
      "BU54\n",
      "{'CPU Ball Name': 'BU54', 'GPIO': 'VSS'}\n",
      "BV1\n",
      "{'CPU Ball Name': 'BV1', 'GPIO': 'VSS'}\n",
      "BV47\n",
      "{'CPU Ball Name': 'BV47', 'GPIO': 'VSS'}\n",
      "BV57\n",
      "{'CPU Ball Name': 'BV57', 'GPIO': 'VSS'}\n",
      "BV59\n",
      "{'CPU Ball Name': 'BV59', 'GPIO': 'VSS'}\n",
      "BW4\n",
      "{'CPU Ball Name': 'BW4', 'GPIO': 'VSS'}\n",
      "BW9\n",
      "{'CPU Ball Name': 'BW9', 'GPIO': 'VSS'}\n",
      "BW54\n",
      "{'CPU Ball Name': 'BW54', 'GPIO': 'VSS'}\n",
      "BY3\n",
      "{'CPU Ball Name': 'BY3', 'GPIO': 'VSS'}\n",
      "CA14\n",
      "{'CPU Ball Name': 'CA14', 'GPIO': 'VSS'}\n",
      "CA43\n",
      "{'CPU Ball Name': 'CA43', 'GPIO': 'VSS'}\n",
      "CA46\n",
      "{'CPU Ball Name': 'CA46', 'GPIO': 'VSS'}\n",
      "CA48\n",
      "{'CPU Ball Name': 'CA48', 'GPIO': 'VSS'}\n",
      "CA51\n",
      "{'CPU Ball Name': 'CA51', 'GPIO': 'VSS'}\n",
      "CA55\n",
      "{'CPU Ball Name': 'CA55', 'GPIO': 'VSS'}\n",
      "CA58\n",
      "{'CPU Ball Name': 'CA58', 'GPIO': 'VSS'}\n",
      "CB4\n",
      "{'CPU Ball Name': 'CB4', 'GPIO': 'VSS'}\n",
      "CB6\n",
      "{'CPU Ball Name': 'CB6', 'GPIO': 'VSS'}\n",
      "CB8\n",
      "{'CPU Ball Name': 'CB8', 'GPIO': 'VSS'}\n",
      "CB9\n",
      "{'CPU Ball Name': 'CB9', 'GPIO': 'VSS'}\n",
      "CC1\n",
      "{'CPU Ball Name': 'CC1', 'GPIO': 'VSS'}\n",
      "CC52\n",
      "{'CPU Ball Name': 'CC52', 'GPIO': 'VSS'}\n",
      "CD46\n",
      "{'CPU Ball Name': 'CD46', 'GPIO': 'VSS'}\n",
      "CD58\n",
      "{'CPU Ball Name': 'CD58', 'GPIO': 'VSS'}\n",
      "CE51\n",
      "{'CPU Ball Name': 'CE51', 'GPIO': 'VSS'}\n",
      "CE55\n",
      "{'CPU Ball Name': 'CE55', 'GPIO': 'VSS'}\n",
      "CF47\n",
      "{'CPU Ball Name': 'CF47', 'GPIO': 'VSS'}\n",
      "CF49\n",
      "{'CPU Ball Name': 'CF49', 'GPIO': 'VSS'}\n",
      "CF54\n",
      "{'CPU Ball Name': 'CF54', 'GPIO': 'VSS'}\n",
      "CG57\n",
      "{'CPU Ball Name': 'CG57', 'GPIO': 'VSS'}\n",
      "CG59\n",
      "{'CPU Ball Name': 'CG59', 'GPIO': 'VSS'}\n",
      "CH6\n",
      "{'CPU Ball Name': 'CH6', 'GPIO': 'VSS'}\n",
      "CH8\n",
      "{'CPU Ball Name': 'CH8', 'GPIO': 'VSS'}\n",
      "CH9\n",
      "{'CPU Ball Name': 'CH9', 'GPIO': 'VSS'}\n",
      "CH11\n",
      "{'CPU Ball Name': 'CH11', 'GPIO': 'VSS'}\n",
      "CH12\n",
      "{'CPU Ball Name': 'CH12', 'GPIO': 'VSS'}\n",
      "CH54\n",
      "{'CPU Ball Name': 'CH54', 'GPIO': 'VSS'}\n",
      "CJ4\n",
      "{'CPU Ball Name': 'CJ4', 'GPIO': 'VSS'}\n",
      "CJ14\n",
      "{'CPU Ball Name': 'CJ14', 'GPIO': 'VSS'}\n",
      "CJ44\n",
      "{'CPU Ball Name': 'CJ44', 'GPIO': 'VSS'}\n",
      "CK1\n",
      "{'CPU Ball Name': 'CK1', 'GPIO': 'VSS'}\n",
      "CK3\n",
      "{'CPU Ball Name': 'CK3', 'GPIO': 'VSS'}\n",
      "CK43\n",
      "{'CPU Ball Name': 'CK43', 'GPIO': 'VSS'}\n",
      "CK46\n",
      "{'CPU Ball Name': 'CK46', 'GPIO': 'VSS'}\n",
      "CK48\n",
      "{'CPU Ball Name': 'CK48', 'GPIO': 'VSS'}\n",
      "CK51\n",
      "{'CPU Ball Name': 'CK51', 'GPIO': 'VSS'}\n",
      "CK55\n",
      "{'CPU Ball Name': 'CK55', 'GPIO': 'VSS'}\n",
      "CK58\n",
      "{'CPU Ball Name': 'CK58', 'GPIO': 'VSS'}\n",
      "CM52\n",
      "{'CPU Ball Name': 'CM52', 'GPIO': 'VSS'}\n",
      "CN46\n",
      "{'CPU Ball Name': 'CN46', 'GPIO': 'VSS'}\n",
      "CN58\n",
      "{'CPU Ball Name': 'CN58', 'GPIO': 'VSS'}\n",
      "CP51\n",
      "{'CPU Ball Name': 'CP51', 'GPIO': 'VSS'}\n",
      "CP55\n",
      "{'CPU Ball Name': 'CP55', 'GPIO': 'VSS'}\n",
      "CR43\n",
      "{'CPU Ball Name': 'CR43', 'GPIO': 'VSS'}\n",
      "CR47\n",
      "{'CPU Ball Name': 'CR47', 'GPIO': 'VSS'}\n",
      "CR49\n",
      "{'CPU Ball Name': 'CR49', 'GPIO': 'VSS'}\n",
      "CR54\n",
      "{'CPU Ball Name': 'CR54', 'GPIO': 'VSS'}\n",
      "CT6\n",
      "{'CPU Ball Name': 'CT6', 'GPIO': 'VSS'}\n",
      "CT8\n",
      "{'CPU Ball Name': 'CT8', 'GPIO': 'VSS'}\n",
      "CT9\n",
      "{'CPU Ball Name': 'CT9', 'GPIO': 'VSS'}\n",
      "CT11\n",
      "{'CPU Ball Name': 'CT11', 'GPIO': 'VSS'}\n",
      "CT12\n",
      "{'CPU Ball Name': 'CT12', 'GPIO': 'RSVD_TP'}\n",
      "CT57\n",
      "{'CPU Ball Name': 'CT57', 'GPIO': 'VSS'}\n",
      "CT59\n",
      "{'CPU Ball Name': 'CT59', 'GPIO': 'VSS'}\n",
      "CU4\n",
      "{'CPU Ball Name': 'CU4', 'GPIO': 'VSS'}\n",
      "CU54\n",
      "{'CPU Ball Name': 'CU54', 'GPIO': 'VSS'}\n",
      "CV14\n",
      "{'CPU Ball Name': 'CV14', 'GPIO': 'VSS'}\n",
      "CW43\n",
      "{'CPU Ball Name': 'CW43', 'GPIO': 'VSS'}\n",
      "CW46\n",
      "{'CPU Ball Name': 'CW46', 'GPIO': 'VSS'}\n",
      "CW48\n",
      "{'CPU Ball Name': 'CW48', 'GPIO': 'VSS'}\n",
      "CW51\n",
      "{'CPU Ball Name': 'CW51', 'GPIO': 'VSS'}\n",
      "CW55\n",
      "{'CPU Ball Name': 'CW55', 'GPIO': 'VSS'}\n",
      "CW58\n",
      "{'CPU Ball Name': 'CW58', 'GPIO': 'VSS'}\n",
      "CY51\n",
      "{'CPU Ball Name': 'CY51', 'GPIO': 'VSS'}\n",
      "CY55\n",
      "{'CPU Ball Name': 'CY55', 'GPIO': 'VSS'}\n",
      "DA6\n",
      "{'CPU Ball Name': 'DA6', 'GPIO': 'VSS'}\n",
      "DA8\n",
      "{'CPU Ball Name': 'DA8', 'GPIO': 'VSS'}\n",
      "DA9\n",
      "{'CPU Ball Name': 'DA9', 'GPIO': 'VSS'}\n",
      "DA11\n",
      "{'CPU Ball Name': 'DA11', 'GPIO': 'VSS'}\n",
      "DA12\n",
      "{'CPU Ball Name': 'DA12', 'GPIO': 'VSS'}\n",
      "DB4\n",
      "{'CPU Ball Name': 'DB4', 'GPIO': 'VSS'}\n",
      "DB14\n",
      "{'CPU Ball Name': 'DB14', 'GPIO': 'VSS'}\n",
      "DB54\n",
      "{'CPU Ball Name': 'DB54', 'GPIO': 'VSS'}\n",
      "DC47\n",
      "{'CPU Ball Name': 'DC47', 'GPIO': 'VSS'}\n",
      "DC54\n",
      "{'CPU Ball Name': 'DC54', 'GPIO': 'VSS'}\n",
      "DC57\n",
      "{'CPU Ball Name': 'DC57', 'GPIO': 'VSS'}\n",
      "DC59\n",
      "{'CPU Ball Name': 'DC59', 'GPIO': 'VSS'}\n",
      "DE44\n",
      "{'CPU Ball Name': 'DE44', 'GPIO': 'VSS'}\n",
      "DE51\n",
      "{'CPU Ball Name': 'DE51', 'GPIO': 'VSS'}\n",
      "DE55\n",
      "{'CPU Ball Name': 'DE55', 'GPIO': 'VSS'}\n",
      "DF43\n",
      "{'CPU Ball Name': 'DF43', 'GPIO': 'VSS'}\n",
      "DF46\n",
      "{'CPU Ball Name': 'DF46', 'GPIO': 'VSS'}\n",
      "DF48\n",
      "{'CPU Ball Name': 'DF48', 'GPIO': 'VSS'}\n",
      "DF58\n",
      "{'CPU Ball Name': 'DF58', 'GPIO': 'VSS'}\n",
      "DG6\n",
      "{'CPU Ball Name': 'DG6', 'GPIO': 'VSS'}\n",
      "DG8\n",
      "{'CPU Ball Name': 'DG8', 'GPIO': 'VSS'}\n",
      "DG9\n",
      "{'CPU Ball Name': 'DG9', 'GPIO': 'VSS'}\n",
      "DG11\n",
      "{'CPU Ball Name': 'DG11', 'GPIO': 'VSS'}\n",
      "DG12\n",
      "{'CPU Ball Name': 'DG12', 'GPIO': 'VSS'}\n",
      "DG51\n",
      "{'CPU Ball Name': 'DG51', 'GPIO': 'VSS'}\n",
      "DG55\n",
      "{'CPU Ball Name': 'DG55', 'GPIO': 'VSS'}\n",
      "DH4\n",
      "{'CPU Ball Name': 'DH4', 'GPIO': 'VSS'}\n",
      "DH54\n",
      "{'CPU Ball Name': 'DH54', 'GPIO': 'VSS'}\n",
      "DJ47\n",
      "{'CPU Ball Name': 'DJ47', 'GPIO': 'VSS'}\n",
      "DJ57\n",
      "{'CPU Ball Name': 'DJ57', 'GPIO': 'VSS'}\n",
      "DJ59\n",
      "{'CPU Ball Name': 'DJ59', 'GPIO': 'VSS'}\n",
      "DK14\n",
      "{'CPU Ball Name': 'DK14', 'GPIO': 'VSS'}\n",
      "DK54\n",
      "{'CPU Ball Name': 'DK54', 'GPIO': 'VSS'}\n",
      "DL10\n",
      "{'CPU Ball Name': 'DL10', 'GPIO': 'VSS'}\n",
      "DL11\n",
      "{'CPU Ball Name': 'DL11', 'GPIO': 'VSS'}\n",
      "DL13\n",
      "{'CPU Ball Name': 'DL13', 'GPIO': 'VSS'}\n",
      "DM4\n",
      "{'CPU Ball Name': 'DM4', 'GPIO': 'VSS'}\n",
      "DM6\n",
      "{'CPU Ball Name': 'DM6', 'GPIO': 'VSS'}\n",
      "DM41\n",
      "{'CPU Ball Name': 'DM41', 'GPIO': 'VSS'}\n",
      "DM46\n",
      "{'CPU Ball Name': 'DM46', 'GPIO': 'VSS'}\n",
      "DM48\n",
      "{'CPU Ball Name': 'DM48', 'GPIO': 'VSS'}\n",
      "DM51\n",
      "{'CPU Ball Name': 'DM51', 'GPIO': 'VSS'}\n",
      "DM55\n",
      "{'CPU Ball Name': 'DM55', 'GPIO': 'VSS'}\n",
      "DM58\n",
      "{'CPU Ball Name': 'DM58', 'GPIO': 'VSS'}\n",
      "DM61\n",
      "{'CPU Ball Name': 'DM61', 'GPIO': 'VSS'}\n",
      "DN8\n",
      "{'CPU Ball Name': 'DN8', 'GPIO': 'VSS'}\n",
      "DN13\n",
      "{'CPU Ball Name': 'DN13', 'GPIO': 'VSS'}\n",
      "DN40\n",
      "{'CPU Ball Name': 'DN40', 'GPIO': 'VSS'}\n",
      "DP46\n",
      "{'CPU Ball Name': 'DP46', 'GPIO': 'VSS'}\n",
      "DP49\n",
      "{'CPU Ball Name': 'DP49', 'GPIO': 'VSS'}\n",
      "DT8\n",
      "{'CPU Ball Name': 'DT8', 'GPIO': 'VSS'}\n",
      "DT13\n",
      "{'CPU Ball Name': 'DT13', 'GPIO': 'VSS'}\n",
      "DT52\n",
      "{'CPU Ball Name': 'DT52', 'GPIO': 'VSS'}\n",
      "DV4\n",
      "{'CPU Ball Name': 'DV4', 'GPIO': 'VSS'}\n",
      "DV6\n",
      "{'CPU Ball Name': 'DV6', 'GPIO': 'VSS'}\n",
      "DV8\n",
      "{'CPU Ball Name': 'DV8', 'GPIO': 'VSS'}\n",
      "DV13\n",
      "{'CPU Ball Name': 'DV13', 'GPIO': 'VSS'}\n",
      "DV44\n",
      "{'CPU Ball Name': 'DV44', 'GPIO': 'VSS'}\n",
      "DV49\n",
      "{'CPU Ball Name': 'DV49', 'GPIO': 'VSS'}\n",
      "DV56\n",
      "{'CPU Ball Name': 'DV56', 'GPIO': 'VSS'}\n",
      "DV58\n",
      "{'CPU Ball Name': 'DV58', 'GPIO': 'VSS'}\n",
      "DW14\n",
      "{'CPU Ball Name': 'DW14', 'GPIO': 'VSS'}\n",
      "DW25\n",
      "{'CPU Ball Name': 'DW25', 'GPIO': 'VSS'}\n",
      "DW35\n",
      "{'CPU Ball Name': 'DW35', 'GPIO': 'VSS'}\n",
      "DY8\n",
      "{'CPU Ball Name': 'DY8', 'GPIO': 'VSS'}\n",
      "DY13\n",
      "{'CPU Ball Name': 'DY13', 'GPIO': 'VSS'}\n",
      "DY33\n",
      "{'CPU Ball Name': 'DY33', 'GPIO': 'VSS'}\n",
      "DY36\n",
      "{'CPU Ball Name': 'DY36', 'GPIO': 'VSS'}\n",
      "DY38\n",
      "{'CPU Ball Name': 'DY38', 'GPIO': 'VSS'}\n",
      "DY52\n",
      "{'CPU Ball Name': 'DY52', 'GPIO': 'VSS'}\n",
      "EB8\n",
      "{'CPU Ball Name': 'EB8', 'GPIO': 'VSS'}\n",
      "EB13\n",
      "{'CPU Ball Name': 'EB13', 'GPIO': 'VSS'}\n",
      "EB26\n",
      "{'CPU Ball Name': 'EB26', 'GPIO': 'VSS'}\n",
      "EB31\n",
      "{'CPU Ball Name': 'EB31', 'GPIO': 'VSS'}\n",
      "EC21\n",
      "{'CPU Ball Name': 'EC21', 'GPIO': 'VSS'}\n",
      "EC28\n",
      "{'CPU Ball Name': 'EC28', 'GPIO': 'VSS'}\n",
      "ED4\n",
      "{'CPU Ball Name': 'ED4', 'GPIO': 'VSS'}\n",
      "ED6\n",
      "{'CPU Ball Name': 'ED6', 'GPIO': 'VSS'}\n",
      "ED8\n",
      "{'CPU Ball Name': 'ED8', 'GPIO': 'VSS'}\n",
      "ED13\n",
      "{'CPU Ball Name': 'ED13', 'GPIO': 'VSS'}\n",
      "ED56\n",
      "{'CPU Ball Name': 'ED56', 'GPIO': 'VSS'}\n",
      "ED58\n",
      "{'CPU Ball Name': 'ED58', 'GPIO': 'VSS'}\n",
      "ED60\n",
      "{'CPU Ball Name': 'ED60', 'GPIO': 'VSS'}\n",
      "EE16\n",
      "{'CPU Ball Name': 'EE16', 'GPIO': 'VSS'}\n",
      "EE43\n",
      "{'CPU Ball Name': 'EE43', 'GPIO': 'VSS'}\n",
      "EE51\n",
      "{'CPU Ball Name': 'EE51', 'GPIO': 'VSS'}\n",
      "EF8\n",
      "{'CPU Ball Name': 'EF8', 'GPIO': 'VSS'}\n",
      "EF13\n",
      "{'CPU Ball Name': 'EF13', 'GPIO': 'VSS'}\n",
      "EH8\n",
      "{'CPU Ball Name': 'EH8', 'GPIO': 'VSS'}\n",
      "EH13\n",
      "{'CPU Ball Name': 'EH13', 'GPIO': 'VSS'}\n",
      "EK21\n",
      "{'CPU Ball Name': 'EK21', 'GPIO': 'VSS'}\n",
      "EK28\n",
      "{'CPU Ball Name': 'EK28', 'GPIO': 'VSS'}\n",
      "EK36\n",
      "{'CPU Ball Name': 'EK36', 'GPIO': 'VSS'}\n",
      "EK43\n",
      "{'CPU Ball Name': 'EK43', 'GPIO': 'VSS'}\n",
      "EK51\n",
      "{'CPU Ball Name': 'EK51', 'GPIO': 'VSS'}\n",
      "EK56\n",
      "{'CPU Ball Name': 'EK56', 'GPIO': 'VSS'}\n",
      "EK58\n",
      "{'CPU Ball Name': 'EK58', 'GPIO': 'VSS'}\n",
      "EL4\n",
      "{'CPU Ball Name': 'EL4', 'GPIO': 'VSS'}\n",
      "EL6\n",
      "{'CPU Ball Name': 'EL6', 'GPIO': 'VSS'}\n",
      "EL8\n",
      "{'CPU Ball Name': 'EL8', 'GPIO': 'VSS'}\n",
      "EL13\n",
      "{'CPU Ball Name': 'EL13', 'GPIO': 'VSS'}\n",
      "EN8\n",
      "{'CPU Ball Name': 'EN8', 'GPIO': 'VSS'}\n",
      "EN13\n",
      "{'CPU Ball Name': 'EN13', 'GPIO': 'VSS'}\n",
      "EP14\n",
      "{'CPU Ball Name': 'EP14', 'GPIO': 'VSS'}\n",
      "ER1\n",
      "{'CPU Ball Name': 'ER1', 'GPIO': 'VSS'}\n",
      "ER3\n",
      "{'CPU Ball Name': 'ER3', 'GPIO': 'VSS'}\n",
      "ER8\n",
      "{'CPU Ball Name': 'ER8', 'GPIO': 'VSS'}\n",
      "ER13\n",
      "{'CPU Ball Name': 'ER13', 'GPIO': 'VSS'}\n",
      "ER21\n",
      "{'CPU Ball Name': 'ER21', 'GPIO': 'VSS'}\n",
      "ER28\n",
      "{'CPU Ball Name': 'ER28', 'GPIO': 'VSS'}\n",
      "ER36\n",
      "{'CPU Ball Name': 'ER36', 'GPIO': 'VSS'}\n",
      "ER43\n",
      "{'CPU Ball Name': 'ER43', 'GPIO': 'VSS'}\n",
      "ER51\n",
      "{'CPU Ball Name': 'ER51', 'GPIO': 'VSS'}\n",
      "ER61\n",
      "{'CPU Ball Name': 'ER61', 'GPIO': 'VSS'}\n",
      "EU8\n",
      "{'CPU Ball Name': 'EU8', 'GPIO': 'VSS'}\n",
      "EU11\n",
      "{'CPU Ball Name': 'EU11', 'GPIO': 'VSS'}\n",
      "EU56\n",
      "{'CPU Ball Name': 'EU56', 'GPIO': 'VSS'}\n",
      "EU58\n",
      "{'CPU Ball Name': 'EU58', 'GPIO': 'VSS'}\n",
      "EV4\n",
      "{'CPU Ball Name': 'EV4', 'GPIO': 'VSS'}\n",
      "EV14\n",
      "{'CPU Ball Name': 'EV14', 'GPIO': 'VSS'}\n",
      "EV20\n",
      "{'CPU Ball Name': 'EV20', 'GPIO': 'VSS'}\n",
      "EV26\n",
      "{'CPU Ball Name': 'EV26', 'GPIO': 'VSS'}\n",
      "EV33\n",
      "{'CPU Ball Name': 'EV33', 'GPIO': 'VSS'}\n",
      "EV39\n",
      "{'CPU Ball Name': 'EV39', 'GPIO': 'VSS'}\n",
      "EV45\n",
      "{'CPU Ball Name': 'EV45', 'GPIO': 'VSS'}\n",
      "EV52\n",
      "{'CPU Ball Name': 'EV52', 'GPIO': 'VSS'}\n",
      "EV59\n",
      "{'CPU Ball Name': 'EV59', 'GPIO': 'VSS'}\n",
      "EW61\n",
      "{'CPU Ball Name': 'EW61', 'GPIO': 'VSS'}\n",
      "EY3\n",
      "{'CPU Ball Name': 'EY3', 'GPIO': 'VSS'}\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "EY4\n",
      "{'CPU Ball Name': 'EY4', 'GPIO': 'VSS'}\n",
      "EY6\n",
      "{'CPU Ball Name': 'EY6', 'GPIO': 'VSS'}\n",
      "EY9\n",
      "{'CPU Ball Name': 'EY9', 'GPIO': 'VSS'}\n",
      "EY14\n",
      "{'CPU Ball Name': 'EY14', 'GPIO': 'VSS'}\n",
      "EY20\n",
      "{'CPU Ball Name': 'EY20', 'GPIO': 'VSS'}\n",
      "EY26\n",
      "{'CPU Ball Name': 'EY26', 'GPIO': 'VSS'}\n",
      "EY33\n",
      "{'CPU Ball Name': 'EY33', 'GPIO': 'VSS'}\n",
      "EY39\n",
      "{'CPU Ball Name': 'EY39', 'GPIO': 'VSS'}\n",
      "EY45\n",
      "{'CPU Ball Name': 'EY45', 'GPIO': 'VSS'}\n",
      "EY52\n",
      "{'CPU Ball Name': 'EY52', 'GPIO': 'VSS'}\n",
      "EY56\n",
      "{'CPU Ball Name': 'EY56', 'GPIO': 'VSS'}\n",
      "EY58\n",
      "{'CPU Ball Name': 'EY58', 'GPIO': 'VSS'}\n",
      "EY59\n",
      "{'CPU Ball Name': 'EY59', 'GPIO': 'VSS'}\n",
      "FA7\n",
      "{'CPU Ball Name': 'FA7', 'GPIO': 'VSS'}\n",
      "FA40\n",
      "{'CPU Ball Name': 'FA40', 'GPIO': 'VSS'}\n",
      "FB1\n",
      "{'CPU Ball Name': 'FB1', 'GPIO': 'VSS'}\n",
      "FB14\n",
      "{'CPU Ball Name': 'FB14', 'GPIO': 'VSS'}\n",
      "FB26\n",
      "{'CPU Ball Name': 'FB26', 'GPIO': 'VSS'}\n",
      "FB42\n",
      "{'CPU Ball Name': 'FB42', 'GPIO': 'VSS'}\n",
      "FB48\n",
      "{'CPU Ball Name': 'FB48', 'GPIO': 'VSS'}\n",
      "FB59\n",
      "{'CPU Ball Name': 'FB59', 'GPIO': 'VSS'}\n",
      "FB61\n",
      "{'CPU Ball Name': 'FB61', 'GPIO': 'VSS'}\n",
      "FC2\n",
      "{'CPU Ball Name': 'FC2', 'GPIO': 'VSS'}\n",
      "FC55\n",
      "{'CPU Ball Name': 'FC55', 'GPIO': 'VSS'}\n",
      "FC56\n",
      "{'CPU Ball Name': 'FC56', 'GPIO': 'VSS'}\n",
      "FC58\n",
      "{'CPU Ball Name': 'FC58', 'GPIO': 'VSS'}\n",
      "FC60\n",
      "{'CPU Ball Name': 'FC60', 'GPIO': 'VSS'}\n",
      "R9\n",
      "{'CPU Ball Name': 'R9', 'GPIO': 'VIDSOUT'}\n",
      "U9\n",
      "{'CPU Ball Name': 'U9', 'GPIO': 'VIDSCK'}\n",
      "W9\n",
      "{'CPU Ball Name': 'W9', 'GPIO': 'VIDALERT#'}\n",
      "ET21\n",
      "{'CPU Ball Name': 'ET21', 'GPIO': 'VDDEN'}\n",
      "BJ11\n",
      "{'CPU Ball Name': 'BJ11', 'GPIO': 'RSVD_TP'}\n",
      "DJ6\n",
      "{'CPU Ball Name': 'DJ6', 'GPIO': 'VCCST_PWRGD_SX'}\n",
      "DJ8\n",
      "{'CPU Ball Name': 'DJ8', 'GPIO': 'VCCST_PWRGD'}\n",
      "DK4\n",
      "{'CPU Ball Name': 'DK4', 'GPIO': 'VCCST_OVERRIDE'}\n",
      "BJ12\n",
      "{'CPU Ball Name': 'BJ12', 'GPIO': 'RSVD_TP'}\n",
      "FB45\n",
      "{'CPU Ball Name': 'FB45', 'GPIO': 'RSVD'}\n",
      "BL12\n",
      "{'CPU Ball Name': 'BL12', 'GPIO': 'RSVD_TP'}\n",
      "EC38\n",
      "{'CPU Ball Name': 'EC38', 'GPIO': 'VCCRTC'}\n",
      "EB38\n",
      "{'CPU Ball Name': 'EB38', 'GPIO': 'VCCPRIM1P05_OUT_PCH'}\n",
      "EE36\n",
      "{'CPU Ball Name': 'EE36', 'GPIO': 'VCCPRIM1P05_OUT_PCH'}\n",
      "DV41\n",
      "{'CPU Ball Name': 'DV41', 'GPIO': 'VCCPRIM_3P3'}\n",
      "DW40\n",
      "{'CPU Ball Name': 'DW40', 'GPIO': 'VCCPRIM_3P3'}\n",
      "EB33\n",
      "{'CPU Ball Name': 'EB33', 'GPIO': 'VCCPRIM_3P3'}\n",
      "EC31\n",
      "{'CPU Ball Name': 'EC31', 'GPIO': 'VCCPRIM_3P3'}\n",
      "EC33\n",
      "{'CPU Ball Name': 'EC33', 'GPIO': 'VCCPRIM_3P3'}\n",
      "EE31\n",
      "{'CPU Ball Name': 'EE31', 'GPIO': 'VCCPRIM_3P3'}\n",
      "DW20\n",
      "{'CPU Ball Name': 'DW20', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DW22\n",
      "{'CPU Ball Name': 'DW22', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DW27\n",
      "{'CPU Ball Name': 'DW27', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DW30\n",
      "{'CPU Ball Name': 'DW30', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DY21\n",
      "{'CPU Ball Name': 'DY21', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DY23\n",
      "{'CPU Ball Name': 'DY23', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DY26\n",
      "{'CPU Ball Name': 'DY26', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DY28\n",
      "{'CPU Ball Name': 'DY28', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DY31\n",
      "{'CPU Ball Name': 'DY31', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EB18\n",
      "{'CPU Ball Name': 'EB18', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EB21\n",
      "{'CPU Ball Name': 'EB21', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EB23\n",
      "{'CPU Ball Name': 'EB23', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EB28\n",
      "{'CPU Ball Name': 'EB28', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EC14\n",
      "{'CPU Ball Name': 'EC14', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EC16\n",
      "{'CPU Ball Name': 'EC16', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EC23\n",
      "{'CPU Ball Name': 'EC23', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EC26\n",
      "{'CPU Ball Name': 'EC26', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EE14\n",
      "{'CPU Ball Name': 'EE14', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EE28\n",
      "{'CPU Ball Name': 'EE28', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EG14\n",
      "{'CPU Ball Name': 'EG14', 'GPIO': 'VCCPRIM_1P8'}\n",
      "FB33\n",
      "{'CPU Ball Name': 'FB33', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EE33\n",
      "{'CPU Ball Name': 'EE33', 'GPIO': 'VCCPGPPR'}\n",
      "EB41\n",
      "{'CPU Ball Name': 'EB41', 'GPIO': 'VCCPRIM_3P3'}\n",
      "DY41\n",
      "{'CPU Ball Name': 'DY41', 'GPIO': 'VCCPRIM_1P8'}\n",
      "DY42\n",
      "{'CPU Ball Name': 'DY42', 'GPIO': 'VCCPRIM_1P8'}\n",
      "EB42\n",
      "{'CPU Ball Name': 'EB42', 'GPIO': 'VCCPDSW_3P3'}\n",
      "FB52\n",
      "{'CPU Ball Name': 'FB52', 'GPIO': 'VCCLDOSTD_0P85'}\n",
      "AH30\n",
      "{'CPU Ball Name': 'AH30', 'GPIO': 'VSSINAUX_SENSE'}\n",
      "P1\n",
      "{'CPU Ball Name': 'P1', 'GPIO': 'VCCIN_AUX_FLTR'}\n",
      "DH45\n",
      "{'CPU Ball Name': 'DH45', 'GPIO': 'VCCIN_AUX'}\n",
      "DJ41\n",
      "{'CPU Ball Name': 'DJ41', 'GPIO': 'VCCIN_AUX'}\n",
      "DJ44\n",
      "{'CPU Ball Name': 'DJ44', 'GPIO': 'VCCIN_AUX'}\n",
      "DK40\n",
      "{'CPU Ball Name': 'DK40', 'GPIO': 'VCCIN_AUX'}\n",
      "DK43\n",
      "{'CPU Ball Name': 'DK43', 'GPIO': 'VCCIN_AUX'}\n",
      "DK45\n",
      "{'CPU Ball Name': 'DK45', 'GPIO': 'VCCIN_AUX'}\n",
      "DL44\n",
      "{'CPU Ball Name': 'DL44', 'GPIO': 'VCCIN_AUX'}\n",
      "DM1\n",
      "{'CPU Ball Name': 'DM1', 'GPIO': 'VCCIN_AUX'}\n",
      "DM14\n",
      "{'CPU Ball Name': 'DM14', 'GPIO': 'VCCIN_AUX'}\n",
      "DM43\n",
      "{'CPU Ball Name': 'DM43', 'GPIO': 'VCCIN_AUX'}\n",
      "DP41\n",
      "{'CPU Ball Name': 'DP41', 'GPIO': 'VCCIN_AUX'}\n",
      "DP42\n",
      "{'CPU Ball Name': 'DP42', 'GPIO': 'VCCIN_AUX'}\n",
      "DR14\n",
      "{'CPU Ball Name': 'DR14', 'GPIO': 'VCCIN_AUX'}\n",
      "DR40\n",
      "{'CPU Ball Name': 'DR40', 'GPIO': 'VCCIN_AUX'}\n",
      "DT41\n",
      "{'CPU Ball Name': 'DT41', 'GPIO': 'VCCIN_AUX'}\n",
      "DU14\n",
      "{'CPU Ball Name': 'DU14', 'GPIO': 'VCCIN_AUX'}\n",
      "DU40\n",
      "{'CPU Ball Name': 'DU40', 'GPIO': 'VCCIN_AUX'}\n",
      "DV2\n",
      "{'CPU Ball Name': 'DV2', 'GPIO': 'VCCIN_AUX'}\n",
      "ED2\n",
      "{'CPU Ball Name': 'ED2', 'GPIO': 'VCCIN_AUX'}\n",
      "EL2\n",
      "{'CPU Ball Name': 'EL2', 'GPIO': 'VCCIN_AUX'}\n",
      "B3\n",
      "{'CPU Ball Name': 'B3', 'GPIO': 'VCCIN_AUX'}\n",
      "D3\n",
      "{'CPU Ball Name': 'D3', 'GPIO': 'VCCIN_AUX'}\n",
      "E1\n",
      "{'CPU Ball Name': 'E1', 'GPIO': 'VCCIN_AUX'}\n",
      "F1\n",
      "{'CPU Ball Name': 'F1', 'GPIO': 'VCCIN_AUX'}\n",
      "F3\n",
      "{'CPU Ball Name': 'F3', 'GPIO': 'VCCIN_AUX'}\n",
      "G3\n",
      "{'CPU Ball Name': 'G3', 'GPIO': 'VCCIN_AUX'}\n",
      "H4\n",
      "{'CPU Ball Name': 'H4', 'GPIO': 'VCCIN_AUX'}\n",
      "J1\n",
      "{'CPU Ball Name': 'J1', 'GPIO': 'VCCIN_AUX'}\n",
      "J3\n",
      "{'CPU Ball Name': 'J3', 'GPIO': 'VCCIN_AUX'}\n",
      "L1\n",
      "{'CPU Ball Name': 'L1', 'GPIO': 'VCCIN_AUX'}\n",
      "L3\n",
      "{'CPU Ball Name': 'L3', 'GPIO': 'VCCIN_AUX'}\n",
      "N3\n",
      "{'CPU Ball Name': 'N3', 'GPIO': 'VCCIN_AUX'}\n",
      "AL20\n",
      "{'CPU Ball Name': 'AL20', 'GPIO': 'VCCIN_AUX'}\n",
      "AL32\n",
      "{'CPU Ball Name': 'AL32', 'GPIO': 'VCCIN_AUX'}\n",
      "AN20\n",
      "{'CPU Ball Name': 'AN20', 'GPIO': 'VCCIN_AUX'}\n",
      "AN22\n",
      "{'CPU Ball Name': 'AN22', 'GPIO': 'VCCIN_AUX'}\n",
      "AN30\n",
      "{'CPU Ball Name': 'AN30', 'GPIO': 'VCCIN_AUX'}\n",
      "AN32\n",
      "{'CPU Ball Name': 'AN32', 'GPIO': 'VCCIN_AUX'}\n",
      "AN37\n",
      "{'CPU Ball Name': 'AN37', 'GPIO': 'VCCIN_AUX'}\n",
      "AP17\n",
      "{'CPU Ball Name': 'AP17', 'GPIO': 'VCCIN_AUX'}\n",
      "AP27\n",
      "{'CPU Ball Name': 'AP27', 'GPIO': 'VCCIN_AUX'}\n",
      "AP30\n",
      "{'CPU Ball Name': 'AP30', 'GPIO': 'VCCIN_AUX'}\n",
      "AP32\n",
      "{'CPU Ball Name': 'AP32', 'GPIO': 'VCCIN_AUX'}\n",
      "AP37\n",
      "{'CPU Ball Name': 'AP37', 'GPIO': 'VCCIN_AUX'}\n",
      "DA1\n",
      "{'CPU Ball Name': 'DA1', 'GPIO': 'VCCGT '}\n",
      "CP44\n",
      "{'CPU Ball Name': 'CP44', 'GPIO': 'VCCGT'}\n",
      "CR45\n",
      "{'CPU Ball Name': 'CR45', 'GPIO': 'VCCGT'}\n",
      "CT44\n",
      "{'CPU Ball Name': 'CT44', 'GPIO': 'VCCGT'}\n",
      "CU43\n",
      "{'CPU Ball Name': 'CU43', 'GPIO': 'VCCGT'}\n",
      "CU45\n",
      "{'CPU Ball Name': 'CU45', 'GPIO': 'VCCGT'}\n",
      "CV4\n",
      "{'CPU Ball Name': 'CV4', 'GPIO': 'VCCGT'}\n",
      "CV44\n",
      "{'CPU Ball Name': 'CV44', 'GPIO': 'VCCGT'}\n",
      "CW1\n",
      "{'CPU Ball Name': 'CW1', 'GPIO': 'VCCGT'}\n",
      "CW3\n",
      "{'CPU Ball Name': 'CW3', 'GPIO': 'VCCGT'}\n",
      "CW6\n",
      "{'CPU Ball Name': 'CW6', 'GPIO': 'VCCGT'}\n",
      "CW8\n",
      "{'CPU Ball Name': 'CW8', 'GPIO': 'VCCGT'}\n",
      "CW9\n",
      "{'CPU Ball Name': 'CW9', 'GPIO': 'VCCGT'}\n",
      "CW11\n",
      "{'CPU Ball Name': 'CW11', 'GPIO': 'VCCGT'}\n",
      "CW12\n",
      "{'CPU Ball Name': 'CW12', 'GPIO': 'VCCGT'}\n",
      "CY4\n",
      "{'CPU Ball Name': 'CY4', 'GPIO': 'VCCGT'}\n",
      "CY14\n",
      "{'CPU Ball Name': 'CY14', 'GPIO': 'VCCGT'}\n",
      "CY44\n",
      "{'CPU Ball Name': 'CY44', 'GPIO': 'VCCGT'}\n",
      "DA43\n",
      "{'CPU Ball Name': 'DA43', 'GPIO': 'VCCGT'}\n",
      "DB45\n",
      "{'CPU Ball Name': 'DB45', 'GPIO': 'VCCGT'}\n",
      "DC1\n",
      "{'CPU Ball Name': 'DC1', 'GPIO': 'VCCGT'}\n",
      "DC3\n",
      "{'CPU Ball Name': 'DC3', 'GPIO': 'VCCGT'}\n",
      "DC4\n",
      "{'CPU Ball Name': 'DC4', 'GPIO': 'VCCGT'}\n",
      "DC6\n",
      "{'CPU Ball Name': 'DC6', 'GPIO': 'VCCGT'}\n",
      "DC8\n",
      "{'CPU Ball Name': 'DC8', 'GPIO': 'VCCGT'}\n",
      "DC9\n",
      "{'CPU Ball Name': 'DC9', 'GPIO': 'VCCGT'}\n",
      "DC11\n",
      "{'CPU Ball Name': 'DC11', 'GPIO': 'VCCGT'}\n",
      "DC12\n",
      "{'CPU Ball Name': 'DC12', 'GPIO': 'VCCGT'}\n",
      "DC44\n",
      "{'CPU Ball Name': 'DC44', 'GPIO': 'VCCGT'}\n",
      "DD1\n",
      "{'CPU Ball Name': 'DD1', 'GPIO': 'VCCGT'}\n",
      "DD3\n",
      "{'CPU Ball Name': 'DD3', 'GPIO': 'VCCGT'}\n",
      "DD14\n",
      "{'CPU Ball Name': 'DD14', 'GPIO': 'VCCGT'}\n",
      "DD43\n",
      "{'CPU Ball Name': 'DD43', 'GPIO': 'VCCGT'}\n",
      "DD45\n",
      "{'CPU Ball Name': 'DD45', 'GPIO': 'VCCGT'}\n",
      "DE4\n",
      "{'CPU Ball Name': 'DE4', 'GPIO': 'VCCGT'}\n",
      "DE6\n",
      "{'CPU Ball Name': 'DE6', 'GPIO': 'VCCGT'}\n",
      "DE8\n",
      "{'CPU Ball Name': 'DE8', 'GPIO': 'VCCGT'}\n",
      "DE9\n",
      "{'CPU Ball Name': 'DE9', 'GPIO': 'VCCGT'}\n",
      "DE11\n",
      "{'CPU Ball Name': 'DE11', 'GPIO': 'VCCGT'}\n",
      "DE12\n",
      "{'CPU Ball Name': 'DE12', 'GPIO': 'VCCGT'}\n",
      "DF1\n",
      "{'CPU Ball Name': 'DF1', 'GPIO': 'VCCGT'}\n",
      "DF3\n",
      "{'CPU Ball Name': 'DF3', 'GPIO': 'VCCGT'}\n",
      "DF14\n",
      "{'CPU Ball Name': 'DF14', 'GPIO': 'VCCGT'}\n",
      "DG4\n",
      "{'CPU Ball Name': 'DG4', 'GPIO': 'VCCGT'}\n",
      "EA14\n",
      "{'CPU Ball Name': 'EA14', 'GPIO': 'RSVD_TP'}\n",
      "CM44\n",
      "{'CPU Ball Name': 'CM44', 'GPIO': 'RSVD_TP'}\n",
      "AR14\n",
      "{'CPU Ball Name': 'AR14', 'GPIO': 'VCC1P05_OUT'}\n",
      "AU14\n",
      "{'CPU Ball Name': 'AU14', 'GPIO': 'VCC1P05_OUT'}\n",
      "EE41\n",
      "{'CPU Ball Name': 'EE41', 'GPIO': 'VCCDSW_1P05'}\n",
      "FB39\n",
      "{'CPU Ball Name': 'FB39', 'GPIO': 'VCCDPHY_1P24'}\n",
      "J61\n",
      "{'CPU Ball Name': 'J61', 'GPIO': 'VDD2'}\n",
      "R61\n",
      "{'CPU Ball Name': 'R61', 'GPIO': 'VDD2'}\n",
      "V61\n",
      "{'CPU Ball Name': 'V61', 'GPIO': 'VDD2'}\n",
      "AD61\n",
      "{'CPU Ball Name': 'AD61', 'GPIO': 'VDD2'}\n",
      "AG61\n",
      "{'CPU Ball Name': 'AG61', 'GPIO': 'VDD2'}\n",
      "AN61\n",
      "{'CPU Ball Name': 'AN61', 'GPIO': 'VDD2'}\n",
      "AP41\n",
      "{'CPU Ball Name': 'AP41', 'GPIO': 'VDD2'}\n",
      "AP44\n",
      "{'CPU Ball Name': 'AP44', 'GPIO': 'VDD2'}\n",
      "AR43\n",
      "{'CPU Ball Name': 'AR43', 'GPIO': 'VDD2'}\n",
      "AR45\n",
      "{'CPU Ball Name': 'AR45', 'GPIO': 'VDD2'}\n",
      "AT44\n",
      "{'CPU Ball Name': 'AT44', 'GPIO': 'VDD2'}\n",
      "AU43\n",
      "{'CPU Ball Name': 'AU43', 'GPIO': 'VDD2'}\n",
      "AU45\n",
      "{'CPU Ball Name': 'AU45', 'GPIO': 'VDD2'}\n",
      "AV44\n",
      "{'CPU Ball Name': 'AV44', 'GPIO': 'VDD2'}\n",
      "AY61\n",
      "{'CPU Ball Name': 'AY61', 'GPIO': 'VDD2'}\n",
      "BH61\n",
      "{'CPU Ball Name': 'BH61', 'GPIO': 'VDD2'}\n",
      "BR61\n",
      "{'CPU Ball Name': 'BR61', 'GPIO': 'VDD2'}\n",
      "CA61\n",
      "{'CPU Ball Name': 'CA61', 'GPIO': 'VDD2'}\n",
      "CC44\n",
      "{'CPU Ball Name': 'CC44', 'GPIO': 'VDD2'}\n",
      "CD43\n",
      "{'CPU Ball Name': 'CD43', 'GPIO': 'VDD2'}\n",
      "CD61\n",
      "{'CPU Ball Name': 'CD61', 'GPIO': 'VDD2'}\n",
      "CE44\n",
      "{'CPU Ball Name': 'CE44', 'GPIO': 'VDD2'}\n",
      "CF43\n",
      "{'CPU Ball Name': 'CF43', 'GPIO': 'VDD2'}\n",
      "CF45\n",
      "{'CPU Ball Name': 'CF45', 'GPIO': 'VDD2'}\n",
      "CG44\n",
      "{'CPU Ball Name': 'CG44', 'GPIO': 'VDD2'}\n",
      "CH45\n",
      "{'CPU Ball Name': 'CH45', 'GPIO': 'VDD2'}\n",
      "CK61\n",
      "{'CPU Ball Name': 'CK61', 'GPIO': 'VDD2'}\n",
      "CN61\n",
      "{'CPU Ball Name': 'CN61', 'GPIO': 'VDD2'}\n",
      "CW61\n",
      "{'CPU Ball Name': 'CW61', 'GPIO': 'VDD2'}\n",
      "DF61\n",
      "{'CPU Ball Name': 'DF61', 'GPIO': 'VDD2'}\n",
      "CV3\n",
      "{'CPU Ball Name': 'CV3', 'GPIO': 'VSSGT_SENSE'}\n",
      "BA44\n",
      "{'CPU Ball Name': 'BA44', 'GPIO': 'VCCCORE'}\n",
      "BB43\n",
      "{'CPU Ball Name': 'BB43', 'GPIO': 'VCCCORE'}\n",
      "BB45\n",
      "{'CPU Ball Name': 'BB45', 'GPIO': 'VCCCORE'}\n",
      "BC44\n",
      "{'CPU Ball Name': 'BC44', 'GPIO': 'VCCCORE'}\n",
      "BD43\n",
      "{'CPU Ball Name': 'BD43', 'GPIO': 'VCCCORE'}\n",
      "BD45\n",
      "{'CPU Ball Name': 'BD45', 'GPIO': 'VCCCORE'}\n",
      "BE44\n",
      "{'CPU Ball Name': 'BE44', 'GPIO': 'VCCCORE'}\n",
      "BH43\n",
      "{'CPU Ball Name': 'BH43', 'GPIO': 'VCCCORE'}\n",
      "BK43\n",
      "{'CPU Ball Name': 'BK43', 'GPIO': 'VCCCORE'}\n",
      "BK44\n",
      "{'CPU Ball Name': 'BK44', 'GPIO': 'VCCCORE'}\n",
      "BL45\n",
      "{'CPU Ball Name': 'BL45', 'GPIO': 'VCCCORE'}\n",
      "BM44\n",
      "{'CPU Ball Name': 'BM44', 'GPIO': 'VCCCORE'}\n",
      "BN11\n",
      "{'CPU Ball Name': 'BN11', 'GPIO': 'VCCCORE'}\n",
      "BN12\n",
      "{'CPU Ball Name': 'BN12', 'GPIO': 'VCCCORE'}\n",
      "BN45\n",
      "{'CPU Ball Name': 'BN45', 'GPIO': 'VCCCORE'}\n",
      "BP14\n",
      "{'CPU Ball Name': 'BP14', 'GPIO': 'VCCCORE'}\n",
      "BR11\n",
      "{'CPU Ball Name': 'BR11', 'GPIO': 'VCCCORE'}\n",
      "BR12\n",
      "{'CPU Ball Name': 'BR12', 'GPIO': 'VCCCORE'}\n",
      "BT14\n",
      "{'CPU Ball Name': 'BT14', 'GPIO': 'VCCCORE'}\n",
      "BT44\n",
      "{'CPU Ball Name': 'BT44', 'GPIO': 'VCCCORE'}\n",
      "BU11\n",
      "{'CPU Ball Name': 'BU11', 'GPIO': 'VCCCORE'}\n",
      "BU12\n",
      "{'CPU Ball Name': 'BU12', 'GPIO': 'VCCCORE'}\n",
      "BU43\n",
      "{'CPU Ball Name': 'BU43', 'GPIO': 'VCCCORE'}\n",
      "BU45\n",
      "{'CPU Ball Name': 'BU45', 'GPIO': 'VCCCORE'}\n",
      "BV14\n",
      "{'CPU Ball Name': 'BV14', 'GPIO': 'VCCCORE'}\n",
      "BV44\n",
      "{'CPU Ball Name': 'BV44', 'GPIO': 'VCCCORE'}\n",
      "BW12\n",
      "{'CPU Ball Name': 'BW12', 'GPIO': 'VCCCORE'}\n",
      "BW43\n",
      "{'CPU Ball Name': 'BW43', 'GPIO': 'VCCCORE'}\n",
      "BW45\n",
      "{'CPU Ball Name': 'BW45', 'GPIO': 'VCCCORE'}\n",
      "BY1\n",
      "{'CPU Ball Name': 'BY1', 'GPIO': 'VCCCORE'}\n",
      "BY44\n",
      "{'CPU Ball Name': 'BY44', 'GPIO': 'VCCCORE'}\n",
      "CA1\n",
      "{'CPU Ball Name': 'CA1', 'GPIO': 'VCCCORE'}\n",
      "CA3\n",
      "{'CPU Ball Name': 'CA3', 'GPIO': 'VCCCORE'}\n",
      "CB12\n",
      "{'CPU Ball Name': 'CB12', 'GPIO': 'VCCCORE'}\n",
      "CC3\n",
      "{'CPU Ball Name': 'CC3', 'GPIO': 'VCCCORE'}\n",
      "CC14\n",
      "{'CPU Ball Name': 'CC14', 'GPIO': 'VCCCORE'}\n",
      "CD6\n",
      "{'CPU Ball Name': 'CD6', 'GPIO': 'VCCCORE'}\n",
      "CD8\n",
      "{'CPU Ball Name': 'CD8', 'GPIO': 'VCCCORE'}\n",
      "CD9\n",
      "{'CPU Ball Name': 'CD9', 'GPIO': 'VCCCORE'}\n",
      "CD11\n",
      "{'CPU Ball Name': 'CD11', 'GPIO': 'VCCCORE'}\n",
      "CD12\n",
      "{'CPU Ball Name': 'CD12', 'GPIO': 'VCCCORE'}\n",
      "CE1\n",
      "{'CPU Ball Name': 'CE1', 'GPIO': 'VCCCORE'}\n",
      "CE3\n",
      "{'CPU Ball Name': 'CE3', 'GPIO': 'VCCCORE'}\n",
      "CE4\n",
      "{'CPU Ball Name': 'CE4', 'GPIO': 'VCCCORE'}\n",
      "CE14\n",
      "{'CPU Ball Name': 'CE14', 'GPIO': 'VCCCORE'}\n",
      "CF1\n",
      "{'CPU Ball Name': 'CF1', 'GPIO': 'VCCCORE'}\n",
      "CF3\n",
      "{'CPU Ball Name': 'CF3', 'GPIO': 'VCCCORE'}\n",
      "CF6\n",
      "{'CPU Ball Name': 'CF6', 'GPIO': 'VCCCORE'}\n",
      "CF8\n",
      "{'CPU Ball Name': 'CF8', 'GPIO': 'VCCCORE'}\n",
      "CF9\n",
      "{'CPU Ball Name': 'CF9', 'GPIO': 'VCCCORE'}\n",
      "CF11\n",
      "{'CPU Ball Name': 'CF11', 'GPIO': 'VCCCORE'}\n",
      "CF12\n",
      "{'CPU Ball Name': 'CF12', 'GPIO': 'VCCCORE'}\n",
      "CG4\n",
      "{'CPU Ball Name': 'CG4', 'GPIO': 'VCCCORE'}\n",
      "CG14\n",
      "{'CPU Ball Name': 'CG14', 'GPIO': 'VCCCORE'}\n",
      "CH1\n",
      "{'CPU Ball Name': 'CH1', 'GPIO': 'VCCCORE'}\n",
      "CH3\n",
      "{'CPU Ball Name': 'CH3', 'GPIO': 'VCCCORE'}\n",
      "CK4\n",
      "{'CPU Ball Name': 'CK4', 'GPIO': 'VCCCORE'}\n",
      "CK6\n",
      "{'CPU Ball Name': 'CK6', 'GPIO': 'VCCCORE'}\n",
      "CK8\n",
      "{'CPU Ball Name': 'CK8', 'GPIO': 'VCCCORE'}\n",
      "CK9\n",
      "{'CPU Ball Name': 'CK9', 'GPIO': 'VCCCORE'}\n",
      "CK11\n",
      "{'CPU Ball Name': 'CK11', 'GPIO': 'VCCCORE'}\n",
      "CK12\n",
      "{'CPU Ball Name': 'CK12', 'GPIO': 'VCCCORE'}\n",
      "CL1\n",
      "{'CPU Ball Name': 'CL1', 'GPIO': 'VCCCORE'}\n",
      "CL3\n",
      "{'CPU Ball Name': 'CL3', 'GPIO': 'VCCCORE'}\n",
      "CL14\n",
      "{'CPU Ball Name': 'CL14', 'GPIO': 'VCCCORE'}\n",
      "CM4\n",
      "{'CPU Ball Name': 'CM4', 'GPIO': 'VCCCORE'}\n",
      "CM6\n",
      "{'CPU Ball Name': 'CM6', 'GPIO': 'VCCCORE'}\n",
      "CM8\n",
      "{'CPU Ball Name': 'CM8', 'GPIO': 'VCCCORE'}\n",
      "CM9\n",
      "{'CPU Ball Name': 'CM9', 'GPIO': 'VCCCORE'}\n",
      "CM11\n",
      "{'CPU Ball Name': 'CM11', 'GPIO': 'VCCCORE'}\n",
      "CM12\n",
      "{'CPU Ball Name': 'CM12', 'GPIO': 'VCCCORE'}\n",
      "CN1\n",
      "{'CPU Ball Name': 'CN1', 'GPIO': 'VCCCORE'}\n",
      "CN3\n",
      "{'CPU Ball Name': 'CN3', 'GPIO': 'VCCCORE'}\n",
      "CN14\n",
      "{'CPU Ball Name': 'CN14', 'GPIO': 'VCCCORE'}\n",
      "CP1\n",
      "{'CPU Ball Name': 'CP1', 'GPIO': 'VCCCORE'}\n",
      "CP3\n",
      "{'CPU Ball Name': 'CP3', 'GPIO': 'VCCCORE'}\n",
      "CP4\n",
      "{'CPU Ball Name': 'CP4', 'GPIO': 'VCCCORE'}\n",
      "CP6\n",
      "{'CPU Ball Name': 'CP6', 'GPIO': 'VCCCORE'}\n",
      "CP8\n",
      "{'CPU Ball Name': 'CP8', 'GPIO': 'VCCCORE'}\n",
      "CP9\n",
      "{'CPU Ball Name': 'CP9', 'GPIO': 'VCCCORE'}\n",
      "CP11\n",
      "{'CPU Ball Name': 'CP11', 'GPIO': 'VCCCORE'}\n",
      "CP12\n",
      "{'CPU Ball Name': 'CP12', 'GPIO': 'VCCCORE'}\n",
      "CR4\n",
      "{'CPU Ball Name': 'CR4', 'GPIO': 'VCCCORE'}\n",
      "CR14\n",
      "{'CPU Ball Name': 'CR14', 'GPIO': 'RSVD_TP'}\n",
      "EJ14\n",
      "{'CPU Ball Name': 'EJ14', 'GPIO': 'VCCA_CLKLDO_1P8'}\n",
      "EM14\n",
      "{'CPU Ball Name': 'EM14', 'GPIO': 'VCCA_CLKLDO_1P8'}\n",
      "BF14\n",
      "{'CPU Ball Name': 'BF14', 'GPIO': 'RSVD_TP '}\n",
      "CN43\n",
      "{'CPU Ball Name': 'CN43', 'GPIO': 'RSVD_TP '}\n",
      "BA14\n",
      "{'CPU Ball Name': 'BA14', 'GPIO': 'RSVD_TP '}\n",
      "BP44\n",
      "{'CPU Ball Name': 'BP44', 'GPIO': 'RSVD_TP '}\n",
      "E61\n",
      "{'CPU Ball Name': 'E61', 'GPIO': 'VCC1P8_PROC'}\n",
      "G61\n",
      "{'CPU Ball Name': 'G61', 'GPIO': 'VCC1P8_PROC'}\n",
      "H59\n",
      "{'CPU Ball Name': 'H59', 'GPIO': 'VCC1P8_PROC'}\n",
      "AH44\n",
      "{'CPU Ball Name': 'AH44', 'GPIO': 'VCC1P8_PROC'}\n",
      "AJ45\n",
      "{'CPU Ball Name': 'AJ45', 'GPIO': 'VCC1P8_PROC'}\n",
      "AK44\n",
      "{'CPU Ball Name': 'AK44', 'GPIO': 'VCC1P8_PROC'}\n",
      "AL45\n",
      "{'CPU Ball Name': 'AL45', 'GPIO': 'VCC1P8_PROC'}\n",
      "AM41\n",
      "{'CPU Ball Name': 'AM41', 'GPIO': 'VCC1P8_PROC'}\n",
      "AM44\n",
      "{'CPU Ball Name': 'AM44', 'GPIO': 'VCC1P8_PROC'}\n",
      "AN43\n",
      "{'CPU Ball Name': 'AN43', 'GPIO': 'VCC1P8_PROC'}\n",
      "AM15\n",
      "{'CPU Ball Name': 'AM15', 'GPIO': 'VCC_DISPIO '}\n",
      "V1\n",
      "{'CPU Ball Name': 'V1', 'GPIO': 'VCC_MIPILP\\xa0 '}\n",
      "EB36\n",
      "{'CPU Ball Name': 'EB36', 'GPIO': 'VCCPRIM1P05_OUT_PCH'}\n",
      "EC36\n",
      "{'CPU Ball Name': 'EC36', 'GPIO': 'VCCPRIM1P05_OUT_PCH'}\n",
      "AT12\n",
      "{'CPU Ball Name': 'AT12', 'GPIO': 'VCC1P05_OUT'}\n",
      "EV3\n",
      "{'CPU Ball Name': 'EV3', 'GPIO': 'VCC1P05_OUT_FET'}\n",
      "EW1\n",
      "{'CPU Ball Name': 'EW1', 'GPIO': 'VCC1P05_OUT_FET'}\n",
      "EY1\n",
      "{'CPU Ball Name': 'EY1', 'GPIO': 'VCC1P05_OUT_FET'}\n",
      "EU1\n",
      "{'CPU Ball Name': 'EU1', 'GPIO': 'VCC1P05_PROC'}\n",
      "EU4\n",
      "{'CPU Ball Name': 'EU4', 'GPIO': 'VCC1P05_PROC'}\n",
      "BK14\n",
      "{'CPU Ball Name': 'BK14', 'GPIO': 'RSVD_TP '}\n",
      "BN43\n",
      "{'CPU Ball Name': 'BN43', 'GPIO': 'RSVD_TP '}\n",
      "EF21\n",
      "{'CPU Ball Name': 'EF21', 'GPIO': 'VCC_VNNEXT_1P05'}\n",
      "EH21\n",
      "{'CPU Ball Name': 'EH21', 'GPIO': 'VCC_VNNEXT_1P05'}\n",
      "EE18\n",
      "{'CPU Ball Name': 'EE18', 'GPIO': 'VCC_V1P05EXT_1P05'}\n",
      "EE21\n",
      "{'CPU Ball Name': 'EE21', 'GPIO': 'VCC_V1P05EXT_1P05'}\n",
      "FC9\n",
      "{'CPU Ball Name': 'FC9', 'GPIO': 'RSVD'}\n",
      "FC7\n",
      "{'CPU Ball Name': 'FC7', 'GPIO': 'RSVD'}\n",
      "EL18\n",
      "{'CPU Ball Name': 'EL18', 'GPIO': 'USB2P_9'}\n",
      "EN1\n",
      "{'CPU Ball Name': 'EN1', 'GPIO': 'USB2P_8'}\n",
      "ER16\n",
      "{'CPU Ball Name': 'ER16', 'GPIO': 'USB2P_7'}\n",
      "EP4\n",
      "{'CPU Ball Name': 'EP4', 'GPIO': 'USB2P_6'}\n",
      "FA15\n",
      "{'CPU Ball Name': 'FA15', 'GPIO': 'USB2P_5'}\n",
      "ER5\n",
      "{'CPU Ball Name': 'ER5', 'GPIO': 'USB2P_4'}\n",
      "ER18\n",
      "{'CPU Ball Name': 'ER18', 'GPIO': 'USB2P_3'}\n",
      "EH16\n",
      "{'CPU Ball Name': 'EH16', 'GPIO': 'USB2P_2'}\n",
      "EM5\n",
      "{'CPU Ball Name': 'EM5', 'GPIO': 'USB2P_10'}\n",
      "EL16\n",
      "{'CPU Ball Name': 'EL16', 'GPIO': 'USB2P_1'}\n",
      "EN18\n",
      "{'CPU Ball Name': 'EN18', 'GPIO': 'USB2N_9'}\n",
      "EN3\n",
      "{'CPU Ball Name': 'EN3', 'GPIO': 'USB2N_8'}\n",
      "ET16\n",
      "{'CPU Ball Name': 'ET16', 'GPIO': 'USB2N_7'}\n",
      "EP6\n",
      "{'CPU Ball Name': 'EP6', 'GPIO': 'USB2N_6'}\n",
      "FC15\n",
      "{'CPU Ball Name': 'FC15', 'GPIO': 'USB2N_5'}\n",
      "ER6\n",
      "{'CPU Ball Name': 'ER6', 'GPIO': 'USB2N_4'}\n",
      "ET18\n",
      "{'CPU Ball Name': 'ET18', 'GPIO': 'USB2N_3'}\n",
      "EK16\n",
      "{'CPU Ball Name': 'EK16', 'GPIO': 'USB2N_2'}\n",
      "EM6\n",
      "{'CPU Ball Name': 'EM6', 'GPIO': 'USB2N_10'}\n",
      "EN16\n",
      "{'CPU Ball Name': 'EN16', 'GPIO': 'USB2N_1'}\n",
      "EF18\n",
      "{'CPU Ball Name': 'EF18', 'GPIO': 'USB_VBUSSENSE'}\n",
      "EC18\n",
      "{'CPU Ball Name': 'EC18', 'GPIO': 'RSVD'}\n",
      "EF16\n",
      "{'CPU Ball Name': 'EF16', 'GPIO': 'USB_ID'}\n",
      "FB20\n",
      "{'CPU Ball Name': 'FB20', 'GPIO': 'USB2_COMP'}\n",
      "DL8\n",
      "{'CPU Ball Name': 'DL8', 'GPIO': 'UFS_RESET#'}\n",
      "AH32\n",
      "{'CPU Ball Name': 'AH32', 'GPIO': 'THERMTRIP#'}\n",
      "CB11\n",
      "{'CPU Ball Name': 'CB11', 'GPIO': 'RSVD_TP'}\n",
      "CT3\n",
      "{'CPU Ball Name': 'CT3', 'GPIO': 'VCC_SENSE '}\n",
      "BW11\n",
      "{'CPU Ball Name': 'BW11', 'GPIO': 'RSVD_TP'}\n",
      "CT1\n",
      "{'CPU Ball Name': 'CT1', 'GPIO': 'VSS_SENSE'}\n",
      "EK18\n",
      "{'CPU Ball Name': 'EK18', 'GPIO': 'RSVD_TP'}\n",
      "EH18\n",
      "{'CPU Ball Name': 'EH18', 'GPIO': 'RSVD_TP'}\n",
      "AL3\n",
      "{'CPU Ball Name': 'AL3', 'GPIO': 'TC_RCOMP_P'}\n",
      "AM1\n",
      "{'CPU Ball Name': 'AM1', 'GPIO': 'TC_RCOMP_N'}\n",
      "BW8\n",
      "{'CPU Ball Name': 'BW8', 'GPIO': 'TCP3_TXRX_P1'}\n",
      "BU8\n",
      "{'CPU Ball Name': 'BU8', 'GPIO': 'TCP3_TXRX_P0'}\n",
      "BW6\n",
      "{'CPU Ball Name': 'BW6', 'GPIO': 'TCP3_TXRX_N1'}\n",
      "BU6\n",
      "{'CPU Ball Name': 'BU6', 'GPIO': 'TCP3_TXRX_N0'}\n",
      "BU3\n",
      "{'CPU Ball Name': 'BU3', 'GPIO': 'TCP3_TX_P1'}\n",
      "BN3\n",
      "{'CPU Ball Name': 'BN3', 'GPIO': 'TCP3_TX_P0'}\n",
      "BV3\n",
      "{'CPU Ball Name': 'BV3', 'GPIO': 'TCP3_TX_N1'}\n",
      "BR3\n",
      "{'CPU Ball Name': 'BR3', 'GPIO': 'TCP3_TX_N0'}\n",
      "BR1\n",
      "{'CPU Ball Name': 'BR1', 'GPIO': 'TCP3_AUX_P'}\n",
      "BU1\n",
      "{'CPU Ball Name': 'BU1', 'GPIO': 'TCP3_AUX_N'}\n",
      "BN8\n",
      "{'CPU Ball Name': 'BN8', 'GPIO': 'TCP2_TXRX_P1'}\n",
      "BL8\n",
      "{'CPU Ball Name': 'BL8', 'GPIO': 'TCP2_TXRX_P0'}\n",
      "BN6\n",
      "{'CPU Ball Name': 'BN6', 'GPIO': 'TCP2_TXRX_N1'}\n",
      "BL6\n",
      "{'CPU Ball Name': 'BL6', 'GPIO': 'TCP2_TXRX_N0'}\n",
      "BK3\n",
      "{'CPU Ball Name': 'BK3', 'GPIO': 'TCP2_TX_P1'}\n",
      "BG3\n",
      "{'CPU Ball Name': 'BG3', 'GPIO': 'TCP2_TX_P0'}\n",
      "BM3\n",
      "{'CPU Ball Name': 'BM3', 'GPIO': 'TCP2_TX_N1'}\n",
      "BH3\n",
      "{'CPU Ball Name': 'BH3', 'GPIO': 'TCP2_TX_N0'}\n",
      "BH1\n",
      "{'CPU Ball Name': 'BH1', 'GPIO': 'TCP2_AUX_P'}\n",
      "BK1\n",
      "{'CPU Ball Name': 'BK1', 'GPIO': 'TCP2_AUX_N'}\n",
      "AV8\n",
      "{'CPU Ball Name': 'AV8', 'GPIO': 'TCP1_TXRX_P1'}\n",
      "AY8\n",
      "{'CPU Ball Name': 'AY8', 'GPIO': 'TCP1_TXRX_P0'}\n",
      "AV6\n",
      "{'CPU Ball Name': 'AV6', 'GPIO': 'TCP1_TXRX_N1'}\n",
      "AY6\n",
      "{'CPU Ball Name': 'AY6', 'GPIO': 'TCP1_TXRX_N0'}\n",
      "AP3\n",
      "{'CPU Ball Name': 'AP3', 'GPIO': 'TCP1_TX_P1'}\n",
      "AU3\n",
      "{'CPU Ball Name': 'AU3', 'GPIO': 'TCP1_TX_P0'}\n",
      "AR3\n",
      "{'CPU Ball Name': 'AR3', 'GPIO': 'TCP1_TX_N1'}\n",
      "AW3\n",
      "{'CPU Ball Name': 'AW3', 'GPIO': 'TCP1_TX_N0'}\n",
      "AR1\n",
      "{'CPU Ball Name': 'AR1', 'GPIO': 'TCP1_AUX_P'}\n",
      "AU1\n",
      "{'CPU Ball Name': 'AU1', 'GPIO': 'TCP1_AUX_N'}\n",
      "BE8\n",
      "{'CPU Ball Name': 'BE8', 'GPIO': 'TCP0_TXRX_P1'}\n",
      "BG8\n",
      "{'CPU Ball Name': 'BG8', 'GPIO': 'TCP0_TXRX_P0'}\n",
      "BE6\n",
      "{'CPU Ball Name': 'BE6', 'GPIO': 'TCP0_TXRX_N1'}\n",
      "BG6\n",
      "{'CPU Ball Name': 'BG6', 'GPIO': 'TCP0_TXRX_N0'}\n",
      "AY3\n",
      "{'CPU Ball Name': 'AY3', 'GPIO': 'TCP0_TX_P1'}\n",
      "BD3\n",
      "{'CPU Ball Name': 'BD3', 'GPIO': 'TCP0_TX_P0'}\n",
      "BB3\n",
      "{'CPU Ball Name': 'BB3', 'GPIO': 'TCP0_TX_N1'}\n",
      "BE3\n",
      "{'CPU Ball Name': 'BE3', 'GPIO': 'TCP0_TX_N0'}\n",
      "AY11\n",
      "{'CPU Ball Name': 'AY11', 'GPIO': 'RSVD_TP '}\n",
      "AT9\n",
      "{'CPU Ball Name': 'AT9', 'GPIO': 'RSVD_TP'}\n",
      "AP11\n",
      "{'CPU Ball Name': 'AP11', 'GPIO': 'RSVD_TP'}\n",
      "AT11\n",
      "{'CPU Ball Name': 'AT11', 'GPIO': 'RSVD_TP'}\n",
      "AP12\n",
      "{'CPU Ball Name': 'AP12', 'GPIO': 'RSVD_TP'}\n",
      "AY12\n",
      "{'CPU Ball Name': 'AY12', 'GPIO': 'RSVD_2.2K_PD'}\n",
      "BB1\n",
      "{'CPU Ball Name': 'BB1', 'GPIO': 'TCP0_AUX_P'}\n",
      "BD1\n",
      "{'CPU Ball Name': 'BD1', 'GPIO': 'TCP0_AUX_N'}\n",
      "EK26\n",
      "{'CPU Ball Name': 'EK26', 'GPIO': 'SYS_RESET#'}\n",
      "EK23\n",
      "{'CPU Ball Name': 'EK23', 'GPIO': 'SYS_PWROK'}\n",
      "FB56\n",
      "{'CPU Ball Name': 'FB56', 'GPIO': 'SRTCRST#'}\n",
      "EL53\n",
      "{'CPU Ball Name': 'EL53', 'GPIO': 'SPIVCCIOSEL'}\n",
      "EF56\n",
      "{'CPU Ball Name': 'EF56', 'GPIO': 'SPI0_CS2#'}\n",
      "EF57\n",
      "{'CPU Ball Name': 'EF57', 'GPIO': 'SPI0_MOSI'}\n",
      "EF59\n",
      "{'CPU Ball Name': 'EF59', 'GPIO': 'SPI0_MISO'}\n",
      "EC59\n",
      "{'CPU Ball Name': 'EC59', 'GPIO': 'SPI0_IO3'}\n",
      "EC61\n",
      "{'CPU Ball Name': 'EC61', 'GPIO': 'SPI0_IO2'}\n",
      "EG58\n",
      "{'CPU Ball Name': 'EG58', 'GPIO': 'SPI0_CS1#'}\n",
      "EF61\n",
      "{'CPU Ball Name': 'EF61', 'GPIO': 'SPI0_CS0#'}\n",
      "EG56\n",
      "{'CPU Ball Name': 'EG56', 'GPIO': 'SPI0_CLK'}\n",
      "EH41\n",
      "{'CPU Ball Name': 'EH41', 'GPIO': 'RSVD'}\n",
      "EF33\n",
      "{'CPU Ball Name': 'EF33', 'GPIO': 'RSVD'}\n",
      "EE46\n",
      "{'CPU Ball Name': 'EE46', 'GPIO': 'RSVD'}\n",
      "DT42\n",
      "{'CPU Ball Name': 'DT42', 'GPIO': 'RSVD'}\n",
      "BG53\n",
      "{'CPU Ball Name': 'BG53', 'GPIO': 'RSVD'}\n",
      "BG47\n",
      "{'CPU Ball Name': 'BG47', 'GPIO': 'RSVD'}\n",
      "AL40\n",
      "{'CPU Ball Name': 'AL40', 'GPIO': 'RSVD'}\n",
      "AL30\n",
      "{'CPU Ball Name': 'AL30', 'GPIO': 'RSVD'}\n",
      "AK40\n",
      "{'CPU Ball Name': 'AK40', 'GPIO': 'RSVD'}\n",
      "AK22\n",
      "{'CPU Ball Name': 'AK22', 'GPIO': 'RSVD'}\n",
      "AH20\n",
      "{'CPU Ball Name': 'AH20', 'GPIO': 'RSVD'}\n",
      "AF27\n",
      "{'CPU Ball Name': 'AF27', 'GPIO': 'RSVD'}\n",
      "FA53\n",
      "{'CPU Ball Name': 'FA53', 'GPIO': 'SNDW_RCOMP'}\n",
      "FC53\n",
      "{'CPU Ball Name': 'FC53', 'GPIO': 'SNDW_RCOMP'}\n",
      "EN53\n",
      "{'CPU Ball Name': 'EN53', 'GPIO': 'SLP_SUS#'}\n",
      "EK53\n",
      "{'CPU Ball Name': 'EK53', 'GPIO': 'SLP_LAN#'}\n",
      "AK35\n",
      "{'CPU Ball Name': 'AK35', 'GPIO': 'SKTOCC#'}\n",
      "FB4\n",
      "{'CPU Ball Name': 'FB4', 'GPIO': 'RSVD_TP'}\n",
      "FC4\n",
      "{'CPU Ball Name': 'FC4', 'GPIO': 'RSVD_TP'}\n",
      "FA55\n",
      "{'CPU Ball Name': 'FA55', 'GPIO': 'RTCRST#'}\n",
      "EV58\n",
      "{'CPU Ball Name': 'EV58', 'GPIO': 'RTCX2'}\n",
      "EV56\n",
      "{'CPU Ball Name': 'EV56', 'GPIO': 'RTCX1'}\n",
      "EH53\n",
      "{'CPU Ball Name': 'EH53', 'GPIO': 'RSMRST#'}\n",
      "AK32\n",
      "{'CPU Ball Name': 'AK32', 'GPIO': 'PROCHOT#'}\n",
      "L6\n",
      "{'CPU Ball Name': 'L6', 'GPIO': 'PROC_PREQ#'}\n",
      "L8\n",
      "{'CPU Ball Name': 'L8', 'GPIO': 'PROC_PRDY#'}\n",
      "AF40\n",
      "{'CPU Ball Name': 'AF40', 'GPIO': 'RSVD_TP'}\n",
      "AH40\n",
      "{'CPU Ball Name': 'AH40', 'GPIO': 'RSVD_TP'}\n",
      "DG3\n",
      "{'CPU Ball Name': 'DG3', 'GPIO': 'PECI'}\n",
      "C33\n",
      "{'CPU Ball Name': 'C33', 'GPIO': 'PCIEX8_TX_P[7]'}\n",
      "J33\n",
      "{'CPU Ball Name': 'J33', 'GPIO': 'PCIEX8_TX_P[6]'}\n",
      "C30\n",
      "{'CPU Ball Name': 'C30', 'GPIO': 'PCIEX8_TX_P[5]'}\n",
      "J30\n",
      "{'CPU Ball Name': 'J30', 'GPIO': 'PCIEX8_TX_P[4]'}\n",
      "C26\n",
      "{'CPU Ball Name': 'C26', 'GPIO': 'PCIEX8_TX_P[3]'}\n",
      "J26\n",
      "{'CPU Ball Name': 'J26', 'GPIO': 'PCIEX8_TX_P[2]'}\n",
      "C23\n",
      "{'CPU Ball Name': 'C23', 'GPIO': 'PCIEX8_TX_P[1]'}\n",
      "J23\n",
      "{'CPU Ball Name': 'J23', 'GPIO': 'PCIEX8_TX_P[0]'}\n",
      "D33\n",
      "{'CPU Ball Name': 'D33', 'GPIO': 'PCIEX8_TX_N[7]'}\n",
      "G33\n",
      "{'CPU Ball Name': 'G33', 'GPIO': 'PCIEX8_TX_N[6]'}\n",
      "D30\n",
      "{'CPU Ball Name': 'D30', 'GPIO': 'PCIEX8_TX_N[5]'}\n",
      "G30\n",
      "{'CPU Ball Name': 'G30', 'GPIO': 'PCIEX8_TX_N[4]'}\n",
      "D26\n",
      "{'CPU Ball Name': 'D26', 'GPIO': 'PCIEX8_TX_N[3]'}\n",
      "G26\n",
      "{'CPU Ball Name': 'G26', 'GPIO': 'PCIEX8_TX_N[2]'}\n",
      "D23\n",
      "{'CPU Ball Name': 'D23', 'GPIO': 'PCIEX8_TX_N[1]'}\n",
      "G23\n",
      "{'CPU Ball Name': 'G23', 'GPIO': 'PCIEX8_TX_N[0]'}\n",
      "M39\n",
      "{'CPU Ball Name': 'M39', 'GPIO': 'PCIEX8_RX_P[7]'}\n",
      "U37\n",
      "{'CPU Ball Name': 'U37', 'GPIO': 'PCIEX8_RX_P[6]'}\n",
      "AA37\n",
      "{'CPU Ball Name': 'AA37', 'GPIO': 'PCIEX8_RX_P[5]'}\n",
      "U32\n",
      "{'CPU Ball Name': 'U32', 'GPIO': 'PCIEX8_RX_P[4]'}\n",
      "AA32\n",
      "{'CPU Ball Name': 'AA32', 'GPIO': 'PCIEX8_RX_P[3]'}\n",
      "M29\n",
      "{'CPU Ball Name': 'M29', 'GPIO': 'PCIEX8_RX_P[2]'}\n",
      "U27\n",
      "{'CPU Ball Name': 'U27', 'GPIO': 'PCIEX8_RX_P[1]'}\n",
      "AA27\n",
      "{'CPU Ball Name': 'AA27', 'GPIO': 'PCIEX8_RX_P[0]'}\n",
      "M37\n",
      "{'CPU Ball Name': 'M37', 'GPIO': 'PCIEX8_RX_N[7]'}\n",
      "V37\n",
      "{'CPU Ball Name': 'V37', 'GPIO': 'PCIEX8_RX_N[6]'}\n",
      "AC37\n",
      "{'CPU Ball Name': 'AC37', 'GPIO': 'PCIEX8_RX_N[5]'}\n",
      "V32\n",
      "{'CPU Ball Name': 'V32', 'GPIO': 'PCIEX8_RX_N[4]'}\n",
      "AC32\n",
      "{'CPU Ball Name': 'AC32', 'GPIO': 'PCIEX8_RX_N[3]'}\n",
      "M27\n",
      "{'CPU Ball Name': 'M27', 'GPIO': 'PCIEX8_RX_N[2]'}\n",
      "V27\n",
      "{'CPU Ball Name': 'V27', 'GPIO': 'PCIEX8_RX_N[1]'}\n",
      "AC27\n",
      "{'CPU Ball Name': 'AC27', 'GPIO': 'PCIEX8_RX_N[0]'}\n",
      "A8\n",
      "{'CPU Ball Name': 'A8', 'GPIO': 'PCIEX8_RCOMP_P'}\n",
      "C8\n",
      "{'CPU Ball Name': 'C8', 'GPIO': 'PCIEX8_RCOMP_P'}\n",
      "D8\n",
      "{'CPU Ball Name': 'D8', 'GPIO': 'PCIEX8_RCOMP_N'}\n",
      "AN35\n",
      "{'CPU Ball Name': 'AN35', 'GPIO': 'RSVD_TP'}\n",
      "AL35\n",
      "{'CPU Ball Name': 'AL35', 'GPIO': 'RSVD_TP'}\n",
      "F6\n",
      "{'CPU Ball Name': 'F6', 'GPIO': 'PCIEX4_RCOMP_N'}\n",
      "A14\n",
      "{'CPU Ball Name': 'A14', 'GPIO': 'PCIEX4_B_TXP[3]'}\n",
      "G14\n",
      "{'CPU Ball Name': 'G14', 'GPIO': 'PCIEX4_B_TXP[2]'}\n",
      "A11\n",
      "{'CPU Ball Name': 'A11', 'GPIO': 'PCIEX4_B_TXP[1]'}\n",
      "G11\n",
      "{'CPU Ball Name': 'G11', 'GPIO': 'PCIEX4_B_TXP[0]'}\n",
      "C14\n",
      "{'CPU Ball Name': 'C14', 'GPIO': 'PCIEX4_B_TXN[3]'}\n",
      "F14\n",
      "{'CPU Ball Name': 'F14', 'GPIO': 'PCIEX4_B_TXN[2]'}\n",
      "C11\n",
      "{'CPU Ball Name': 'C11', 'GPIO': 'PCIEX4_B_TXN[1]'}\n",
      "F11\n",
      "{'CPU Ball Name': 'F11', 'GPIO': 'PCIEX4_B_TXN[0]'}\n",
      "V17\n",
      "{'CPU Ball Name': 'V17', 'GPIO': 'PCIEX4_B_RXP[3]'}\n",
      "AC17\n",
      "{'CPU Ball Name': 'AC17', 'GPIO': 'PCIEX4_B_RXP[2]'}\n",
      "M13\n",
      "{'CPU Ball Name': 'M13', 'GPIO': 'PCIEX4_B_RXP[1]'}\n",
      "V12\n",
      "{'CPU Ball Name': 'V12', 'GPIO': 'PCIEX4_B_RXP[0]'}\n",
      "U17\n",
      "{'CPU Ball Name': 'U17', 'GPIO': 'PCIEX4_B_RXN[3]'}\n",
      "AA17\n",
      "{'CPU Ball Name': 'AA17', 'GPIO': 'PCIEX4_B_RXN[2]'}\n",
      "M14\n",
      "{'CPU Ball Name': 'M14', 'GPIO': 'PCIEX4_B_RXN[1]'}\n",
      "U12\n",
      "{'CPU Ball Name': 'U12', 'GPIO': 'PCIEX4_B_RXN[0]'}\n",
      "A5\n",
      "{'CPU Ball Name': 'A5', 'GPIO': 'PCIEX4_B_RCOMP_P'}\n",
      "D6\n",
      "{'CPU Ball Name': 'D6', 'GPIO': 'PCIEX4_B_RCOMP_P'}\n",
      "AL27\n",
      "{'CPU Ball Name': 'AL27', 'GPIO': 'RSVD_TP'}\n",
      "AN27\n",
      "{'CPU Ball Name': 'AN27', 'GPIO': 'RSVD_TP'}\n",
      "A20\n",
      "{'CPU Ball Name': 'A20', 'GPIO': 'PCIEX4_A_TX_P[3]'}\n",
      "G20\n",
      "{'CPU Ball Name': 'G20', 'GPIO': 'PCIEX4_A_TX_P[2]'}\n",
      "A17\n",
      "{'CPU Ball Name': 'A17', 'GPIO': 'PCIEX4_A_TX_P[1]'}\n",
      "G17\n",
      "{'CPU Ball Name': 'G17', 'GPIO': 'PCIEX4_A_TX_P[0]'}\n",
      "C20\n",
      "{'CPU Ball Name': 'C20', 'GPIO': 'PCIEX4_A_TX_N[3]'}\n",
      "F20\n",
      "{'CPU Ball Name': 'F20', 'GPIO': 'PCIEX4_A_TX_N[2]'}\n",
      "C17\n",
      "{'CPU Ball Name': 'C17', 'GPIO': 'PCIEX4_A_TX_N[1]'}\n",
      "F17\n",
      "{'CPU Ball Name': 'F17', 'GPIO': 'PCIEX4_A_TX_N[0]'}\n",
      "M22\n",
      "{'CPU Ball Name': 'M22', 'GPIO': 'PCIEX4_A_RX_P[3]'}\n",
      "V22\n",
      "{'CPU Ball Name': 'V22', 'GPIO': 'PCIEX4_A_RX_P[2]'}\n",
      "AC22\n",
      "{'CPU Ball Name': 'AC22', 'GPIO': 'PCIEX4_A_RX_P[1]'}\n",
      "M18\n",
      "{'CPU Ball Name': 'M18', 'GPIO': 'PCIEX4_A_RX_P[0]'}\n",
      "M24\n",
      "{'CPU Ball Name': 'M24', 'GPIO': 'PCIEX4_A_RX_N[3]'}\n",
      "U22\n",
      "{'CPU Ball Name': 'U22', 'GPIO': 'PCIEX4_A_RX_N[2]'}\n",
      "AA22\n",
      "{'CPU Ball Name': 'AA22', 'GPIO': 'PCIEX4_A_RX_N[1]'}\n",
      "M19\n",
      "{'CPU Ball Name': 'M19', 'GPIO': 'PCIEX4_A_RX_N[0]'}\n",
      "A6\n",
      "{'CPU Ball Name': 'A6', 'GPIO': 'PCIEX4_A_RCOMP_P'}\n",
      "C6\n",
      "{'CPU Ball Name': 'C6', 'GPIO': 'PCIEX4_A_RCOMP_P'}\n",
      "AN25\n",
      "{'CPU Ball Name': 'AN25', 'GPIO': 'RSVD_TP'}\n",
      "AL25\n",
      "{'CPU Ball Name': 'AL25', 'GPIO': 'RSVD_TP'}\n",
      "DY5\n",
      "{'CPU Ball Name': 'DY5', 'GPIO': 'RSVD_TP'}\n",
      "DY6\n",
      "{'CPU Ball Name': 'DY6', 'GPIO': 'RSVD_TP'}\n",
      "EF10\n",
      "{'CPU Ball Name': 'EF10', 'GPIO': 'PCIE9_TXP ', 'Native Function 1': ' UFS10_TXP'}\n",
      "EF11\n",
      "{'CPU Ball Name': 'EF11', 'GPIO': 'PCIE9_TXN ', 'Native Function 1': ' UFS10_TXN'}\n",
      "EF5\n",
      "{'CPU Ball Name': 'EF5', 'GPIO': 'PCIE9_RXP ', 'Native Function 1': ' UFS10_RXP'}\n",
      "EF6\n",
      "{'CPU Ball Name': 'EF6', 'GPIO': 'PCIE9_RXN ', 'Native Function 1': ' UFS10_RXN'}\n",
      "EH10\n",
      "{'CPU Ball Name': 'EH10', 'GPIO': 'PCIE8_TXP'}\n",
      "EH11\n",
      "{'CPU Ball Name': 'EH11', 'GPIO': 'PCIE8_TXN'}\n",
      "EF1\n",
      "{'CPU Ball Name': 'EF1', 'GPIO': 'PCIE8_RXP'}\n",
      "EF3\n",
      "{'CPU Ball Name': 'EF3', 'GPIO': 'PCIE8_RXN'}\n",
      "EL10\n",
      "{'CPU Ball Name': 'EL10', 'GPIO': 'PCIE7_TXP'}\n",
      "EL11\n",
      "{'CPU Ball Name': 'EL11', 'GPIO': 'PCIE7_TXN'}\n",
      "EG4\n",
      "{'CPU Ball Name': 'EG4', 'GPIO': 'PCIE7_RXP'}\n",
      "EG6\n",
      "{'CPU Ball Name': 'EG6', 'GPIO': 'PCIE7_RXN'}\n",
      "EN10\n",
      "{'CPU Ball Name': 'EN10', 'GPIO': 'PCIE6_TXP'}\n",
      "EN11\n",
      "{'CPU Ball Name': 'EN11', 'GPIO': 'PCIE6_TXN'}\n",
      "EJ5\n",
      "{'CPU Ball Name': 'EJ5', 'GPIO': 'PCIE6_RXP'}\n",
      "EJ6\n",
      "{'CPU Ball Name': 'EJ6', 'GPIO': 'PCIE6_RXN'}\n",
      "ER10\n",
      "{'CPU Ball Name': 'ER10', 'GPIO': 'PCIE5_TXP'}\n",
      "ER11\n",
      "{'CPU Ball Name': 'ER11', 'GPIO': 'PCIE5_TXN'}\n",
      "EJ1\n",
      "{'CPU Ball Name': 'EJ1', 'GPIO': 'PCIE5_RXP'}\n",
      "EJ3\n",
      "{'CPU Ball Name': 'EJ3', 'GPIO': 'PCIE5_RXN'}\n",
      "FB10\n",
      "{'CPU Ball Name': 'FB10', 'GPIO': 'PCIE4_TXP ', 'Native Function 1': ' USB32_4_TXP'}\n",
      "FA9\n",
      "{'CPU Ball Name': 'FA9', 'GPIO': 'PCIE4_TXN ', 'Native Function 1': ' USB32_4_TXN'}\n",
      "EV16\n",
      "{'CPU Ball Name': 'EV16', 'GPIO': 'PCIE4_RXP ', 'Native Function 1': ' USB32_4_RXP'}\n",
      "EY16\n",
      "{'CPU Ball Name': 'EY16', 'GPIO': 'PCIE4_RXN ', 'Native Function 1': ' USB32_4_RXN'}\n",
      "EW11\n",
      "{'CPU Ball Name': 'EW11', 'GPIO': 'PCIE3_TXP ', 'Native Function 1': ' USB32_3_TXP'}\n",
      "EY11\n",
      "{'CPU Ball Name': 'EY11', 'GPIO': 'PCIE3_TXN ', 'Native Function 1': ' USB32_3_TXN'}\n",
      "EW17\n",
      "{'CPU Ball Name': 'EW17', 'GPIO': 'PCIE3_RXP ', 'Native Function 1': ' USB32_3_RXP'}\n",
      "EY17\n",
      "{'CPU Ball Name': 'EY17', 'GPIO': 'PCIE3_RXN ', 'Native Function 1': ' USB32_3_RXN'}\n",
      "FA12\n",
      "{'CPU Ball Name': 'FA12', 'GPIO': 'PCIE2_TXP ', 'Native Function 1': ' USB32_2_TXP'}\n",
      "FC12\n",
      "{'CPU Ball Name': 'FC12', 'GPIO': 'PCIE2_TXN ', 'Native Function 1': ' USB32_2_TXN'}\n",
      "FA18\n",
      "{'CPU Ball Name': 'FA18', 'GPIO': 'PCIE2_RXP ', 'Native Function 1': ' USB32_2_RXP'}\n",
      "FC18\n",
      "{'CPU Ball Name': 'FC18', 'GPIO': 'PCIE2_RXN ', 'Native Function 1': ' USB32_2_RXN'}\n",
      "DY10\n",
      "{'CPU Ball Name': 'DY10', 'GPIO': 'PCIE12_TXP ', 'Native Function 1': ' SATA1_TXP'}\n",
      "DY11\n",
      "{'CPU Ball Name': 'DY11', 'GPIO': 'PCIE12_TXN ', 'Native Function 1': ' SATA1_TXN'}\n",
      "EA4\n",
      "{'CPU Ball Name': 'EA4', 'GPIO': 'PCIE12_RXP ', 'Native Function 1': ' SATA1_RXP'}\n",
      "EA6\n",
      "{'CPU Ball Name': 'EA6', 'GPIO': 'PCIE12_RXN ', 'Native Function 1': ' SATA1RXN'}\n",
      "EB10\n",
      "{'CPU Ball Name': 'EB10', 'GPIO': 'PCIE11_TXP ', 'Native Function 1': ' SATA0_TXP'}\n",
      "EB11\n",
      "{'CPU Ball Name': 'EB11', 'GPIO': 'PCIE11_TXN ', 'Native Function 1': ' SATA0_TXN'}\n",
      "EC5\n",
      "{'CPU Ball Name': 'EC5', 'GPIO': 'PCIE11_RXP ', 'Native Function 1': ' SATA0_RXP'}\n",
      "EC6\n",
      "{'CPU Ball Name': 'EC6', 'GPIO': 'PCIE11_RXN ', 'Native Function 1': ' SATA0_RXN'}\n",
      "ED10\n",
      "{'CPU Ball Name': 'ED10', 'GPIO': 'PCIE10_TXP ', 'Native Function 1': ' UFS11_TXP'}\n",
      "ED11\n",
      "{'CPU Ball Name': 'ED11', 'GPIO': 'PCIE10_TXN ', 'Native Function 1': ' UFS11_TXN'}\n",
      "EC1\n",
      "{'CPU Ball Name': 'EC1', 'GPIO': 'PCIE10_RXP ', 'Native Function 1': ' UFS11_RXP'}\n",
      "EC3\n",
      "{'CPU Ball Name': 'EC3', 'GPIO': 'PCIE10_RXN ', 'Native Function 1': ' UFS11_RXN'}\n",
      "EV12\n",
      "{'CPU Ball Name': 'EV12', 'GPIO': 'PCIE1_TXP ', 'Native Function 1': ' USB32_1_TXP'}\n",
      "EY12\n",
      "{'CPU Ball Name': 'EY12', 'GPIO': 'PCIE1_TXN ', 'Native Function 1': ' USB32_1_TXN'}\n",
      "EV19\n",
      "{'CPU Ball Name': 'EV19', 'GPIO': 'PCIE1_RXP ', 'Native Function 1': ' USB32_1_RXP'}\n",
      "EY19\n",
      "{'CPU Ball Name': 'EY19', 'GPIO': 'PCIE1_RXN ', 'Native Function 1': ' USB32_1_RXN'}\n",
      "EH48\n",
      "{'CPU Ball Name': 'EH48', 'GPIO': 'RSVD'}\n",
      "EF53\n",
      "{'CPU Ball Name': 'EF53', 'GPIO': 'RSVD'}\n",
      "EF51\n",
      "{'CPU Ball Name': 'EF51', 'GPIO': 'RSVD'}\n",
      "EF48\n",
      "{'CPU Ball Name': 'EF48', 'GPIO': 'RSVD'}\n",
      "FB58\n",
      "{'CPU Ball Name': 'FB58', 'GPIO': 'RSVD_TP'}\n",
      "EY61\n",
      "{'CPU Ball Name': 'EY61', 'GPIO': 'RSVD_TP'}\n",
      "EH51\n",
      "{'CPU Ball Name': 'EH51', 'GPIO': 'PCH_PWROK'}\n",
      "DG1\n",
      "{'CPU Ball Name': 'DG1', 'GPIO': 'DMI_RCOMP'}\n",
      "DV11\n",
      "{'CPU Ball Name': 'DV11', 'GPIO': 'TP'}\n",
      "DV10\n",
      "{'CPU Ball Name': 'DV10', 'GPIO': 'TP'}\n",
      "N8\n",
      "{'CPU Ball Name': 'N8', 'GPIO': 'PCH_JTAGX'}\n",
      "U6\n",
      "{'CPU Ball Name': 'U6', 'GPIO': 'PCH_JTAG_TMS'}\n",
      "AA8\n",
      "{'CPU Ball Name': 'AA8', 'GPIO': 'PCH_JTAG_TDO'}\n",
      "W6\n",
      "{'CPU Ball Name': 'W6', 'GPIO': 'PCH_JTAG_TDI'}\n",
      "FB6\n",
      "{'CPU Ball Name': 'FB6', 'GPIO': 'PCH_JTAG_TCK'}\n",
      "FB3\n",
      "{'CPU Ball Name': 'FB3', 'GPIO': 'RSVD'}\n",
      "FC6\n",
      "{'CPU Ball Name': 'FC6', 'GPIO': 'RSVD'}\n",
      "R8\n",
      "{'CPU Ball Name': 'R8', 'GPIO': 'PCH_PROC_TRST#'}\n",
      "AH22\n",
      "{'CPU Ball Name': 'AH22', 'GPIO': 'CFG[9]'}\n",
      "AK17\n",
      "{'CPU Ball Name': 'AK17', 'GPIO': 'CFG[8]'}\n",
      "AJ15\n",
      "{'CPU Ball Name': 'AJ15', 'GPIO': 'CFG[7]'}\n",
      "AH17\n",
      "{'CPU Ball Name': 'AH17', 'GPIO': 'CFG[6]'}\n",
      "AG15\n",
      "{'CPU Ball Name': 'AG15', 'GPIO': 'CFG[5]'}\n",
      "AD11\n",
      "{'CPU Ball Name': 'AD11', 'GPIO': 'CFG[4]'}\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "AC12\n",
      "{'CPU Ball Name': 'AC12', 'GPIO': 'CFG[3]'}\n",
      "AA12\n",
      "{'CPU Ball Name': 'AA12', 'GPIO': 'CFG[2]'}\n",
      "AF37\n",
      "{'CPU Ball Name': 'AF37', 'GPIO': 'CFG[15]'}\n",
      "AH35\n",
      "{'CPU Ball Name': 'AH35', 'GPIO': 'CFG[14]'}\n",
      "AF35\n",
      "{'CPU Ball Name': 'AF35', 'GPIO': 'CFG[13]'}\n",
      "AH37\n",
      "{'CPU Ball Name': 'AH37', 'GPIO': 'CFG[12]'}\n",
      "AH25\n",
      "{'CPU Ball Name': 'AH25', 'GPIO': 'CFG[11]'}\n",
      "AF20\n",
      "{'CPU Ball Name': 'AF20', 'GPIO': 'CFG[10]'}\n",
      "AD16\n",
      "{'CPU Ball Name': 'AD16', 'GPIO': 'CFG[1]'}\n",
      "AA16\n",
      "{'CPU Ball Name': 'AA16', 'GPIO': 'CFG[0]'}\n",
      "F8\n",
      "{'CPU Ball Name': 'F8', 'GPIO': 'CFG_RCOMP'}\n",
      "AF22\n",
      "{'CPU Ball Name': 'AF22', 'GPIO': 'CFG[17]'}\n",
      "AF17\n",
      "{'CPU Ball Name': 'AF17', 'GPIO': 'CFG[16]'}\n",
      "DY1\n",
      "{'CPU Ball Name': 'DY1', 'GPIO': 'MPHY_RCOMPP'}\n",
      "DY3\n",
      "{'CPU Ball Name': 'DY3', 'GPIO': 'MPHY_RCOMPN'}\n",
      "EH26\n",
      "{'CPU Ball Name': 'EH26', 'GPIO': 'CL_RST#'}\n",
      "EF26\n",
      "{'CPU Ball Name': 'EF26', 'GPIO': 'CL_DATA'}\n",
      "EE26\n",
      "{'CPU Ball Name': 'EE26', 'GPIO': 'CL_CLK'}\n",
      "AF12\n",
      "{'CPU Ball Name': 'AF12', 'GPIO': 'BPM#[3]'}\n",
      "AH12\n",
      "{'CPU Ball Name': 'AH12', 'GPIO': 'BPM#[2]'}\n",
      "AK12\n",
      "{'CPU Ball Name': 'AK12', 'GPIO': 'BPM#[1]'}\n",
      "AL12\n",
      "{'CPU Ball Name': 'AL12', 'GPIO': 'BPM#[0]'}\n",
      "DY44\n",
      "{'CPU Ball Name': 'DY44', 'GPIO': 'INTRUDER#'}\n",
      "AK27\n",
      "{'CPU Ball Name': 'AK27', 'GPIO': 'RSVD'}\n",
      "AH27\n",
      "{'CPU Ball Name': 'AH27', 'GPIO': 'RSVD'}\n",
      "EL51\n",
      "{'CPU Ball Name': 'EL51', 'GPIO': 'GPP_T3'}\n",
      "EN51\n",
      "{'CPU Ball Name': 'EN51', 'GPIO': 'GPP_T2'}\n",
      "DR61\n",
      "{'CPU Ball Name': 'DR61', 'GPIO': 'GPPC_RCOMP'}\n",
      "EN43\n",
      "{'CPU Ball Name': 'EN43', 'GPIO': 'GPP_H9 ', 'Native Function 1': ' I2C4_SCL ', 'Native Function 2': ' CNV_MFUART2_TXD'}\n",
      "EL43\n",
      "{'CPU Ball Name': 'EL43', 'GPIO': 'GPP_H8 ', 'Native Function 1': ' I2C4_SDA ', 'Native Function 2': ' CNV_MFUART2_RXD'}\n",
      "EH43\n",
      "{'CPU Ball Name': 'EH43', 'GPIO': 'GPP_H7 ', 'Native Function 1': ' I2C1_SCL'}\n",
      "EF43\n",
      "{'CPU Ball Name': 'EF43', 'GPIO': 'GPP_H6 ', 'Native Function 1': ' I2C1_SDA'}\n",
      "EH46\n",
      "{'CPU Ball Name': 'EH46', 'GPIO': 'GPP_H5 ', 'Native Function 1': ' I2C0_SCL'}\n",
      "EF46\n",
      "{'CPU Ball Name': 'EF46', 'GPIO': 'GPP_H4 ', 'Native Function 1': ' I2C0_SDA'}\n",
      "ET48\n",
      "{'CPU Ball Name': 'ET48', 'GPIO': 'GPP_H3 ', 'Native Function 1': ' SX_EXIT_HOLDOFF#'}\n",
      "ET43\n",
      "{'CPU Ball Name': 'ET43', 'GPIO': 'GPP_H23 ', 'Native Function 1': ' SRCCLKREQ5#'}\n",
      "ET41\n",
      "{'CPU Ball Name': 'ET41', 'GPIO': 'GPP_H22 ', 'Native Function 1': ' IMGCLKOUT3'}\n",
      "ER41\n",
      "{'CPU Ball Name': 'ER41', 'GPIO': 'GPP_H21 ', 'Native Function 1': ' IMGCLKOUT2'}\n",
      "EN41\n",
      "{'CPU Ball Name': 'EN41', 'GPIO': 'GPP_H20 ', 'Native Function 1': ' IMGCLKOUT1'}\n",
      "ET46\n",
      "{'CPU Ball Name': 'ET46', 'GPIO': 'GPP_H2'}\n",
      "ER48\n",
      "{'CPU Ball Name': 'ER48', 'GPIO': 'GPP_H19 ', 'Native Function 1': ' SRCCLKREQ4#'}\n",
      "ER46\n",
      "{'CPU Ball Name': 'ER46', 'GPIO': 'GPP_H18 ', 'Native Function 1': ' PROC_C10_GATE#'}\n",
      "EL46\n",
      "{'CPU Ball Name': 'EL46', 'GPIO': 'GPP_H17 ', 'Native Function 1': ' DDPB_CTRLDATA'}\n",
      "EK46\n",
      "{'CPU Ball Name': 'EK46', 'GPIO': 'GPP_H15 ', 'Native Function 1': ' DDPB_CTRLCLK ', 'Native Function 2': ' PCIE_LINK_DOWN'}\n",
      "EL41\n",
      "{'CPU Ball Name': 'EL41', 'GPIO': 'GPP_H13 ', 'Native Function 1': ' I2C7_SCL ', 'Native Function 2': ' UART0_CTS# ', 'Native Function 3': ' SATA_DEVSLP1#'}\n",
      "EK41\n",
      "{'CPU Ball Name': 'EK41', 'GPIO': 'GPP_H12 ', 'Native Function 1': ' I2C7_SDA ', 'Native Function 2': ' UART0_RTS# ', 'Native Function 3': ' SATA_DEVSLP0#'}\n",
      "EN48\n",
      "{'CPU Ball Name': 'EN48', 'GPIO': 'GPP_H11 ', 'Native Function 1': ' UART0_TXD '}\n",
      "EN46\n",
      "{'CPU Ball Name': 'EN46', 'GPIO': 'GPP_H10 ', 'Native Function 1': ' UART0_RXD '}\n",
      "EL48\n",
      "{'CPU Ball Name': 'EL48', 'GPIO': 'GPP_H1'}\n",
      "EK48\n",
      "{'CPU Ball Name': 'EK48', 'GPIO': 'GPP_H0'}\n",
      "ET28\n",
      "{'CPU Ball Name': 'ET28', 'GPIO': 'GPP_F9 ', 'Native Function 1': ' Reserved'}\n",
      "EN28\n",
      "{'CPU Ball Name': 'EN28', 'GPIO': 'GPP_F7'}\n",
      "EH36\n",
      "{'CPU Ball Name': 'EH36', 'GPIO': 'GPP_F6 ', 'Native Function 1': ' CNV_PA_BLANKING'}\n",
      "EF36\n",
      "{'CPU Ball Name': 'EF36', 'GPIO': 'GPP_F5 ', 'Native Function 1': 'CRF_CLKREQ'}\n",
      "ET31\n",
      "{'CPU Ball Name': 'ET31', 'GPIO': 'GPP_F4 ', 'Native Function 1': ' CNV_RF_RESET#'}\n",
      "ER31\n",
      "{'CPU Ball Name': 'ER31', 'GPIO': 'GPP_F3 ', 'Native Function 1': ' CNV_RGI_RSP ', 'Native Function 2': ' UART2_CTS#'}\n",
      "EL28\n",
      "{'CPU Ball Name': 'EL28', 'GPIO': 'GPP_F23 ', 'Native Function 1': ' V1P05_CTRL'}\n",
      "EK31\n",
      "{'CPU Ball Name': 'EK31', 'GPIO': 'GPP_F22 ', 'Native Function 1': ' VNN_CTRL'}\n",
      "EH31\n",
      "{'CPU Ball Name': 'EH31', 'GPIO': 'GPP_F21 ', 'Native Function 1': ' EXT_PWR_GATE2#'}\n",
      "EH28\n",
      "{'CPU Ball Name': 'EH28', 'GPIO': 'GPP_F20 ', 'Native Function 1': ' EXT_PWR_GATE#'}\n",
      "EN31\n",
      "{'CPU Ball Name': 'EN31', 'GPIO': 'GPP_F2 ', 'Native Function 1': ' CNV_RGI_DT ', 'Native Function 2': ' UART2_TXD'}\n",
      "EF31\n",
      "{'CPU Ball Name': 'EF31', 'GPIO': 'GPP_F19 ', 'Native Function 1': ' SRCCLKREQ6#'}\n",
      "ET36\n",
      "{'CPU Ball Name': 'ET36', 'GPIO': 'GPP_F18 ', 'Native Function 1': ' THC1_SPI2_INT#'}\n",
      "ER33\n",
      "{'CPU Ball Name': 'ER33', 'GPIO': 'GPP_F17 ', 'Native Function 1': ' THC1_SPI2_RST#'}\n",
      "EL33\n",
      "{'CPU Ball Name': 'EL33', 'GPIO': 'GPP_F16 ', 'Native Function 1': ' GSXCLK ', 'Native Function 2': ' THC1_SPI2_CS# ', 'Native Function 3': ' GSP1_CS0#'}\n",
      "EN36\n",
      "{'CPU Ball Name': 'EN36', 'GPIO': 'GPP_F15 ', 'Native Function 1': ' GSXSRESET# ', 'Native Function 2': ' THC1_SPI2_IO3'}\n",
      "EL36\n",
      "{'CPU Ball Name': 'EL36', 'GPIO': 'GPP_F14 ', 'Native Function 1': ' GSXDIN ', 'Native Function 2': ' THC1_SPI2_IO2'}\n",
      "ET33\n",
      "{'CPU Ball Name': 'ET33', 'GPIO': 'GPP_F13 ', 'Native Function 1': ' GSXSLOAD ', 'Native Function 2': ' THC1_SPI2_IO1 ', 'Native Function 3': ' GSPI1_MISO'}\n",
      "EL31\n",
      "{'CPU Ball Name': 'EL31', 'GPIO': 'GPP_F12 ', 'Native Function 1': ' GSXDOUT ', 'Native Function 2': 'THC1_SPI2_IO0 ', 'Native Function 3': ' GSPI1_MOSI'}\n",
      "EN33\n",
      "{'CPU Ball Name': 'EN33', 'GPIO': 'GPP_F11 ', 'Native Function 1': ' THC1_SPI2_CLK ', 'Native Function 2': ' GSPI1_CLK'}\n",
      "EF28\n",
      "{'CPU Ball Name': 'EF28', 'GPIO': 'GPP_F10'}\n",
      "EK33\n",
      "{'CPU Ball Name': 'EK33', 'GPIO': 'GPP_F1 ', 'Native Function 1': ' CNV_BRI_RSP ', 'Native Function 2': ' UART2_RXD'}\n",
      "EH33\n",
      "{'CPU Ball Name': 'EH33', 'GPIO': 'GPP_F0 ', 'Native Function 1': ' CNV_BRI_DT ', 'Native Function 2': ' UART2_RTS#'}\n",
      "FC25\n",
      "{'CPU Ball Name': 'FC25', 'GPIO': 'GPP_E9 ', 'Native Function 1': ' USB_OC0# ', 'Native Function 2': ' ISH_GP4'}\n",
      "FA22\n",
      "{'CPU Ball Name': 'FA22', 'GPIO': 'GPP_E8 ', 'Native Function 1': ' SLP_DRAM#'}\n",
      "FB23\n",
      "{'CPU Ball Name': 'FB23', 'GPIO': 'GPP_E7 ', 'Native Function 1': ' PROC_GP1'}\n",
      "EH23\n",
      "{'CPU Ball Name': 'EH23', 'GPIO': 'GPP_E6 ', 'Native Function 1': ' THC0_SPI1_RST#'}\n",
      "FA25\n",
      "{'CPU Ball Name': 'FA25', 'GPIO': 'GPP_E5 ', 'Native Function 1': ' SATA_DEVSLP1 ', 'Native Function 2': ' SRCCLK_OE6#'}\n",
      "FC22\n",
      "{'CPU Ball Name': 'FC22', 'GPIO': 'GPP_E4 ', 'Native Function 1': ' SATA_DEVSLP0 ', 'Native Function 2': ' SRCCLK_OE9#'}\n",
      "EY23\n",
      "{'CPU Ball Name': 'EY23', 'GPIO': 'GPP_E3 ', 'Native Function 1': ' PROC_GP0'}\n",
      "ET23\n",
      "{'CPU Ball Name': 'ET23', 'GPIO': 'GPP_E23 ', 'Native Function 1': 'DDPA_CTRLDATA'}\n",
      "ER23\n",
      "{'CPU Ball Name': 'ER23', 'GPIO': 'GPP_E22 ', 'Native Function 1': 'DDPA_CTRLCLK ', 'Native Function 2': '  DNX_FORCE_RELOAD'}\n",
      "EN26\n",
      "{'CPU Ball Name': 'EN26', 'GPIO': 'GPP_E21 ', 'Native Function 1': ' DDP2_CTRLDATA ', 'Native Function 2': '  TBT_LSX1_RXD'}\n",
      "EL26\n",
      "{'CPU Ball Name': 'EL26', 'GPIO': 'GPP_E20 ', 'Native Function 1': ' DDP2_CTRLCLK ', 'Native Function 2': ' TBT_LSX1_TXD'}\n",
      "EF23\n",
      "{'CPU Ball Name': 'EF23', 'GPIO': 'GPP_E2 ', 'Native Function 1': ' THC0_SPI1_IO3'}\n",
      "ET26\n",
      "{'CPU Ball Name': 'ET26', 'GPIO': 'GPP_E19 ', 'Native Function 1': ' DDP1_CTRLDATA ', 'Native Function 2': ' TBT_LSX0_RXD'}\n",
      "ER26\n",
      "{'CPU Ball Name': 'ER26', 'GPIO': 'GPP_E18 ', 'Native Function 1': ' DDP1_CTRLCLK ', 'Native Function 2': ' TBT_LSX0_TXD'}\n",
      "EY25\n",
      "{'CPU Ball Name': 'EY25', 'GPIO': 'GPP_E17 ', 'Native Function 1': ' THC0_SPI1_INT#'}\n",
      "EY22\n",
      "{'CPU Ball Name': 'EY22', 'GPIO': 'GPP_E16 ', 'Native Function 1': ' SRCCLKREQ8#'}\n",
      "EW23\n",
      "{'CPU Ball Name': 'EW23', 'GPIO': 'GPP_E15 ', 'Native Function 1': ' SRCCLK_OE8#'}\n",
      "EV25\n",
      "{'CPU Ball Name': 'EV25', 'GPIO': 'GPP_E14 ', 'Native Function 1': ' DDSP_HPDA ', 'Native Function 2': ' DISP_MISCA'}\n",
      "EN23\n",
      "{'CPU Ball Name': 'EN23', 'GPIO': 'GPP_E13 ', 'Native Function 1': ' THC0_SPI1_IO0 ', 'Native Function 2': ' I2C0A_SCL ', 'Native Function 3': ' GSPI0_MOSI'}\n",
      "EL23\n",
      "{'CPU Ball Name': 'EL23', 'GPIO': 'GPP_E12 ', 'Native Function 1': ' THC0_SPI1_IO1 ', 'Native Function 2': ' I2C0A_SDA ', 'Native Function 3': ' GSPI0_MISO'}\n",
      "FC28\n",
      "{'CPU Ball Name': 'FC28', 'GPIO': 'GPP_E11 ', 'Native Function 1': ' THC0_SPI1_CLK ', 'Native Function 2': ' GSPI0_CLK'}\n",
      "FA28\n",
      "{'CPU Ball Name': 'FA28', 'GPIO': 'GPP_E10 ', 'Native Function 1': ' THC0_SPI1_CS# ', 'Native Function 2': ' GSPI0_CS0#'}\n",
      "EE23\n",
      "{'CPU Ball Name': 'EE23', 'GPIO': 'GPP_E1 ', 'Native Function 1': ' THC0_SPI1_IO2'}\n",
      "EV22\n",
      "{'CPU Ball Name': 'EV22', 'GPIO': 'GPP_E0 ', 'Native Function 1': '  SATAXPCIE0 ', 'Native Function 2': ' SATAGP0 ', 'Native Function 3': ' SRCCLKREQ9#'}\n",
      "FC37\n",
      "{'CPU Ball Name': 'FC37', 'GPIO': 'GPP_D9 ', 'Native Function 1': ' ISH_SPI_CS# ', 'Native Function 2': ' DDP3_CTRLCLK ', 'Native Function 3': ' TBT_LSX2_TXD ', 'Native Function 4': ' GSPI2_CS0#'}\n",
      "FC34\n",
      "{'CPU Ball Name': 'FC34', 'GPIO': 'GPP_D8 ', 'Native Function 1': ' SRCCLKREQ3#'}\n",
      "FC31\n",
      "{'CPU Ball Name': 'FC31', 'GPIO': 'GPP_D7 ', 'Native Function 1': ' SRCCLKREQ2#'}\n",
      "FB36\n",
      "{'CPU Ball Name': 'FB36', 'GPIO': 'GPP_D6 ', 'Native Function 1': ' SRCCLKREQ1#'}\n",
      "FB29\n",
      "{'CPU Ball Name': 'FB29', 'GPIO': 'GPP_D5 ', 'Native Function 1': ' SRCCLKREQ0#'}\n",
      "FA31\n",
      "{'CPU Ball Name': 'FA31', 'GPIO': 'GPP_D4 ', 'Native Function 1': 'IMGCLKOUT0 ', 'Native Function 2': '  BK4 ', 'Native Function 3': ' SBK4'}\n",
      "FA34\n",
      "{'CPU Ball Name': 'FA34', 'GPIO': 'GPP_D3 ', 'Native Function 1': ' ISH_GP3 ', 'Native Function 2': ' BK3 ', 'Native Function 3': 'SBK3'}\n",
      "EY30\n",
      "{'CPU Ball Name': 'EY30', 'GPIO': 'GPP_D2 ', 'Native Function 1': ' ISH_GP2 ', 'Native Function 2': ' BK2 ', 'Native Function 3': 'SBK2'}\n",
      "EY34\n",
      "{'CPU Ball Name': 'EY34', 'GPIO': 'GPP_D19 ', 'Native Function 1': ' I2S_MCLK1_OUT'}\n",
      "EW30\n",
      "{'CPU Ball Name': 'EW30', 'GPIO': 'GPP_D18 ', 'Native Function 1': ' UART1_TXD ', 'Native Function 2': ' ISH_UART1_TXD'}\n",
      "EV34\n",
      "{'CPU Ball Name': 'EV34', 'GPIO': 'GPP_D17 ', 'Native Function 1': ' UART1_RXD ', 'Native Function 2': ' ISH_UART1_RXD'}\n",
      "EY36\n",
      "{'CPU Ball Name': 'EY36', 'GPIO': 'GPP_D16 ', 'Native Function 1': ' ISH_UART0_CTS# '}\n",
      "EW36\n",
      "{'CPU Ball Name': 'EW36', 'GPIO': 'GPP_D15 ', 'Native Function 1': ' ISH_UART0_RTS#'}\n",
      "EY28\n",
      "{'CPU Ball Name': 'EY28', 'GPIO': 'GPP_D14 ', 'Native Function 1': ' ISH_UART0_TXD ', 'Native Function 2': ' I2C4B_SCL'}\n",
      "EV28\n",
      "{'CPU Ball Name': 'EV28', 'GPIO': 'GPP_D13 ', 'Native Function 1': ' ISH_UART0_RXD ', 'Native Function 2': ' I2C4B_SDA'}\n",
      "FA37\n",
      "{'CPU Ball Name': 'FA37', 'GPIO': 'GPP_D12 ', 'Native Function 1': ' ISH_SPI_MOSI ', 'Native Function 2': ' DDP4_CTRLDATA ', 'Native Function 3': ' TBT_LSX3_RXD ', 'Native Function 4': ' BSSB_LS3_TX ', 'Native Function 5': ' GSPI2_MOSI'}\n",
      "EY37\n",
      "{'CPU Ball Name': 'EY37', 'GPIO': 'GPP_D11 ', 'Native Function 1': ' ISH_SPI_MISO ', 'Native Function 2': ' DDP4_CTRLCLK ', 'Native Function 3': ' TBT_LSX3_TXD ', 'Native Function 4': ' BSSB_LS3_RX ', 'Native Function 5': ' GSPI2_MISO'}\n",
      "EV37\n",
      "{'CPU Ball Name': 'EV37', 'GPIO': 'GPP_D10 ', 'Native Function 1': ' ISH_SPI_CLK ', 'Native Function 2': ' DDP3_CTRLDATA ', 'Native Function 3': ' TBT_LSX2_RXD ', 'Native Function 4': ' BSSB_LS2_TX ', 'Native Function 5': ' GSPI2_CLK'}\n",
      "EY31\n",
      "{'CPU Ball Name': 'EY31', 'GPIO': 'GPP_D1 ', 'Native Function 1': ' ISH_GP1', 'Native Function 2': ' BK1 ', 'Native Function 3': ' SBK1'}\n",
      "EV31\n",
      "{'CPU Ball Name': 'EV31', 'GPIO': 'GPP_D0 ', 'Native Function 1': ' ISH_GP0', 'Native Function 2': ' BK0 ', 'Native Function 3': ' SBK0'}\n",
      "ER38\n",
      "{'CPU Ball Name': 'ER38', 'GPIO': 'GPP_C7 ', 'Native Function 1': ' SML1DATA'}\n",
      "ET38\n",
      "{'CPU Ball Name': 'ET38', 'GPIO': 'GPP_C6 ', 'Native Function 1': ' SML1CLK'}\n",
      "EH38\n",
      "{'CPU Ball Name': 'EH38', 'GPIO': 'GPP_C5 ', 'Native Function 1': ' SML0ALERT#'}\n",
      "EF38\n",
      "{'CPU Ball Name': 'EF38', 'GPIO': 'GPP_C4 ', 'Native Function 1': ' SML0DATA'}\n",
      "EE38\n",
      "{'CPU Ball Name': 'EE38', 'GPIO': 'GPP_C3 ', 'Native Function 1': ' SML0CLK'}\n",
      "EN38\n",
      "{'CPU Ball Name': 'EN38', 'GPIO': 'GPP_C2 ', 'Native Function 1': ' SMBALERT#'}\n",
      "EK38\n",
      "{'CPU Ball Name': 'EK38', 'GPIO': 'GPP_C1 ', 'Native Function 1': ' SMBDATA'}\n",
      "EL38\n",
      "{'CPU Ball Name': 'EL38', 'GPIO': 'GPP_C0 ', 'Native Function 1': ' SMBCLK'}\n",
      "DR56\n",
      "{'CPU Ball Name': 'DR56', 'GPIO': 'GPP_B8 ', 'Native Function 1': ' ISH_I2C1_SCL ', 'Native Function 2': ' I2C3_SCL '}\n",
      "DR58\n",
      "{'CPU Ball Name': 'DR58', 'GPIO': 'GPP_B7 ', 'Native Function 1': ' ISH_I2C1_SDA ', 'Native Function 2': ' I2C3_SDA '}\n",
      "DT57\n",
      "{'CPU Ball Name': 'DT57', 'GPIO': 'GPP_B6 ', 'Native Function 1': ' ISH_I2C0_SCL ', 'Native Function 2': ' I2C2_SCL '}\n",
      "DT56\n",
      "{'CPU Ball Name': 'DT56', 'GPIO': 'GPP_B5 ', 'Native Function 1': ' ISH_I2C0_SDA ', 'Native Function 2': ' I2C2_SDA '}\n",
      "EB56\n",
      "{'CPU Ball Name': 'EB56', 'GPIO': 'GPP_B4 ', 'Native Function 1': ' PROC_GP3 ', 'Native Function 2': ' ISH_GP5B'}\n",
      "EB57\n",
      "{'CPU Ball Name': 'EB57', 'GPIO': 'GPP_B3 ', 'Native Function 1': ' PROC_GP2 ', 'Native Function 2': ' ISH_GP4B'}\n",
      "EF41\n",
      "{'CPU Ball Name': 'EF41', 'GPIO': 'GPP_B23 ', 'Native Function 1': ' SML1ALERT# ', 'Native Function 2': ' PCHHOT#'}\n",
      "DT59\n",
      "{'CPU Ball Name': 'DT59', 'GPIO': 'GPP_B2 ', 'Native Function 1': ' VRALERT#'}\n",
      "DT61\n",
      "{'CPU Ball Name': 'DT61', 'GPIO': 'GPP_B18 ', 'Native Function 1': ' ADR_COMPLETE'}\n",
      "DN60\n",
      "{'CPU Ball Name': 'DN60', 'GPIO': 'GPP_B17 ', 'Native Function 1': ' I2C5_SCL ', 'Native Function 2': ' ISH_I2C2_SCL'}\n",
      "DN57\n",
      "{'CPU Ball Name': 'DN57', 'GPIO': 'GPP_B16 ', 'Native Function 1': ' I2C5_SDA ', 'Native Function 2': ' ISH_I2C2_SDA'}\n",
      "DY61\n",
      "{'CPU Ball Name': 'DY61', 'GPIO': 'GPP_B15 ', 'Native Function 1': ' TIME_SYNC0 ', 'Native Function 2': ' ISH_GP7'}\n",
      "DW56\n",
      "{'CPU Ball Name': 'DW56', 'GPIO': 'GPP_B14 ', 'Native Function 1': ' SPKR ', 'Native Function 2': ' TIME_SYNC1 ', 'Native Function 3': ' SATA_LED# ', 'Native Function 4': ' ISH_GP6'}\n",
      "DW57\n",
      "{'CPU Ball Name': 'DW57', 'GPIO': 'GPP_B13 ', 'Native Function 1': ' PLTRST#'}\n",
      "DW59\n",
      "{'CPU Ball Name': 'DW59', 'GPIO': 'GPP_B12 ', 'Native Function 1': ' SLP_S0#'}\n",
      "EA56\n",
      "{'CPU Ball Name': 'EA56', 'GPIO': 'GPP_B11 ', 'Native Function 1': ' PMCALERT#'}\n",
      "EA58\n",
      "{'CPU Ball Name': 'EA58', 'GPIO': 'GPP_B1 ', 'Native Function 1': ' CORE_VID1'}\n",
      "EA60\n",
      "{'CPU Ball Name': 'EA60', 'GPIO': 'GPP_B0 ', 'Native Function 1': ' CORE_VID0'}\n",
      "DT49\n",
      "{'CPU Ball Name': 'DT49', 'GPIO': 'GPP_A9 ', 'Native Function 1': ' ESPI_CLK'}\n",
      "EB54\n",
      "{'CPU Ball Name': 'EB54', 'GPIO': 'GPP_A8 ', 'Native Function 1': ' SRCCLKREQ7#'}\n",
      "EB52\n",
      "{'CPU Ball Name': 'EB52', 'GPIO': 'GPP_A7 ', 'Native Function 1': ' SRCCLK_OE7#'}\n",
      "DP54\n",
      "{'CPU Ball Name': 'DP54', 'GPIO': 'GPP_A6 ', 'Native Function 1': ' ESPI_ALERT1#'}\n",
      "DP47\n",
      "{'CPU Ball Name': 'DP47', 'GPIO': 'GPP_A5 ', 'Native Function 1': '  ESPI_ALERT0#'}\n",
      "DP44\n",
      "{'CPU Ball Name': 'DP44', 'GPIO': 'GPP_A4 ', 'Native Function 1': ' ESPI_CS0#'}\n",
      "DP52\n",
      "{'CPU Ball Name': 'DP52', 'GPIO': 'GPP_A3 ', 'Native Function 1': ' ESPI_IO3 ', 'Native Function 2': ' SUSACK#'}\n",
      "DT46\n",
      "{'CPU Ball Name': 'DT46', 'GPIO': 'GPP_A23 ', 'Native Function 1': ' ESPI_CS1#'}\n",
      "DV52\n",
      "{'CPU Ball Name': 'DV52', 'GPIO': 'GPP_A22 ', 'Native Function 1': ' DDPC_CTRLDATA'}\n",
      "DV54\n",
      "{'CPU Ball Name': 'DV54', 'GPIO': 'GPP_A21 ', 'Native Function 1': ' DDPC_CTRLCLK'}\n",
      "EB51\n",
      "{'CPU Ball Name': 'EB51', 'GPIO': 'GPP_A20 ', 'Native Function 1': ' DDSP_HPD2 ', 'Native Function 2': ' DISP_MISC2'}\n",
      "DT54\n",
      "{'CPU Ball Name': 'DT54', 'GPIO': 'GPP_A2 ', 'Native Function 1': ' ESPI_IO2', 'Native Function 2': ' SUSWARN#', 'Native Function 3': ' SUSPWRDNACK'}\n",
      "EB49\n",
      "{'CPU Ball Name': 'EB49', 'GPIO': 'GPP_A19 ', 'Native Function 1': ' DDSP_HPD1 ', 'Native Function 2': ' DISP_MISC1'}\n",
      "EB47\n",
      "{'CPU Ball Name': 'EB47', 'GPIO': 'GPP_A18 ', 'Native Function 1': ' DDSP_HPDB ', 'Native Function 2': ' DISP_MISCB'}\n",
      "DY54\n",
      "{'CPU Ball Name': 'DY54', 'GPIO': 'GPP_A17 ', 'Native Function 1': ' DISP_MISCC'}\n",
      "DY51\n",
      "{'CPU Ball Name': 'DY51', 'GPIO': 'GPP_A16 ', 'Native Function 1': ' USB_OC3# ', 'Native Function 2': ' ISH_GP5'}\n",
      "DY49\n",
      "{'CPU Ball Name': 'DY49', 'GPIO': 'GPP_A15 ', 'Native Function 1': ' USB_OC2# ', 'Native Function 2': ' DDSP_HPD4 ', 'Native Function 3': ' DISP_MISC4'}\n",
      "DY47\n",
      "{'CPU Ball Name': 'DY47', 'GPIO': 'GPP_A14 ', 'Native Function 1': ' USB_OC1# ', 'Native Function 2': ' DDSP_HPD3 ', 'Native Function 3': ' DISP_MISC3'}\n",
      "DV47\n",
      "{'CPU Ball Name': 'DV47', 'GPIO': 'GPP_A13 ', 'Native Function 1': ' PMC_I2C_SCL'}\n",
      "DY46\n",
      "{'CPU Ball Name': 'DY46', 'GPIO': 'GPP_A12 ', 'Native Function 1': ' SATAXPCIE1 ', 'Native Function 2': ' SATAGP1 ', 'Native Function 3': ' SRCCLKREQ9B#'}\n",
      "DV51\n",
      "{'CPU Ball Name': 'DV51', 'GPIO': 'GPP_A11 ', 'Native Function 1': ' PMC_I2C_SDA'}\n",
      "DT51\n",
      "{'CPU Ball Name': 'DT51', 'GPIO': 'GPP_A10 ', 'Native Function 1': ' ESPI_RESET#'}\n",
      "DT44\n",
      "{'CPU Ball Name': 'DT44', 'GPIO': 'GPP_A1 ', 'Native Function 1': ' ESPI_IO1'}\n",
      "DP51\n",
      "{'CPU Ball Name': 'DP51', 'GPIO': 'GPP_A0 ', 'Native Function 1': ' ESPI_IO0'}\n",
      "EY48\n",
      "{'CPU Ball Name': 'EY48', 'GPIO': 'GPP_S7 ', 'Native Function 1': ' SNDW3_DATA ', 'Native Function 2': ' DMIC_DATA1'}\n",
      "EW48\n",
      "{'CPU Ball Name': 'EW48', 'GPIO': 'GPP_S6 ', 'Native Function 1': ' SNDW3_CLK ', 'Native Function 2': ' DMIC_CLK_A1'}\n",
      "EY50\n",
      "{'CPU Ball Name': 'EY50', 'GPIO': 'GPP_S5 ', 'Native Function 1': ' SNDW2_DATA ', 'Native Function 2': ' DMIC_CLK_B1'}\n",
      "EV50\n",
      "{'CPU Ball Name': 'EV50', 'GPIO': 'GPP_S4 ', 'Native Function 1': ' SNDW2_CLK ', 'Native Function 2': ' DMIC_CLK_B0'}\n",
      "FC50\n",
      "{'CPU Ball Name': 'FC50', 'GPIO': 'GPP_S3 ', 'Native Function 1': ' SNDW1_DATA ', 'Native Function 2': ' DMIC_DATA0 ', 'Native Function 3': ' I2S1_RXD'}\n",
      "FA50\n",
      "{'CPU Ball Name': 'FA50', 'GPIO': 'GPP_S2 ', 'Native Function 1': ' SNDW1_CLK ', 'Native Function 2': ' DMIC_CLKA0 ', 'Native Function 3': ' I2S1_TXD'}\n",
      "EY53\n",
      "{'CPU Ball Name': 'EY53', 'GPIO': 'GPP_S1 ', 'Native Function 1': ' SNDW0_DATA ', 'Native Function 2': 'I2S1_SFRM'}\n",
      "EV53\n",
      "{'CPU Ball Name': 'EV53', 'GPIO': 'GPP_S0 ', 'Native Function 1': ' SNDW0_CLK ', 'Native Function 2': 'I2S1_SCLK'}\n",
      "EB46\n",
      "{'CPU Ball Name': 'EB46', 'GPIO': 'GPP_R7 ', 'Native Function 1': ' I2S2_RXD ', 'Native Function 2': ' DMIC_DATA1'}\n",
      "EB44\n",
      "{'CPU Ball Name': 'EB44', 'GPIO': 'GPP_R6 ', 'Native Function 1': ' I2S2_TXD ', 'Native Function 2': ' DMIC_CLK_A1'}\n",
      "ET53\n",
      "{'CPU Ball Name': 'ET53', 'GPIO': 'GPP_R5 ', 'Native Function 1': ' HDA_SDI1 ', 'Native Function 2': ' I2S2_SFRM ', 'Native Function 3': ' DMIC_DATA0'}\n",
      "ER53\n",
      "{'CPU Ball Name': 'ER53', 'GPIO': 'GPP_R4 ', 'Native Function 1': ' HDA_RST# ', 'Native Function 2': ' I2S2_SCLK ', 'Native Function 3': ' DMIC_CLK_A0'}\n",
      "ER59\n",
      "{'CPU Ball Name': 'ER59', 'GPIO': 'GPP_R3 ', 'Native Function 1': ' HDA_SDI0 ', 'Native Function 2': ' I2S0_RXD ', 'Native Function 3': ' HDA_PROC_SDI'}\n",
      "ER57\n",
      "{'CPU Ball Name': 'ER57', 'GPIO': 'GPP_R2 ', 'Native Function 1': ' HDA_SDO ', 'Native Function 2': ' I2S0_TXD ', 'Native Function 3': ' HDA_PROC_SDO'}\n",
      "EP60\n",
      "{'CPU Ball Name': 'EP60', 'GPIO': 'GPP_R1 ', 'Native Function 1': ' HDA_SYNC ', 'Native Function 2': ' I2S0_SFRM ', 'Native Function 3': ' DMIC_CLK_B1'}\n",
      "ER56\n",
      "{'CPU Ball Name': 'ER56', 'GPIO': 'GPP_R0 ', 'Native Function 1': ' HDA_BCLK ', 'Native Function 2': ' I2S0_SCLK ', 'Native Function 3': ' DMIC_CLK_B0 ', 'Native Function 4': ' HDA_PROC_BCLK'}\n",
      "EJ57\n",
      "{'CPU Ball Name': 'EJ57', 'GPIO': 'GPD9 ', 'Native Function 1': ' SLP_WLAN#'}\n",
      "EJ61\n",
      "{'CPU Ball Name': 'EJ61', 'GPIO': 'GPD8 ', 'Native Function 1': ' SUSCLK'}\n",
      "EK60\n",
      "{'CPU Ball Name': 'EK60', 'GPIO': 'GPD7'}\n",
      "EM57\n",
      "{'CPU Ball Name': 'EM57', 'GPIO': 'GPD6 ', 'Native Function 1': ' SLP_A#'}\n",
      "EP56\n",
      "{'CPU Ball Name': 'EP56', 'GPIO': 'GPD5 ', 'Native Function 1': ' SLP_S4#'}\n",
      "EM59\n",
      "{'CPU Ball Name': 'EM59', 'GPIO': 'GPD4 ', 'Native Function 1': ' SLP_S3#'}\n",
      "EM61\n",
      "{'CPU Ball Name': 'EM61', 'GPIO': 'GPD3 ', 'Native Function 1': ' PWRBTN#'}\n",
      "EP58\n",
      "{'CPU Ball Name': 'EP58', 'GPIO': 'GPD2 ', 'Native Function 1': ' LAN_WAKE#'}\n",
      "EJ56\n",
      "{'CPU Ball Name': 'EJ56', 'GPIO': 'GPD11 ', 'Native Function 1': ' LANPHYPC '}\n",
      "EG60\n",
      "{'CPU Ball Name': 'EG60', 'GPIO': 'GPD10 ', 'Native Function 1': ' SLP_S5#'}\n",
      "EJ59\n",
      "{'CPU Ball Name': 'EJ59', 'GPIO': 'GPD1 ', 'Native Function 1': ' ACPRESENT'}\n",
      "EM56\n",
      "{'CPU Ball Name': 'EM56', 'GPIO': 'GPD0 ', 'Native Function 1': ' BATLOW#'}\n",
      "DV46\n",
      "{'CPU Ball Name': 'DV46', 'GPIO': 'VSS'}\n",
      "DV42\n",
      "{'CPU Ball Name': 'DV42', 'GPIO': 'TP'}\n",
      "DT47\n",
      "{'CPU Ball Name': 'DT47', 'GPIO': 'TP'}\n",
      "DJ9\n",
      "{'CPU Ball Name': 'DJ9', 'GPIO': 'RSVD_TP'}\n",
      "AA9\n",
      "{'CPU Ball Name': 'AA9', 'GPIO': 'RSVD_TP'}\n",
      "DW32\n",
      "{'CPU Ball Name': 'DW32', 'GPIO': 'RSVD_TP'}\n",
      "DW37\n",
      "{'CPU Ball Name': 'DW37', 'GPIO': 'RSVD_TP'}\n",
      "AL37\n",
      "{'CPU Ball Name': 'AL37', 'GPIO': 'RSVD_TP'}\n",
      "BH14\n",
      "{'CPU Ball Name': 'BH14', 'GPIO': 'RSVD_TP'}\n",
      "BF43\n",
      "{'CPU Ball Name': 'BF43', 'GPIO': 'RSVD_TP'}\n",
      "AV12\n",
      "{'CPU Ball Name': 'AV12', 'GPIO': 'RSVD_TP'}\n",
      "DJ12\n",
      "{'CPU Ball Name': 'DJ12', 'GPIO': 'RSVD_TP'}\n",
      "DH14\n",
      "{'CPU Ball Name': 'DH14', 'GPIO': 'RSVD_TP'}\n",
      "CH43\n",
      "{'CPU Ball Name': 'CH43', 'GPIO': 'RSVD_TP'}\n",
      "EB16\n",
      "{'CPU Ball Name': 'EB16', 'GPIO': 'RSVD_TP'}\n",
      "DY18\n",
      "{'CPU Ball Name': 'DY18', 'GPIO': 'RSVD_TP'}\n",
      "DJ11\n",
      "{'CPU Ball Name': 'DJ11', 'GPIO': 'RSVD_TP'}\n",
      "AF25\n",
      "{'CPU Ball Name': 'AF25', 'GPIO': 'EAR#'}\n",
      "EE48\n",
      "{'CPU Ball Name': 'EE48', 'GPIO': 'DSW_PWROK'}\n",
      "AF32\n",
      "{'CPU Ball Name': 'AF32', 'GPIO': 'DISP_UTILS_2'}\n",
      "EE53\n",
      "{'CPU Ball Name': 'EE53', 'GPIO': 'DRAM_RESET#'}\n",
      "DJ1\n",
      "{'CPU Ball Name': 'DJ1', 'GPIO': 'DISP_UTILS_1'}\n",
      "AP6\n",
      "{'CPU Ball Name': 'AP6', 'GPIO': 'DDIB_TXP[3]'}\n",
      "AM6\n",
      "{'CPU Ball Name': 'AM6', 'GPIO': 'DDIB_TXP[2]'}\n",
      "AK6\n",
      "{'CPU Ball Name': 'AK6', 'GPIO': 'DDIB_TXP[1]'}\n",
      "AH6\n",
      "{'CPU Ball Name': 'AH6', 'GPIO': 'DDIB_TXP[0]'}\n",
      "AP8\n",
      "{'CPU Ball Name': 'AP8', 'GPIO': 'DDIB_TXN[3]'}\n",
      "AM8\n",
      "{'CPU Ball Name': 'AM8', 'GPIO': 'DDIB_TXN[2]'}\n",
      "AK8\n",
      "{'CPU Ball Name': 'AK8', 'GPIO': 'DDIB_TXN[1]'}\n",
      "AH8\n",
      "{'CPU Ball Name': 'AH8', 'GPIO': 'DDIB_TXN[0]'}\n",
      "AL1\n",
      "{'CPU Ball Name': 'AL1', 'GPIO': 'DDIB_RCOMP'}\n",
      "AC9\n",
      "{'CPU Ball Name': 'AC9', 'GPIO': 'RSVD_TP'}\n",
      "AE6\n",
      "{'CPU Ball Name': 'AE6', 'GPIO': 'DDIB_AUXP'}\n",
      "AE8\n",
      "{'CPU Ball Name': 'AE8', 'GPIO': 'DDIB_AUXN'}\n",
      "W3\n",
      "{'CPU Ball Name': 'W3', 'GPIO': 'DDIA_TXP[3]'}\n",
      "AA1\n",
      "{'CPU Ball Name': 'AA1', 'GPIO': 'DDIA_TXP[2]'}\n",
      "AB3\n",
      "{'CPU Ball Name': 'AB3', 'GPIO': 'DDIA_TXP[1]'}\n",
      "AF1\n",
      "{'CPU Ball Name': 'AF1', 'GPIO': 'DDIA_TXP[0]'}\n",
      "AA3\n",
      "{'CPU Ball Name': 'AA3', 'GPIO': 'DDIA_TXN[3]'}\n",
      "AB1\n",
      "{'CPU Ball Name': 'AB1', 'GPIO': 'DDIA_TXN[2]'}\n",
      "AD3\n",
      "{'CPU Ball Name': 'AD3', 'GPIO': 'DDIA_TXN[1]'}\n",
      "AD1\n",
      "{'CPU Ball Name': 'AD1', 'GPIO': 'DDIA_TXN[0]'}\n",
      "AJ1\n",
      "{'CPU Ball Name': 'AJ1', 'GPIO': 'DDIA_RCOMP'}\n",
      "R4\n",
      "{'CPU Ball Name': 'R4', 'GPIO': 'RSVD'}\n",
      "AF3\n",
      "{'CPU Ball Name': 'AF3', 'GPIO': 'DDIA_AUXP'}\n",
      "AG3\n",
      "{'CPU Ball Name': 'AG3', 'GPIO': 'DDIA_AUXN'}\n",
      "ET14\n",
      "{'CPU Ball Name': 'ET14', 'GPIO': 'DBG_PMODE'}\n",
      "A55\n",
      "{'CPU Ball Name': 'A55', 'GPIO': 'CSI_RCOMP'}\n",
      "B54\n",
      "{'CPU Ball Name': 'B54', 'GPIO': 'CSI_RCOMP'}\n",
      "AD41\n",
      "{'CPU Ball Name': 'AD41', 'GPIO': 'CSI_D_DP[1] ', 'Native Function 1': ' CSI_C_DP[2]'}\n",
      "AB41\n",
      "{'CPU Ball Name': 'AB41', 'GPIO': 'CSI_D_DN[1] ', 'Native Function 1': ' CSI_C_DN[2]'}\n",
      "AG41\n",
      "{'CPU Ball Name': 'AG41', 'GPIO': 'CSI_D_DP[0] ', 'Native Function 1': ' CSI_C_DP[3]'}\n",
      "AF41\n",
      "{'CPU Ball Name': 'AF41', 'GPIO': 'CSI_D_DN[0] ', 'Native Function 1': ' CSI_C_DN[3]'}\n",
      "J41\n",
      "{'CPU Ball Name': 'J41', 'GPIO': 'CSI_D_CLK_P'}\n",
      "L41\n",
      "{'CPU Ball Name': 'L41', 'GPIO': 'CSI_D_CLK_N'}\n",
      "P44\n",
      "{'CPU Ball Name': 'P44', 'GPIO': 'CSI_C_DP[1]'}\n",
      "M44\n",
      "{'CPU Ball Name': 'M44', 'GPIO': 'CSI_C_DN[1]'}\n",
      "T41\n",
      "{'CPU Ball Name': 'T41', 'GPIO': 'CSI_C_DP[0]'}\n",
      "P41\n",
      "{'CPU Ball Name': 'P41', 'GPIO': 'CSI_C_DN[0]'}\n",
      "J44\n",
      "{'CPU Ball Name': 'J44', 'GPIO': 'CSI_C_CLK_P'}\n",
      "K44\n",
      "{'CPU Ball Name': 'K44', 'GPIO': 'CSI_C_CLK_N'}\n",
      "W41\n",
      "{'CPU Ball Name': 'W41', 'GPIO': 'CSI_B_DP[1]'}\n",
      "AA41\n",
      "{'CPU Ball Name': 'AA41', 'GPIO': 'CSI_B_DN[1]'}\n",
      "C38\n",
      "{'CPU Ball Name': 'C38', 'GPIO': 'CSI_B_DP[0]'}\n",
      "A38\n",
      "{'CPU Ball Name': 'A38', 'GPIO': 'CSI_B_DN[0]'}\n",
      "G39\n",
      "{'CPU Ball Name': 'G39', 'GPIO': 'CSI_B_CLK_P'}\n",
      "F39\n",
      "{'CPU Ball Name': 'F39', 'GPIO': 'CSI_B_CLK_N'}\n",
      "C36\n",
      "{'CPU Ball Name': 'C36', 'GPIO': 'CSI_A_DP[1] ', 'Native Function 1': ' CSI_B_DP[2]'}\n",
      "A36\n",
      "{'CPU Ball Name': 'A36', 'GPIO': 'CSI_A_DN[1] ', 'Native Function 1': ' CSI_B_DN[2]'}\n",
      "G37\n",
      "{'CPU Ball Name': 'G37', 'GPIO': 'CSI_A_DP[0] ', 'Native Function 1': ' CSI_B_DP[3]'}\n",
      "E37\n",
      "{'CPU Ball Name': 'E37', 'GPIO': 'CSI_A_DN[0] ', 'Native Function 1': ' CSI_B_DN[3]'}\n",
      "F36\n",
      "{'CPU Ball Name': 'F36', 'GPIO': 'CSI_A_CLK_P'}\n",
      "G36\n",
      "{'CPU Ball Name': 'G36', 'GPIO': 'CSI_A_CLK_N'}\n",
      "BG11\n",
      "{'CPU Ball Name': 'BG11', 'GPIO': 'PROCPWRGD'}\n",
      "DV60\n",
      "{'CPU Ball Name': 'DV60', 'GPIO': 'PROC_POPIRCOMP '}\n",
      "DH43\n",
      "{'CPU Ball Name': 'DH43', 'GPIO': 'RSVD_TP'}\n",
      "DG44\n",
      "{'CPU Ball Name': 'DG44', 'GPIO': 'RSVD_TP'}\n",
      "R6\n",
      "{'CPU Ball Name': 'R6', 'GPIO': 'PROC_JTAG_TRST#'}\n",
      "U8\n",
      "{'CPU Ball Name': 'U8', 'GPIO': 'PROC_JTAG_TMS'}\n",
      "AA6\n",
      "{'CPU Ball Name': 'AA6', 'GPIO': 'PROC_JTAG_TDO'}\n",
      "W8\n",
      "{'CPU Ball Name': 'W8', 'GPIO': 'PROC_JTAG_TDI'}\n",
      "N6\n",
      "{'CPU Ball Name': 'N6', 'GPIO': 'PROC_JTAG_TCK'}\n",
      "BB11\n",
      "{'CPU Ball Name': 'BB11', 'GPIO': 'VSS'}\n",
      "BE11\n",
      "{'CPU Ball Name': 'BE11', 'GPIO': 'VSS'}\n",
      "EU61\n",
      "{'CPU Ball Name': 'EU61', 'GPIO': 'RSVD'}\n",
      "FC40\n",
      "{'CPU Ball Name': 'FC40', 'GPIO': 'CNV_WT_RCOMP'}\n",
      "FC46\n",
      "{'CPU Ball Name': 'FC46', 'GPIO': 'CNV_WT_D1P'}\n",
      "FA46\n",
      "{'CPU Ball Name': 'FA46', 'GPIO': 'CNV_WT_D1N'}\n",
      "EV43\n",
      "{'CPU Ball Name': 'EV43', 'GPIO': 'CNV_WT_D0P'}\n",
      "EY43\n",
      "{'CPU Ball Name': 'EY43', 'GPIO': 'CNV_WT_D0N'}\n",
      "EV47\n",
      "{'CPU Ball Name': 'EV47', 'GPIO': 'CNV_WT_CLKP'}\n",
      "EY47\n",
      "{'CPU Ball Name': 'EY47', 'GPIO': 'CNV_WT_CLKN'}\n",
      "EV40\n",
      "{'CPU Ball Name': 'EV40', 'GPIO': 'CNV_WR_D1P'}\n",
      "EY40\n",
      "{'CPU Ball Name': 'EY40', 'GPIO': 'CNV_WR_D1N'}\n",
      "EW42\n",
      "{'CPU Ball Name': 'EW42', 'GPIO': 'CNV_WR_D0P'}\n",
      "EY42\n",
      "{'CPU Ball Name': 'EY42', 'GPIO': 'CNV_WR_D0N'}\n",
      "FA43\n",
      "{'CPU Ball Name': 'FA43', 'GPIO': 'CNV_WR_CLKP'}\n",
      "FC43\n",
      "{'CPU Ball Name': 'FC43', 'GPIO': 'CNV_WR_CLKN'}\n",
      "DP1\n",
      "{'CPU Ball Name': 'DP1', 'GPIO': 'CLKOUT_PCIE_P6'}\n",
      "DU5\n",
      "{'CPU Ball Name': 'DU5', 'GPIO': 'CLKOUT_PCIE_P5'}\n",
      "DP5\n",
      "{'CPU Ball Name': 'DP5', 'GPIO': 'CLKOUT_PCIE_P4'}\n",
      "DN10\n",
      "{'CPU Ball Name': 'DN10', 'GPIO': 'CLKOUT_PCIE_P3'}\n",
      "DR4\n",
      "{'CPU Ball Name': 'DR4', 'GPIO': 'CLKOUT_PCIE_P2'}\n",
      "DU1\n",
      "{'CPU Ball Name': 'DU1', 'GPIO': 'CLKOUT_PCIE_P1'}\n",
      "DT10\n",
      "{'CPU Ball Name': 'DT10', 'GPIO': 'CLKOUT_PCIE_P0'}\n",
      "DP3\n",
      "{'CPU Ball Name': 'DP3', 'GPIO': 'CLKOUT_PCIE_N6'}\n",
      "DU6\n",
      "{'CPU Ball Name': 'DU6', 'GPIO': 'CLKOUT_PCIE_N5'}\n",
      "DP6\n",
      "{'CPU Ball Name': 'DP6', 'GPIO': 'CLKOUT_PCIE_N4 ', 'Native Function 1': ' UFS_REF_CLK'}\n",
      "DN11\n",
      "{'CPU Ball Name': 'DN11', 'GPIO': 'CLKOUT_PCIE_N3'}\n",
      "DR6\n",
      "{'CPU Ball Name': 'DR6', 'GPIO': 'CLKOUT_PCIE_N2'}\n",
      "DU3\n",
      "{'CPU Ball Name': 'DU3', 'GPIO': 'CLKOUT_PCIE_N1'}\n",
      "DT11\n",
      "{'CPU Ball Name': 'DT11', 'GPIO': 'CLKOUT_PCIE_N0'}\n",
      "DJ3\n",
      "{'CPU Ball Name': 'DJ3', 'GPIO': 'XCLK_BIASREF'}\n",
      "DL1\n",
      "{'CPU Ball Name': 'DL1', 'GPIO': 'RSVD'}\n",
      "DL3\n",
      "{'CPU Ball Name': 'DL3', 'GPIO': 'RSVD'}\n",
      "AF15\n",
      "{'CPU Ball Name': 'AF15', 'GPIO': 'CATERR#'}\n",
      "EN21\n",
      "{'CPU Ball Name': 'EN21', 'GPIO': 'eDP_BKLTEN'}\n",
      "EL21\n",
      "{'CPU Ball Name': 'EL21', 'GPIO': 'eDP_BKLTCTL'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'DQ ', 'Native Function 1': ' DQS Ball Name'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'DDR4(IL) ', 'Native Function 1': ' DDR4(NIL) ', 'Native Function 2': ' DDR5 ', 'Native Function 3': ' LPDDR4x'}\n",
      "N51\n",
      "{'CPU Ball Name': 'N51', 'GPIO': 'DDR1_DQSP[7] ', 'Native Function 1': ' DDR1_DQSP[7] ', 'Native Function 2': ' DDR3_DQSP[3] ', 'Native Function 3': ' DDR7_DQSP[1]'}\n",
      "N61\n",
      "{'CPU Ball Name': 'N61', 'GPIO': 'DDR1_DQSP[6] ', 'Native Function 1': ' DDR1_DQSP[6] ', 'Native Function 2': ' DDR3_DQSP[2] ', 'Native Function 3': ' DDR7_DQSP[0]'}\n",
      "AU51\n",
      "{'CPU Ball Name': 'AU51', 'GPIO': 'DDR1_DQSP[5] ', 'Native Function 1': ' DDR1_DQSP[3] ', 'Native Function 2': ' DDR2_DQSP[3] ', 'Native Function 3': ' DDR5_DQSP[1]'}\n",
      "BD51\n",
      "{'CPU Ball Name': 'BD51', 'GPIO': 'DDR1_DQSP[4] ', 'Native Function 1': ' DDR1_DQSP[2] ', 'Native Function 2': ' DDR2_DQSP[2] ', 'Native Function 3': ' DDR5_DQSP[0]'}\n",
      "BN51\n",
      "{'CPU Ball Name': 'BN51', 'GPIO': 'DDR1_DQSP[3] ', 'Native Function 1': ' DDR0_DQSP[7] ', 'Native Function 2': ' DDR1_DQSP[3] ', 'Native Function 3': ' DDR3_DQSP[1]'}\n",
      "BW51\n",
      "{'CPU Ball Name': 'BW51', 'GPIO': 'DDR1_DQSP[2] ', 'Native Function 1': ' DDR0_DQSP[6] ', 'Native Function 2': ' DDR1_DQSP[2] ', 'Native Function 3': ' DDR3_DQSP[0]'}\n",
      "DC51\n",
      "{'CPU Ball Name': 'DC51', 'GPIO': 'DDR1_DQSP[1] ', 'Native Function 1': ' DDR0_DQSP[3] ', 'Native Function 2': ' DDR0_DQSP[3] ', 'Native Function 3': ' DDR1_DQSP[1]'}\n",
      "DK51\n",
      "{'CPU Ball Name': 'DK51', 'GPIO': 'DDR1_DQSP[0] ', 'Native Function 1': ' DDR0_DQSP[2] ', 'Native Function 2': ' DDR0_DQSP[2] ', 'Native Function 3': ' DDR1_DQSP[0]'}\n",
      "A43\n",
      "{'CPU Ball Name': 'A43', 'GPIO': 'DDR0_DQSP[7] ', 'Native Function 1': ' DDR1_DQSP[5] ', 'Native Function 2': ' DDR3_DQSP[1] ', 'Native Function 3': ' DDR6_DQSP[1]'}\n",
      "A49\n",
      "{'CPU Ball Name': 'A49', 'GPIO': 'DDR0_DQSP[6] ', 'Native Function 1': ' DDR1_DQSP[4] ', 'Native Function 2': ' DDR3_DQSP[0] ', 'Native Function 3': ' DDR6_DQSP[0]'}\n",
      "AR61\n",
      "{'CPU Ball Name': 'AR61', 'GPIO': 'DDR0_DQSP[5] ', 'Native Function 1': ' DDR1_DQSP[1] ', 'Native Function 2': ' DDR2_DQSP[1] ', 'Native Function 3': ' DDR4_DQSP[1]'}\n",
      "BB61\n",
      "{'CPU Ball Name': 'BB61', 'GPIO': 'DDR0_DQSP[4] ', 'Native Function 1': ' DDR1_DQSP[0] ', 'Native Function 2': ' DDR2_DQSP[0] ', 'Native Function 3': ' DDR4_DQSP[0]'}\n",
      "BL61\n",
      "{'CPU Ball Name': 'BL61', 'GPIO': 'DDR0_DQSP[3] ', 'Native Function 1': ' DDR0_DQSP[5] ', 'Native Function 2': ' DDR1_DQSP[1] ', 'Native Function 3': ' DDR2_DQSP[1]'}\n",
      "BU61\n",
      "{'CPU Ball Name': 'BU61', 'GPIO': 'DDR0_DQSP[2] ', 'Native Function 1': ' DDR0_DQSP[4] ', 'Native Function 2': ' DDR1_DQSP[0] ', 'Native Function 3': ' DDR2_DQSP[0]'}\n",
      "DB61\n",
      "{'CPU Ball Name': 'DB61', 'GPIO': 'DDR0_DQSP[1] ', 'Native Function 1': ' DDR0_DQSP[1] ', 'Native Function 2': ' DDR0_DQSP[1] ', 'Native Function 3': ' DDR0_DQSP[1]'}\n",
      "DH61\n",
      "{'CPU Ball Name': 'DH61', 'GPIO': 'DDR0_DQSP[0] ', 'Native Function 1': ' DDR0_DQSP[0] ', 'Native Function 2': ' DDR0_DQSP[0] ', 'Native Function 3': ' DDR0_DQSP[0]'}\n",
      "L51\n",
      "{'CPU Ball Name': 'L51', 'GPIO': 'DDR1_DQSN[7] ', 'Native Function 1': ' DDR1_DQSN[7] ', 'Native Function 2': ' DDR3_DQSN[3] ', 'Native Function 3': ' DDR7_DQSN[1]'}\n",
      "L61\n",
      "{'CPU Ball Name': 'L61', 'GPIO': 'DDR1_DQSN[6] ', 'Native Function 1': ' DDR1_DQSN[6] ', 'Native Function 2': ' DDR3_DQSN[2] ', 'Native Function 3': ' DDR7_DQSN[0]'}\n",
      "AR51\n",
      "{'CPU Ball Name': 'AR51', 'GPIO': 'DDR1_DQSN[5] ', 'Native Function 1': ' DDR1_DQSN[3] ', 'Native Function 2': ' DDR2_DQSN[3] ', 'Native Function 3': ' DDR5_DQSN[1]'}\n",
      "BB51\n",
      "{'CPU Ball Name': 'BB51', 'GPIO': 'DDR1_DQSN[4] ', 'Native Function 1': ' DDR1_DQSN[2] ', 'Native Function 2': ' DDR2_DQSN[2] ', 'Native Function 3': ' DDR5_DQSN[0]'}\n",
      "BL51\n",
      "{'CPU Ball Name': 'BL51', 'GPIO': 'DDR1_DQSN[3] ', 'Native Function 1': ' DDR0_DQSN[7] ', 'Native Function 2': ' DDR1_DQSN[3] ', 'Native Function 3': ' DDR3_DQSN[1]'}\n",
      "BU51\n",
      "{'CPU Ball Name': 'BU51', 'GPIO': 'DDR1_DQSN[2] ', 'Native Function 1': ' DDR0_DQSN[6] ', 'Native Function 2': ' DDR1_DQSN[2] ', 'Native Function 3': ' DDR3_DQSN[0]'}\n",
      "DB51\n",
      "{'CPU Ball Name': 'DB51', 'GPIO': 'DDR1_DQSN[1] ', 'Native Function 1': ' DDR0_DQSN[3] ', 'Native Function 2': ' DDR0_DQSN[3] ', 'Native Function 3': ' DDR1_DQSN[1]'}\n",
      "DH51\n",
      "{'CPU Ball Name': 'DH51', 'GPIO': 'DDR1_DQSN[0] ', 'Native Function 1': ' DDR0_DQSN[2] ', 'Native Function 2': ' DDR0_DQSN[2] ', 'Native Function 3': ' DDR1_DQSN[0]'}\n",
      "A44\n",
      "{'CPU Ball Name': 'A44', 'GPIO': 'DDR0_DQSN[7] ', 'Native Function 1': ' DDR1_DQSN[5] ', 'Native Function 2': ' DDR3_DQSN[1] ', 'Native Function 3': ' DDR6_DQSN[1]'}\n",
      "A51\n",
      "{'CPU Ball Name': 'A51', 'GPIO': 'DDR0_DQSN[6] ', 'Native Function 1': ' DDR1_DQSN[4] ', 'Native Function 2': ' DDR3_DQSN[0] ', 'Native Function 3': ' DDR6_DQSN[0]'}\n",
      "AU61\n",
      "{'CPU Ball Name': 'AU61', 'GPIO': 'DDR0_DQSN[5] ', 'Native Function 1': ' DDR1_DQSN[1] ', 'Native Function 2': ' DDR2_DQSN[1] ', 'Native Function 3': ' DDR4_DQSN[1]'}\n",
      "BD61\n",
      "{'CPU Ball Name': 'BD61', 'GPIO': 'DDR0_DQSN[4] ', 'Native Function 1': ' DDR1_DQSN[0] ', 'Native Function 2': ' DDR2_DQSN[0] ', 'Native Function 3': ' DDR4_DQSN[0]'}\n",
      "BN61\n",
      "{'CPU Ball Name': 'BN61', 'GPIO': 'DDR0_DQSN[3] ', 'Native Function 1': ' DDR0_DQSN[5] ', 'Native Function 2': ' DDR1_DQSN[1] ', 'Native Function 3': ' DDR2_DQSN[1]'}\n",
      "BW61\n",
      "{'CPU Ball Name': 'BW61', 'GPIO': 'DDR0_DQSN[2] ', 'Native Function 1': ' DDR0_DQSN[4] ', 'Native Function 2': ' DDR1_DQSN[0] ', 'Native Function 3': ' DDR2_DQSN[0]'}\n",
      "DC61\n",
      "{'CPU Ball Name': 'DC61', 'GPIO': 'DDR0_DQSN[1] ', 'Native Function 1': ' DDR0_DQSN[1] ', 'Native Function 2': ' DDR0_DQSN[1] ', 'Native Function 3': ' DDR0_DQSN[1]'}\n",
      "DK61\n",
      "{'CPU Ball Name': 'DK61', 'GPIO': 'DDR0_DQSN[0] ', 'Native Function 1': ' DDR0_DQSN[0] ', 'Native Function 2': ' DDR0_DQSN[0] ', 'Native Function 3': ' DDR0_DQSN[0]'}\n",
      "K50\n",
      "{'CPU Ball Name': 'K50', 'GPIO': 'DDR1_DQ[7][7] ', 'Native Function 1': ' DDR1_DQ[7][7] ', 'Native Function 2': ' DDR3_DQ[3][7] ', 'Native Function 3': ' DDR7_DQ[1][7]'}\n",
      "F58\n",
      "{'CPU Ball Name': 'F58', 'GPIO': 'DDR1_DQ[7][6] ', 'Native Function 1': ' DDR1_DQ[7][6] ', 'Native Function 2': ' DDR3_DQ[3][6] ', 'Native Function 3': ' DDR7_DQ[1][6]'}\n",
      "F54\n",
      "{'CPU Ball Name': 'F54', 'GPIO': 'DDR1_DQ[7][5] ', 'Native Function 1': ' DDR1_DQ[7][5] ', 'Native Function 2': ' DDR3_DQ[3][5] ', 'Native Function 3': ' DDR7_DQ[1][5]'}\n",
      "L48\n",
      "{'CPU Ball Name': 'L48', 'GPIO': 'DDR1_DQ[7][4] ', 'Native Function 1': ' DDR1_DQ[7][4] ', 'Native Function 2': ' DDR3_DQ[3][4] ', 'Native Function 3': ' DDR7_DQ[1][4]'}\n",
      "H56\n",
      "{'CPU Ball Name': 'H56', 'GPIO': 'DDR1_DQ[7][3] ', 'Native Function 1': ' DDR1_DQ[7][3] ', 'Native Function 2': ' DDR3_DQ[3][3] ', 'Native Function 3': ' DDR7_DQ[1][3]'}\n",
      "K53\n",
      "{'CPU Ball Name': 'K53', 'GPIO': 'DDR1_DQ[7][2] ', 'Native Function 1': ' DDR1_DQ[7][2] ', 'Native Function 2': ' DDR3_DQ[3][2] ', 'Native Function 3': ' DDR7_DQ[1][2]'}\n",
      "P50\n",
      "{'CPU Ball Name': 'P50', 'GPIO': 'DDR1_DQ[7][1] ', 'Native Function 1': ' DDR1_DQ[7][1] ', 'Native Function 2': ' DDR3_DQ[3][1] ', 'Native Function 3': ' DDR7_DQ[1][1]'}\n",
      "P53\n",
      "{'CPU Ball Name': 'P53', 'GPIO': 'DDR1_DQ[7][0] ', 'Native Function 1': ' DDR1_DQ[7][0] ', 'Native Function 2': ' DDR3_DQ[3][0] ', 'Native Function 3': ' DDR7_DQ[1][0]'}\n",
      "L58\n",
      "{'CPU Ball Name': 'L58', 'GPIO': 'DDR1_DQ[6][7] ', 'Native Function 1': ' DDR1_DQ[6][7] ', 'Native Function 2': ' DDR3_DQ[2][7] ', 'Native Function 3': ' DDR7_DQ[0][7]'}\n",
      "K57\n",
      "{'CPU Ball Name': 'K57', 'GPIO': 'DDR1_DQ[6][6] ', 'Native Function 1': ' DDR1_DQ[6][6] ', 'Native Function 2': ' DDR3_DQ[2][6] ', 'Native Function 3': ' DDR7_DQ[0][6]'}\n",
      "L56\n",
      "{'CPU Ball Name': 'L56', 'GPIO': 'DDR1_DQ[6][5] ', 'Native Function 1': ' DDR1_DQ[6][5] ', 'Native Function 2': ' DDR3_DQ[2][5] ', 'Native Function 3': ' DDR7_DQ[0][5]'}\n",
      "K60\n",
      "{'CPU Ball Name': 'K60', 'GPIO': 'DDR1_DQ[6][4] ', 'Native Function 1': ' DDR1_DQ[6][4] ', 'Native Function 2': ' DDR3_DQ[2][4] ', 'Native Function 3': ' DDR7_DQ[0][4]'}\n",
      "P60\n",
      "{'CPU Ball Name': 'P60', 'GPIO': 'DDR1_DQ[6][3] ', 'Native Function 1': ' DDR1_DQ[6][3] ', 'Native Function 2': ' DDR3_DQ[2][3] ', 'Native Function 3': ' DDR7_DQ[0][3]'}\n",
      "N56\n",
      "{'CPU Ball Name': 'N56', 'GPIO': 'DDR1_DQ[6][2] ', 'Native Function 1': ' DDR1_DQ[6][2] ', 'Native Function 2': ' DDR3_DQ[2][2] ', 'Native Function 3': ' DDR7_DQ[0][2]'}\n",
      "P57\n",
      "{'CPU Ball Name': 'P57', 'GPIO': 'DDR1_DQ[6][1] ', 'Native Function 1': ' DDR1_DQ[6][1] ', 'Native Function 2': ' DDR3_DQ[2][1] ', 'Native Function 3': ' DDR7_DQ[0][1]'}\n",
      "N58\n",
      "{'CPU Ball Name': 'N58', 'GPIO': 'DDR1_DQ[6][0] ', 'Native Function 1': ' DDR1_DQ[6][0] ', 'Native Function 2': ' DDR3_DQ[2][0] ', 'Native Function 3': ' DDR7_DQ[0][0]'}\n",
      "AP50\n",
      "{'CPU Ball Name': 'AP50', 'GPIO': 'DDR1_DQ[5][7] ', 'Native Function 1': ' DDR1_DQ[3][7] ', 'Native Function 2': ' DDR2_DQ[3][7] ', 'Native Function 3': ' DDR5_DQ[1][7]'}\n",
      "AP47\n",
      "{'CPU Ball Name': 'AP47', 'GPIO': 'DDR1_DQ[5][6] ', 'Native Function 1': ' DDR1_DQ[3][6] ', 'Native Function 2': ' DDR2_DQ[3][6] ', 'Native Function 3': ' DDR5_DQ[1][6]'}\n",
      "AR48\n",
      "{'CPU Ball Name': 'AR48', 'GPIO': 'DDR1_DQ[5][5] ', 'Native Function 1': ' DDR1_DQ[3][5] ', 'Native Function 2': ' DDR2_DQ[3][5] ', 'Native Function 3': ' DDR5_DQ[1][5]'}\n",
      "AP53\n",
      "{'CPU Ball Name': 'AP53', 'GPIO': 'DDR1_DQ[5][4] ', 'Native Function 1': ' DDR1_DQ[3][4] ', 'Native Function 2': ' DDR2_DQ[3][4] ', 'Native Function 3': ' DDR5_DQ[1][4]'}\n",
      "AV53\n",
      "{'CPU Ball Name': 'AV53', 'GPIO': 'DDR1_DQ[5][3] ', 'Native Function 1': ' DDR1_DQ[3][3] ', 'Native Function 2': ' DDR2_DQ[3][3] ', 'Native Function 3': ' DDR5_DQ[1][3]'}\n",
      "AU48\n",
      "{'CPU Ball Name': 'AU48', 'GPIO': 'DDR1_DQ[5][2] ', 'Native Function 1': ' DDR1_DQ[3][2] ', 'Native Function 2': ' DDR2_DQ[3][2] ', 'Native Function 3': ' DDR5_DQ[1][2]'}\n",
      "AW47\n",
      "{'CPU Ball Name': 'AW47', 'GPIO': 'DDR1_DQ[5][1] ', 'Native Function 1': ' DDR1_DQ[3][1] ', 'Native Function 2': ' DDR2_DQ[3][1] ', 'Native Function 3': ' DDR5_DQ[1][1]'}\n",
      "AV50\n",
      "{'CPU Ball Name': 'AV50', 'GPIO': 'DDR1_DQ[5][0] ', 'Native Function 1': ' DDR1_DQ[3][0] ', 'Native Function 2': ' DDR2_DQ[3][0] ', 'Native Function 3': ' DDR5_DQ[1][0]'}\n",
      "BA50\n",
      "{'CPU Ball Name': 'BA50', 'GPIO': 'DDR1_DQ[4][7] ', 'Native Function 1': ' DDR1_DQ[2][7] ', 'Native Function 2': ' DDR2_DQ[2][7] ', 'Native Function 3': ' DDR5_DQ[0][7]'}\n",
      "AY47\n",
      "{'CPU Ball Name': 'AY47', 'GPIO': 'DDR1_DQ[4][6] ', 'Native Function 1': ' DDR1_DQ[2][6] ', 'Native Function 2': ' DDR2_DQ[2][6] ', 'Native Function 3': ' DDR5_DQ[0][6]'}\n",
      "BB48\n",
      "{'CPU Ball Name': 'BB48', 'GPIO': 'DDR1_DQ[4][5] ', 'Native Function 1': ' DDR1_DQ[2][5] ', 'Native Function 2': ' DDR2_DQ[2][5] ', 'Native Function 3': ' DDR5_DQ[0][5]'}\n",
      "BA53\n",
      "{'CPU Ball Name': 'BA53', 'GPIO': 'DDR1_DQ[4][4] ', 'Native Function 1': ' DDR1_DQ[2][4] ', 'Native Function 2': ' DDR2_DQ[2][4] ', 'Native Function 3': ' DDR5_DQ[0][4]'}\n",
      "BE53\n",
      "{'CPU Ball Name': 'BE53', 'GPIO': 'DDR1_DQ[4][3] ', 'Native Function 1': ' DDR1_DQ[2][3] ', 'Native Function 2': ' DDR2_DQ[2][3] ', 'Native Function 3': ' DDR5_DQ[0][3]'}\n",
      "BD48\n",
      "{'CPU Ball Name': 'BD48', 'GPIO': 'DDR1_DQ[4][2] ', 'Native Function 1': ' DDR1_DQ[2][2] ', 'Native Function 2': ' DDR2_DQ[2][2] ', 'Native Function 3': ' DDR5_DQ[0][2]'}\n",
      "BE47\n",
      "{'CPU Ball Name': 'BE47', 'GPIO': 'DDR1_DQ[4][1] ', 'Native Function 1': ' DDR1_DQ[2][1] ', 'Native Function 2': ' DDR2_DQ[2][1] ', 'Native Function 3': ' DDR5_DQ[0][1]'}\n",
      "BE50\n",
      "{'CPU Ball Name': 'BE50', 'GPIO': 'DDR1_DQ[4][0] ', 'Native Function 1': ' DDR1_DQ[2][0] ', 'Native Function 2': ' DDR2_DQ[2][0] ', 'Native Function 3': ' DDR5_DQ[0][0]'}\n",
      "BJ50\n",
      "{'CPU Ball Name': 'BJ50', 'GPIO': 'DDR1_DQ[3][7] ', 'Native Function 1': ' DDR0_DQ[7][7] ', 'Native Function 2': ' DDR1_DQ[3][7] ', 'Native Function 3': ' DDR3_DQ[1][7]'}\n",
      "BJ47\n",
      "{'CPU Ball Name': 'BJ47', 'GPIO': 'DDR1_DQ[3][6] ', 'Native Function 1': ' DDR0_DQ[7][6] ', 'Native Function 2': ' DDR1_DQ[3][6] ', 'Native Function 3': ' DDR3_DQ[1][6]'}\n",
      "BL48\n",
      "{'CPU Ball Name': 'BL48', 'GPIO': 'DDR1_DQ[3][5] ', 'Native Function 1': ' DDR0_DQ[7][5] ', 'Native Function 2': ' DDR1_DQ[3][5] ', 'Native Function 3': ' DDR3_DQ[1][5]'}\n",
      "BK53\n",
      "{'CPU Ball Name': 'BK53', 'GPIO': 'DDR1_DQ[3][4] ', 'Native Function 1': ' DDR0_DQ[7][4] ', 'Native Function 2': ' DDR1_DQ[3][4] ', 'Native Function 3': ' DDR3_DQ[1][4]'}\n",
      "BP53\n",
      "{'CPU Ball Name': 'BP53', 'GPIO': 'DDR1_DQ[3][3] ', 'Native Function 1': ' DDR0_DQ[7][3] ', 'Native Function 2': ' DDR1_DQ[3][3] ', 'Native Function 3': ' DDR3_DQ[1][3]'}\n",
      "BN48\n",
      "{'CPU Ball Name': 'BN48', 'GPIO': 'DDR1_DQ[3][2] ', 'Native Function 1': ' DDR0_DQ[7][2] ', 'Native Function 2': ' DDR1_DQ[3][2] ', 'Native Function 3': ' DDR3_DQ[1][2]'}\n",
      "BP47\n",
      "{'CPU Ball Name': 'BP47', 'GPIO': 'DDR1_DQ[3][1] ', 'Native Function 1': ' DDR0_DQ[7][1] ', 'Native Function 2': ' DDR1_DQ[3][1] ', 'Native Function 3': ' DDR3_DQ[1][1]'}\n",
      "BP50\n",
      "{'CPU Ball Name': 'BP50', 'GPIO': 'DDR1_DQ[3][0] ', 'Native Function 1': ' DDR0_DQ[7][0] ', 'Native Function 2': ' DDR1_DQ[3][0] ', 'Native Function 3': ' DDR3_DQ[1][0]'}\n",
      "BT50\n",
      "{'CPU Ball Name': 'BT50', 'GPIO': 'DDR1_DQ[2][7] ', 'Native Function 1': ' DDR0_DQ[6][7] ', 'Native Function 2': ' DDR1_DQ[2][7] ', 'Native Function 3': ' DDR3_DQ[0][7]'}\n",
      "BT47\n",
      "{'CPU Ball Name': 'BT47', 'GPIO': 'DDR1_DQ[2][6] ', 'Native Function 1': ' DDR0_DQ[6][6] ', 'Native Function 2': ' DDR1_DQ[2][6] ', 'Native Function 3': ' DDR3_DQ[0][6]'}\n",
      "BU48\n",
      "{'CPU Ball Name': 'BU48', 'GPIO': 'DDR1_DQ[2][5] ', 'Native Function 1': ' DDR0_DQ[6][5] ', 'Native Function 2': ' DDR1_DQ[2][5] ', 'Native Function 3': ' DDR3_DQ[0][5]'}\n",
      "BT53\n",
      "{'CPU Ball Name': 'BT53', 'GPIO': 'DDR1_DQ[2][4] ', 'Native Function 1': ' DDR0_DQ[6][4] ', 'Native Function 2': ' DDR1_DQ[2][4] ', 'Native Function 3': ' DDR3_DQ[0][4]'}\n",
      "BY53\n",
      "{'CPU Ball Name': 'BY53', 'GPIO': 'DDR1_DQ[2][3] ', 'Native Function 1': ' DDR0_DQ[6][3] ', 'Native Function 2': ' DDR1_DQ[2][3] ', 'Native Function 3': ' DDR3_DQ[0][3]'}\n",
      "BW48\n",
      "{'CPU Ball Name': 'BW48', 'GPIO': 'DDR1_DQ[2][2] ', 'Native Function 1': ' DDR0_DQ[6][2] ', 'Native Function 2': ' DDR1_DQ[2][2] ', 'Native Function 3': ' DDR3_DQ[0][2]'}\n",
      "CA47\n",
      "{'CPU Ball Name': 'CA47', 'GPIO': 'DDR1_DQ[2][1] ', 'Native Function 1': ' DDR0_DQ[6][1] ', 'Native Function 2': ' DDR1_DQ[2][1] ', 'Native Function 3': ' DDR3_DQ[0][1]'}\n",
      "BY50\n",
      "{'CPU Ball Name': 'BY50', 'GPIO': 'DDR1_DQ[2][0] ', 'Native Function 1': ' DDR0_DQ[6][0] ', 'Native Function 2': ' DDR1_DQ[2][0] ', 'Native Function 3': ' DDR3_DQ[0][0]'}\n",
      "CY50\n",
      "{'CPU Ball Name': 'CY50', 'GPIO': 'DDR1_DQ[1][7] ', 'Native Function 1': ' DDR0_DQ[3][7] ', 'Native Function 2': ' DDR0_DQ[3][7] ', 'Native Function 3': ' DDR1_DQ[1][7]'}\n",
      "CY47\n",
      "{'CPU Ball Name': 'CY47', 'GPIO': 'DDR1_DQ[1][6] ', 'Native Function 1': ' DDR0_DQ[3][6] ', 'Native Function 2': ' DDR0_DQ[3][6] ', 'Native Function 3': ' DDR1_DQ[1][6]'}\n",
      "DB48\n",
      "{'CPU Ball Name': 'DB48', 'GPIO': 'DDR1_DQ[1][5] ', 'Native Function 1': ' DDR0_DQ[3][5] ', 'Native Function 2': ' DDR0_DQ[3][5] ', 'Native Function 3': ' DDR1_DQ[1][5]'}\n",
      "DA53\n",
      "{'CPU Ball Name': 'DA53', 'GPIO': 'DDR1_DQ[1][4] ', 'Native Function 1': ' DDR0_DQ[3][4] ', 'Native Function 2': ' DDR0_DQ[3][4] ', 'Native Function 3': ' DDR1_DQ[1][4]'}\n",
      "DE53\n",
      "{'CPU Ball Name': 'DE53', 'GPIO': 'DDR1_DQ[1][3] ', 'Native Function 1': ' DDR0_DQ[3][3] ', 'Native Function 2': ' DDR0_DQ[3][3] ', 'Native Function 3': ' DDR1_DQ[1][3]'}\n",
      "DC48\n",
      "{'CPU Ball Name': 'DC48', 'GPIO': 'DDR1_DQ[1][2] ', 'Native Function 1': ' DDR0_DQ[3][2] ', 'Native Function 2': ' DDR0_DQ[3][2] ', 'Native Function 3': ' DDR1_DQ[1][2]'}\n",
      "DE47\n",
      "{'CPU Ball Name': 'DE47', 'GPIO': 'DDR1_DQ[1][1] ', 'Native Function 1': ' DDR0_DQ[3][1] ', 'Native Function 2': ' DDR0_DQ[3][1] ', 'Native Function 3': ' DDR1_DQ[1][1]'}\n",
      "DE50\n",
      "{'CPU Ball Name': 'DE50', 'GPIO': 'DDR1_DQ[1][0] ', 'Native Function 1': ' DDR0_DQ[3][0] ', 'Native Function 2': ' DDR0_DQ[3][0] ', 'Native Function 3': ' DDR1_DQ[1][0]'}\n",
      "DG50\n",
      "{'CPU Ball Name': 'DG50', 'GPIO': 'DDR1_DQ[0][7] ', 'Native Function 1': ' DDR0_DQ[2][7] ', 'Native Function 2': ' DDR0_DQ[2][7] ', 'Native Function 3': ' DDR1_DQ[0][7]'}\n",
      "DG47\n",
      "{'CPU Ball Name': 'DG47', 'GPIO': 'DDR1_DQ[0][6] ', 'Native Function 1': ' DDR0_DQ[2][6] ', 'Native Function 2': ' DDR0_DQ[2][6] ', 'Native Function 3': ' DDR1_DQ[0][6]'}\n",
      "DH48\n",
      "{'CPU Ball Name': 'DH48', 'GPIO': 'DDR1_DQ[0][5] ', 'Native Function 1': ' DDR0_DQ[2][5] ', 'Native Function 2': ' DDR0_DQ[2][5] ', 'Native Function 3': ' DDR1_DQ[0][5]'}\n",
      "DG53\n",
      "{'CPU Ball Name': 'DG53', 'GPIO': 'DDR1_DQ[0][4] ', 'Native Function 1': ' DDR0_DQ[2][4] ', 'Native Function 2': ' DDR0_DQ[2][4] ', 'Native Function 3': ' DDR1_DQ[0][4]'}\n",
      "DL53\n",
      "{'CPU Ball Name': 'DL53', 'GPIO': 'DDR1_DQ[0][3] ', 'Native Function 1': ' DDR0_DQ[2][3] ', 'Native Function 2': ' DDR0_DQ[2][3] ', 'Native Function 3': ' DDR1_DQ[0][3]'}\n",
      "DK48\n",
      "{'CPU Ball Name': 'DK48', 'GPIO': 'DDR1_DQ[0][2] ', 'Native Function 1': ' DDR0_DQ[2][2] ', 'Native Function 2': ' DDR0_DQ[2][2] ', 'Native Function 3': ' DDR1_DQ[0][2]'}\n",
      "DM47\n",
      "{'CPU Ball Name': 'DM47', 'GPIO': 'DDR1_DQ[0][1] ', 'Native Function 1': ' DDR0_DQ[2][1] ', 'Native Function 2': ' DDR0_DQ[2][1] ', 'Native Function 3': ' DDR1_DQ[0][1]'}\n",
      "DL50\n",
      "{'CPU Ball Name': 'DL50', 'GPIO': 'DDR1_DQ[0][0] ', 'Native Function 1': ' DDR0_DQ[2][0] ', 'Native Function 2': ' DDR0_DQ[2][0] ', 'Native Function 3': ' DDR1_DQ[0][0]'}\n",
      "E41\n",
      "{'CPU Ball Name': 'E41', 'GPIO': 'DDR0_DQ[7][7] ', 'Native Function 1': ' DDR1_DQ[5][7] ', 'Native Function 2': ' DDR3_DQ[1][7] ', 'Native Function 3': ' DDR6_DQ[1][7]'}\n",
      "C42\n",
      "{'CPU Ball Name': 'C42', 'GPIO': 'DDR0_DQ[7][6] ', 'Native Function 1': ' DDR1_DQ[5][6] ', 'Native Function 2': ' DDR3_DQ[1][6] ', 'Native Function 3': ' DDR6_DQ[1][6]'}\n",
      "F43\n",
      "{'CPU Ball Name': 'F43', 'GPIO': 'DDR0_DQ[7][5] ', 'Native Function 1': ' DDR1_DQ[5][5] ', 'Native Function 2': ' DDR3_DQ[1][5] ', 'Native Function 3': ' DDR6_DQ[1][5]'}\n",
      "B41\n",
      "{'CPU Ball Name': 'B41', 'GPIO': 'DDR0_DQ[7][4] ', 'Native Function 1': ' DDR1_DQ[5][4] ', 'Native Function 2': ' DDR3_DQ[1][4] ', 'Native Function 3': ' DDR6_DQ[1][4]'}\n",
      "B46\n",
      "{'CPU Ball Name': 'B46', 'GPIO': 'DDR0_DQ[7][3] ', 'Native Function 1': ' DDR1_DQ[5][3] ', 'Native Function 2': ' DDR3_DQ[1][3] ', 'Native Function 3': ' DDR6_DQ[1][3]'}\n",
      "F44\n",
      "{'CPU Ball Name': 'F44', 'GPIO': 'DDR0_DQ[7][2] ', 'Native Function 1': ' DDR1_DQ[5][2] ', 'Native Function 2': ' DDR3_DQ[1][2] ', 'Native Function 3': ' DDR6_DQ[1][2]'}\n",
      "E46\n",
      "{'CPU Ball Name': 'E46', 'GPIO': 'DDR0_DQ[7][1] ', 'Native Function 1': ' DDR1_DQ[5][1] ', 'Native Function 2': ' DDR3_DQ[1][1] ', 'Native Function 3': ' DDR6_DQ[1][1]'}\n",
      "C45\n",
      "{'CPU Ball Name': 'C45', 'GPIO': 'DDR0_DQ[7][0] ', 'Native Function 1': ' DDR1_DQ[5][0] ', 'Native Function 2': ' DDR3_DQ[1][0] ', 'Native Function 3': ' DDR6_DQ[1][0]'}\n",
      "C49\n",
      "{'CPU Ball Name': 'C49', 'GPIO': 'DDR0_DQ[6][7] ', 'Native Function 1': ' DDR1_DQ[4][7] ', 'Native Function 2': ' DDR3_DQ[0][7] ', 'Native Function 3': ' DDR6_DQ[0][7]'}\n",
      "E48\n",
      "{'CPU Ball Name': 'E48', 'GPIO': 'DDR0_DQ[6][6] ', 'Native Function 1': ' DDR1_DQ[4][6] ', 'Native Function 2': ' DDR3_DQ[0][6] ', 'Native Function 3': ' DDR6_DQ[0][6]'}\n",
      "F49\n",
      "{'CPU Ball Name': 'F49', 'GPIO': 'DDR0_DQ[6][5] ', 'Native Function 1': ' DDR1_DQ[4][5] ', 'Native Function 2': ' DDR3_DQ[0][5] ', 'Native Function 3': ' DDR6_DQ[0][5]'}\n",
      "B48\n",
      "{'CPU Ball Name': 'B48', 'GPIO': 'DDR0_DQ[6][4] ', 'Native Function 1': ' DDR1_DQ[4][4] ', 'Native Function 2': ' DDR3_DQ[0][4] ', 'Native Function 3': ' DDR6_DQ[0][4]'}\n",
      "B52\n",
      "{'CPU Ball Name': 'B52', 'GPIO': 'DDR0_DQ[6][3] ', 'Native Function 1': ' DDR1_DQ[4][3] ', 'Native Function 2': ' DDR3_DQ[0][3] ', 'Native Function 3': ' DDR6_DQ[0][3]'}\n",
      "F51\n",
      "{'CPU Ball Name': 'F51', 'GPIO': 'DDR0_DQ[6][2] ', 'Native Function 1': ' DDR1_DQ[4][2] ', 'Native Function 2': ' DDR3_DQ[0][2] ', 'Native Function 3': ' DDR6_DQ[0][2]'}\n",
      "E52\n",
      "{'CPU Ball Name': 'E52', 'GPIO': 'DDR0_DQ[6][1] ', 'Native Function 1': ' DDR1_DQ[4][1] ', 'Native Function 2': ' DDR3_DQ[0][1] ', 'Native Function 3': ' DDR6_DQ[0][1]'}\n",
      "C51\n",
      "{'CPU Ball Name': 'C51', 'GPIO': 'DDR0_DQ[6][0] ', 'Native Function 1': ' DDR1_DQ[4][0] ', 'Native Function 2': ' DDR3_DQ[0][0] ', 'Native Function 3': ' DDR6_DQ[0][0]'}\n",
      "AR58\n",
      "{'CPU Ball Name': 'AR58', 'GPIO': 'DDR0_DQ[5][7] ', 'Native Function 1': ' DDR1_DQ[1][7] ', 'Native Function 2': ' DDR2_DQ[1][7] ', 'Native Function 3': ' DDR4_DQ[1][7]'}\n",
      "AP57\n",
      "{'CPU Ball Name': 'AP57', 'GPIO': 'DDR0_DQ[5][6] ', 'Native Function 1': ' DDR1_DQ[1][6] ', 'Native Function 2': ' DDR2_DQ[1][6] ', 'Native Function 3': ' DDR4_DQ[1][6]'}\n",
      "AR56\n",
      "{'CPU Ball Name': 'AR56', 'GPIO': 'DDR0_DQ[5][5] ', 'Native Function 1': ' DDR1_DQ[1][5] ', 'Native Function 2': ' DDR2_DQ[1][5] ', 'Native Function 3': ' DDR4_DQ[1][5]'}\n",
      "AP60\n",
      "{'CPU Ball Name': 'AP60', 'GPIO': 'DDR0_DQ[5][4] ', 'Native Function 1': ' DDR1_DQ[1][4] ', 'Native Function 2': ' DDR2_DQ[1][4] ', 'Native Function 3': ' DDR4_DQ[1][4]'}\n",
      "AV60\n",
      "{'CPU Ball Name': 'AV60', 'GPIO': 'DDR0_DQ[5][3] ', 'Native Function 1': ' DDR1_DQ[1][3] ', 'Native Function 2': ' DDR2_DQ[1][3] ', 'Native Function 3': ' DDR4_DQ[1][3]'}\n",
      "AU56\n",
      "{'CPU Ball Name': 'AU56', 'GPIO': 'DDR0_DQ[5][2] ', 'Native Function 1': ' DDR1_DQ[1][2] ', 'Native Function 2': ' DDR2_DQ[1][2] ', 'Native Function 3': ' DDR4_DQ[1][2]'}\n",
      "AV57\n",
      "{'CPU Ball Name': 'AV57', 'GPIO': 'DDR0_DQ[5][1] ', 'Native Function 1': ' DDR1_DQ[1][1] ', 'Native Function 2': ' DDR2_DQ[1][1] ', 'Native Function 3': ' DDR4_DQ[1][1]'}\n",
      "AU58\n",
      "{'CPU Ball Name': 'AU58', 'GPIO': 'DDR0_DQ[5][0] ', 'Native Function 1': ' DDR1_DQ[1][0] ', 'Native Function 2': ' DDR2_DQ[1][0] ', 'Native Function 3': ' DDR4_DQ[1][0]'}\n",
      "BB58\n",
      "{'CPU Ball Name': 'BB58', 'GPIO': 'DDR0_DQ[4][7] ', 'Native Function 1': ' DDR1_DQ[0][7] ', 'Native Function 2': ' DDR2_DQ[0][7] ', 'Native Function 3': ' DDR4_DQ[0][7]'}\n",
      "BA57\n",
      "{'CPU Ball Name': 'BA57', 'GPIO': 'DDR0_DQ[4][6] ', 'Native Function 1': ' DDR1_DQ[0][6] ', 'Native Function 2': ' DDR2_DQ[0][6] ', 'Native Function 3': ' DDR4_DQ[0][6]'}\n",
      "BB56\n",
      "{'CPU Ball Name': 'BB56', 'GPIO': 'DDR0_DQ[4][5] ', 'Native Function 1': ' DDR1_DQ[0][5] ', 'Native Function 2': ' DDR2_DQ[0][5] ', 'Native Function 3': ' DDR4_DQ[0][5]'}\n",
      "BA60\n",
      "{'CPU Ball Name': 'BA60', 'GPIO': 'DDR0_DQ[4][4] ', 'Native Function 1': ' DDR1_DQ[0][4] ', 'Native Function 2': ' DDR2_DQ[0][4] ', 'Native Function 3': ' DDR4_DQ[0][4]'}\n",
      "BE60\n",
      "{'CPU Ball Name': 'BE60', 'GPIO': 'DDR0_DQ[4][3] ', 'Native Function 1': ' DDR1_DQ[0][3] ', 'Native Function 2': ' DDR2_DQ[0][3] ', 'Native Function 3': ' DDR4_DQ[0][3]'}\n",
      "BD56\n",
      "{'CPU Ball Name': 'BD56', 'GPIO': 'DDR0_DQ[4][2] ', 'Native Function 1': ' DDR1_DQ[0][2] ', 'Native Function 2': ' DDR2_DQ[0][2] ', 'Native Function 3': ' DDR4_DQ[0][2]'}\n",
      "BE57\n",
      "{'CPU Ball Name': 'BE57', 'GPIO': 'DDR0_DQ[4][1] ', 'Native Function 1': ' DDR1_DQ[0][1] ', 'Native Function 2': ' DDR2_DQ[0][1] ', 'Native Function 3': ' DDR4_DQ[0][1]'}\n",
      "BD58\n",
      "{'CPU Ball Name': 'BD58', 'GPIO': 'DDR0_DQ[4][0] ', 'Native Function 1': ' DDR1_DQ[0][0] ', 'Native Function 2': ' DDR2_DQ[0][0] ', 'Native Function 3': ' DDR4_DQ[0][0]'}\n",
      "BL58\n",
      "{'CPU Ball Name': 'BL58', 'GPIO': 'DDR0_DQ[3][7] ', 'Native Function 1': ' DDR0_DQ[5][7] ', 'Native Function 2': ' DDR1_DQ[1][7] ', 'Native Function 3': ' DDR2_DQ[1][7]'}\n",
      "BK57\n",
      "{'CPU Ball Name': 'BK57', 'GPIO': 'DDR0_DQ[3][6] ', 'Native Function 1': ' DDR0_DQ[5][6] ', 'Native Function 2': ' DDR1_DQ[1][6] ', 'Native Function 3': ' DDR2_DQ[1][6]'}\n",
      "BL56\n",
      "{'CPU Ball Name': 'BL56', 'GPIO': 'DDR0_DQ[3][5] ', 'Native Function 1': ' DDR0_DQ[5][5] ', 'Native Function 2': ' DDR1_DQ[1][5] ', 'Native Function 3': ' DDR2_DQ[1][5]'}\n",
      "BK60\n",
      "{'CPU Ball Name': 'BK60', 'GPIO': 'DDR0_DQ[3][4] ', 'Native Function 1': ' DDR0_DQ[5][4] ', 'Native Function 2': ' DDR1_DQ[1][4] ', 'Native Function 3': ' DDR2_DQ[1][4]'}\n",
      "BP60\n",
      "{'CPU Ball Name': 'BP60', 'GPIO': 'DDR0_DQ[3][3] ', 'Native Function 1': ' DDR0_DQ[5][3] ', 'Native Function 2': ' DDR1_DQ[1][3] ', 'Native Function 3': ' DDR2_DQ[1][3]'}\n",
      "BN56\n",
      "{'CPU Ball Name': 'BN56', 'GPIO': 'DDR0_DQ[3][2] ', 'Native Function 1': ' DDR0_DQ[5][2] ', 'Native Function 2': ' DDR1_DQ[1][2] ', 'Native Function 3': ' DDR2_DQ[1][2]'}\n",
      "BP57\n",
      "{'CPU Ball Name': 'BP57', 'GPIO': 'DDR0_DQ[3][1] ', 'Native Function 1': ' DDR0_DQ[5][1] ', 'Native Function 2': ' DDR1_DQ[1][1] ', 'Native Function 3': ' DDR2_DQ[1][1]'}\n",
      "BN58\n",
      "{'CPU Ball Name': 'BN58', 'GPIO': 'DDR0_DQ[3][0] ', 'Native Function 1': ' DDR0_DQ[5][0] ', 'Native Function 2': ' DDR1_DQ[1][0] ', 'Native Function 3': ' DDR2_DQ[1][0]'}\n",
      "BU58\n",
      "{'CPU Ball Name': 'BU58', 'GPIO': 'DDR0_DQ[2][7] ', 'Native Function 1': ' DDR0_DQ[4][7] ', 'Native Function 2': ' DDR1_DQ[0][7] ', 'Native Function 3': ' DDR2_DQ[0][7]'}\n",
      "BT57\n",
      "{'CPU Ball Name': 'BT57', 'GPIO': 'DDR0_DQ[2][6] ', 'Native Function 1': ' DDR0_DQ[4][6] ', 'Native Function 2': ' DDR1_DQ[0][6] ', 'Native Function 3': ' DDR2_DQ[0][6]'}\n",
      "BU56\n",
      "{'CPU Ball Name': 'BU56', 'GPIO': 'DDR0_DQ[2][5] ', 'Native Function 1': ' DDR0_DQ[4][5] ', 'Native Function 2': ' DDR1_DQ[0][5] ', 'Native Function 3': ' DDR2_DQ[0][5]'}\n",
      "BT60\n",
      "{'CPU Ball Name': 'BT60', 'GPIO': 'DDR0_DQ[2][4] ', 'Native Function 1': ' DDR0_DQ[4][4] ', 'Native Function 2': ' DDR1_DQ[0][4] ', 'Native Function 3': ' DDR2_DQ[0][4]'}\n",
      "BY60\n",
      "{'CPU Ball Name': 'BY60', 'GPIO': 'DDR0_DQ[2][3] ', 'Native Function 1': ' DDR0_DQ[4][3] ', 'Native Function 2': ' DDR1_DQ[0][3] ', 'Native Function 3': ' DDR2_DQ[0][3]'}\n",
      "BW56\n",
      "{'CPU Ball Name': 'BW56', 'GPIO': 'DDR0_DQ[2][2] ', 'Native Function 1': ' DDR0_DQ[4][2] ', 'Native Function 2': ' DDR1_DQ[0][2] ', 'Native Function 3': ' DDR2_DQ[0][2]'}\n",
      "BY57\n",
      "{'CPU Ball Name': 'BY57', 'GPIO': 'DDR0_DQ[2][1] ', 'Native Function 1': ' DDR0_DQ[4][1] ', 'Native Function 2': ' DDR1_DQ[0][1] ', 'Native Function 3': ' DDR2_DQ[0][1]'}\n",
      "BW58\n",
      "{'CPU Ball Name': 'BW58', 'GPIO': 'DDR0_DQ[2][0] ', 'Native Function 1': ' DDR0_DQ[4][0] ', 'Native Function 2': ' DDR1_DQ[0][0] ', 'Native Function 3': ' DDR2_DQ[0][0]'}\n",
      "DA58\n",
      "{'CPU Ball Name': 'DA58', 'GPIO': 'DDR0_DQ[1][7] ', 'Native Function 1': ' DDR0_DQ[1][7] ', 'Native Function 2': ' DDR0_DQ[1][7] ', 'Native Function 3': ' DDR0_DQ[1][7]'}\n",
      "CY57\n",
      "{'CPU Ball Name': 'CY57', 'GPIO': 'DDR0_DQ[1][6] ', 'Native Function 1': ' DDR0_DQ[1][6] ', 'Native Function 2': ' DDR0_DQ[1][6] ', 'Native Function 3': ' DDR0_DQ[1][6]'}\n",
      "DB56\n",
      "{'CPU Ball Name': 'DB56', 'GPIO': 'DDR0_DQ[1][5] ', 'Native Function 1': ' DDR0_DQ[1][5] ', 'Native Function 2': ' DDR0_DQ[1][5] ', 'Native Function 3': ' DDR0_DQ[1][5]'}\n",
      "CY60\n",
      "{'CPU Ball Name': 'CY60', 'GPIO': 'DDR0_DQ[1][4] ', 'Native Function 1': ' DDR0_DQ[1][4] ', 'Native Function 2': ' DDR0_DQ[1][4] ', 'Native Function 3': ' DDR0_DQ[1][4]'}\n",
      "DE60\n",
      "{'CPU Ball Name': 'DE60', 'GPIO': 'DDR0_DQ[1][3] ', 'Native Function 1': ' DDR0_DQ[1][3] ', 'Native Function 2': ' DDR0_DQ[1][3] ', 'Native Function 3': ' DDR0_DQ[1][3]'}\n",
      "DD56\n",
      "{'CPU Ball Name': 'DD56', 'GPIO': 'DDR0_DQ[1][2] ', 'Native Function 1': ' DDR0_DQ[1][2] ', 'Native Function 2': ' DDR0_DQ[1][2] ', 'Native Function 3': ' DDR0_DQ[1][2]'}\n",
      "DE57\n",
      "{'CPU Ball Name': 'DE57', 'GPIO': 'DDR0_DQ[1][1] ', 'Native Function 1': ' DDR0_DQ[1][1] ', 'Native Function 2': ' DDR0_DQ[1][1] ', 'Native Function 3': ' DDR0_DQ[1][1]'}\n",
      "DD58\n",
      "{'CPU Ball Name': 'DD58', 'GPIO': 'DDR0_DQ[1][0] ', 'Native Function 1': ' DDR0_DQ[1][0] ', 'Native Function 2': ' DDR0_DQ[1][0] ', 'Native Function 3': ' DDR0_DQ[1][0]'}\n",
      "DH58\n",
      "{'CPU Ball Name': 'DH58', 'GPIO': 'DDR0_DQ[0][7] ', 'Native Function 1': ' DDR0_DQ[0][7] ', 'Native Function 2': ' DDR0_DQ[0][7] ', 'Native Function 3': ' DDR0_DQ[0][7]'}\n",
      "DG57\n",
      "{'CPU Ball Name': 'DG57', 'GPIO': 'DDR0_DQ[0][6] ', 'Native Function 1': ' DDR0_DQ[0][6] ', 'Native Function 2': ' DDR0_DQ[0][6] ', 'Native Function 3': ' DDR0_DQ[0][6]'}\n",
      "DH56\n",
      "{'CPU Ball Name': 'DH56', 'GPIO': 'DDR0_DQ[0][5] ', 'Native Function 1': ' DDR0_DQ[0][5] ', 'Native Function 2': ' DDR0_DQ[0][5] ', 'Native Function 3': ' DDR0_DQ[0][5]'}\n",
      "DG60\n",
      "{'CPU Ball Name': 'DG60', 'GPIO': 'DDR0_DQ[0][4] ', 'Native Function 1': ' DDR0_DQ[0][4] ', 'Native Function 2': ' DDR0_DQ[0][4] ', 'Native Function 3': ' DDR0_DQ[0][4]'}\n",
      "DL60\n",
      "{'CPU Ball Name': 'DL60', 'GPIO': 'DDR0_DQ[0][3] ', 'Native Function 1': ' DDR0_DQ[0][3] ', 'Native Function 2': ' DDR0_DQ[0][3] ', 'Native Function 3': ' DDR0_DQ[0][3]'}\n",
      "DK56\n",
      "{'CPU Ball Name': 'DK56', 'GPIO': 'DDR0_DQ[0][2] ', 'Native Function 1': ' DDR0_DQ[0][2] ', 'Native Function 2': ' DDR0_DQ[0][2] ', 'Native Function 3': ' DDR0_DQ[0][2]'}\n",
      "DL57\n",
      "{'CPU Ball Name': 'DL57', 'GPIO': 'DDR0_DQ[0][1] ', 'Native Function 1': ' DDR0_DQ[0][1] ', 'Native Function 2': ' DDR0_DQ[0][1] ', 'Native Function 3': ' DDR0_DQ[0][1]'}\n",
      "DK58\n",
      "{'CPU Ball Name': 'DK58', 'GPIO': 'DDR0_DQ[0][0] ', 'Native Function 1': ' DDR0_DQ[0][0] ', 'Native Function 2': ' DDR0_DQ[0][0] ', 'Native Function 3': ' DDR0_DQ[0][0]'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'CMD Ball Name'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'DDR4 ', 'Native Function 1': ' LP4x ', 'Native Function 2': ' LP5_ascend ', 'Native Function 3': ' LP5_descend ', 'Native Function 4': ' DDR5'}\n",
      "Y51\n",
      "{'CPU Ball Name': 'Y51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR7_CKE[1]  ', 'Native Function 2': '  DDR7_WCK_N  ', 'Native Function 3': '  DDR7_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "AB51\n",
      "{'CPU Ball Name': 'AB51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR7_CKE[0]  ', 'Native Function 2': '  DDR7_WCK_P  ', 'Native Function 3': '  DDR7_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "T53\n",
      "{'CPU Ball Name': 'T53', 'GPIO': 'NC  ', 'Native Function 1': '  DDR7_CA[5]  ', 'Native Function 2': '  DDR7_CA[6]  ', 'Native Function 3': '  DDR7_CA[0]  ', 'Native Function 4': '  DDR3_CS[1]'}\n",
      "T47\n",
      "{'CPU Ball Name': 'T47', 'GPIO': 'NC  ', 'Native Function 1': '  DDR7_CA[4]  ', 'Native Function 2': '  DDR7_CA[5]  ', 'Native Function 3': '  DDR7_CA[1]  ', 'Native Function 4': '  DDR3_CS[0]'}\n",
      "W53\n",
      "{'CPU Ball Name': 'W53', 'GPIO': 'NC  ', 'Native Function 1': '  DDR7_CA[3]  ', 'Native Function 2': '  DDR7_CA[4]  ', 'Native Function 3': '  DDR7_CS[1]  ', 'Native Function 4': '  DDR3_CA[0]'}\n",
      "AA46\n",
      "{'CPU Ball Name': 'AA46', 'GPIO': 'NC  ', 'Native Function 1': '  DDR7_CA[2]  ', 'Native Function 2': '  DDR7_CA[3] ', 'Native Function 3': '  DDR7_CS[0]  ', 'Native Function 4': '  DDR3_CA[6]'}\n",
      "Y56\n",
      "{'CPU Ball Name': 'Y56', 'GPIO': 'NC  ', 'Native Function 1': '  DDR6_CS[0]  ', 'Native Function 2': '  DDR6_CA[2]  ', 'Native Function 3': '  DDR6_CA[2]  ', 'Native Function 4': '  DDR3_CA[2]'}\n",
      "AB61\n",
      "{'CPU Ball Name': 'AB61', 'GPIO': 'NC  ', 'Native Function 1': '  DDR6_CLK_P  ', 'Native Function 2': '  DDR6_CLK_P  ', 'Native Function 3': '  DDR6_CLK_P  ', 'Native Function 4': '  DDR3_CLK_P[0]'}\n",
      "Y61\n",
      "{'CPU Ball Name': 'Y61', 'GPIO': 'NC  ', 'Native Function 1': '  DDR6_CLK_N  ', 'Native Function 2': '  DDR6_CLK_N  ', 'Native Function 3': '  DDR6_CLK_N  ', 'Native Function 4': '  DDR3_CLK_N[0]'}\n",
      "Y58\n",
      "{'CPU Ball Name': 'Y58', 'GPIO': 'NC  ', 'Native Function 1': '  DDR6_CKE[1]  ', 'Native Function 2': '  DDR6_WCK_N  ', 'Native Function 3': '  DDR6_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "W57\n",
      "{'CPU Ball Name': 'W57', 'GPIO': 'NC  ', 'Native Function 1': '  DDR6_CKE[0]  ', 'Native Function 2': '  DDR6_WCK_P  ', 'Native Function 3': '  DDR6_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "AG49\n",
      "{'CPU Ball Name': 'AG49', 'GPIO': 'NC  ', 'Native Function 1': '  DDR5_CLK_P  ', 'Native Function 2': '  DDR5_CLK_P  ', 'Native Function 3': '  DDR5_CLK_P  ', 'Native Function 4': '  DDR2_CLK_P[1]'}\n",
      "AG48\n",
      "{'CPU Ball Name': 'AG48', 'GPIO': 'NC  ', 'Native Function 1': '  DDR5_CLK_N  ', 'Native Function 2': '  DDR5_CLK_N  ', 'Native Function 3': '  DDR5_CLK_N  ', 'Native Function 4': '  DDR2_CLK_N[1]'}\n",
      "AJ51\n",
      "{'CPU Ball Name': 'AJ51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR5_CKE[1]  ', 'Native Function 2': '  DDR5_WCK_N  ', 'Native Function 3': '  DDR5_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "AL51\n",
      "{'CPU Ball Name': 'AL51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR5_CKE[0]  ', 'Native Function 2': '  DDR5_WCK_P  ', 'Native Function 3': '  DDR5_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "AH57\n",
      "{'CPU Ball Name': 'AH57', 'GPIO': 'NC  ', 'Native Function 1': '  DDR4_CKE[1]  ', 'Native Function 2': '  DDR4_WCK_N  ', 'Native Function 3': '  DDR4_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "AJ58\n",
      "{'CPU Ball Name': 'AJ58', 'GPIO': 'NC  ', 'Native Function 1': '  DDR4_CKE[0]  ', 'Native Function 2': '  DDR4_WCK_P  ', 'Native Function 3': '  DDR4_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "AL56\n",
      "{'CPU Ball Name': 'AL56', 'GPIO': 'NC  ', 'Native Function 1': '  DDR4_CA[1]  ', 'Native Function 2': '  DDR4_CA[1]  ', 'Native Function 3': '  DDR4_CA[5]  ', 'Native Function 4': '  DDR2_CA[1]'}\n",
      "AL58\n",
      "{'CPU Ball Name': 'AL58', 'GPIO': 'NC  ', 'Native Function 1': '  DDR4_CA[0]  ', 'Native Function 2': '  DDR4_CA[0]  ', 'Native Function 3': '  DDR4_CA[6]  ', 'Native Function 4': '  DDR2_CA[0]'}\n",
      "CH51\n",
      "{'CPU Ball Name': 'CH51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR3_CKE[1]  ', 'Native Function 2': '  DDR3_WCK_N  ', 'Native Function 3': '  DDR3_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "CF51\n",
      "{'CPU Ball Name': 'CF51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR3_CKE[0]  ', 'Native Function 2': '  DDR3_WCK_P  ', 'Native Function 3': '  DDR3_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "CC53\n",
      "{'CPU Ball Name': 'CC53', 'GPIO': 'NC  ', 'Native Function 1': '  DDR3_CA[5]  ', 'Native Function 2': '  DDR3_CA[6]  ', 'Native Function 3': '  DDR3_CA[0]  ', 'Native Function 4': '  DDR1_CS[1]'}\n",
      "CC47\n",
      "{'CPU Ball Name': 'CC47', 'GPIO': 'NC  ', 'Native Function 1': '  DDR3_CA[4]  ', 'Native Function 2': '  DDR3_CA[5]  ', 'Native Function 3': '  DDR3_CA[1]  ', 'Native Function 4': '  DDR1_CS[0]'}\n",
      "CE53\n",
      "{'CPU Ball Name': 'CE53', 'GPIO': 'NC  ', 'Native Function 1': '  DDR3_CA[3]  ', 'Native Function 2': '  DDR3_CA[4]  ', 'Native Function 3': '  DDR3_CS[1]  ', 'Native Function 4': '  DDR1_CA[0]'}\n",
      "CH46\n",
      "{'CPU Ball Name': 'CH46', 'GPIO': 'NC  ', 'Native Function 1': '  DDR3_CA[2]  ', 'Native Function 2': '  DDR3_CA[3]  ', 'Native Function 3': '  DDR3_CS[0]  ', 'Native Function 4': '  DDR1_CA[6]'}\n",
      "CF56\n",
      "{'CPU Ball Name': 'CF56', 'GPIO': 'NC  ', 'Native Function 1': '  DDR2_CS[0]  ', 'Native Function 2': '  DDR2_CA[2]  ', 'Native Function 3': '  DDR2_CA[2]  ', 'Native Function 4': '  DDR1_CA[2]'}\n",
      "CH61\n",
      "{'CPU Ball Name': 'CH61', 'GPIO': 'NC  ', 'Native Function 1': '  DDR2_CLK_P  ', 'Native Function 2': '  DDR2_CLK_P  ', 'Native Function 3': '  DDR2_CLK_P  ', 'Native Function 4': '  DDR1_CLK_P[0]'}\n",
      "CF61\n",
      "{'CPU Ball Name': 'CF61', 'GPIO': 'NC  ', 'Native Function 1': '  DDR2_CLK_N  ', 'Native Function 2': '  DDR2_CLK_N  ', 'Native Function 3': '  DDR2_CLK_N  ', 'Native Function 4': '  DDR1_CLK_N[0]'}\n",
      "CF58\n",
      "{'CPU Ball Name': 'CF58', 'GPIO': 'NC  ', 'Native Function 1': '  DDR2_CKE[1]  ', 'Native Function 2': '  DDR2_WCK_N  ', 'Native Function 3': '  DDR2_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "CE57\n",
      "{'CPU Ball Name': 'CE57', 'GPIO': 'NC  ', 'Native Function 1': '  DDR2_CKE[0]  ', 'Native Function 2': '  DDR2_WCK_P  ', 'Native Function 3': '  DDR2_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "CN49\n",
      "{'CPU Ball Name': 'CN49', 'GPIO': 'NC  ', 'Native Function 1': '  DDR1_CLK_P  ', 'Native Function 2': '  DDR1_CLK_P  ', 'Native Function 3': '  DDR1_CLK_P  ', 'Native Function 4': '  DDR0_CLK_P[1]'}\n",
      "CN48\n",
      "{'CPU Ball Name': 'CN48', 'GPIO': 'NC  ', 'Native Function 1': '  DDR1_CLK_N  ', 'Native Function 2': '  DDR1_CLK_N  ', 'Native Function 3': '  DDR1_CLK_N  ', 'Native Function 4': '  DDR0_CLK_N[1]'}\n",
      "CU51\n",
      "{'CPU Ball Name': 'CU51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR1_CKE[1]  ', 'Native Function 2': '  DDR1_WCK_N  ', 'Native Function 3': '  DDR1_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "CR51\n",
      "{'CPU Ball Name': 'CR51', 'GPIO': 'NC  ', 'Native Function 1': '  DDR1_CKE[0]  ', 'Native Function 2': '  DDR1_WCK_P  ', 'Native Function 3': '  DDR1_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "CP57\n",
      "{'CPU Ball Name': 'CP57', 'GPIO': 'NC  ', 'Native Function 1': '  DDR0_CKE[1]  ', 'Native Function 2': '  DDR0_WCK_N  ', 'Native Function 3': '  DDR0_WCK_N  ', 'Native Function 4': '  NC'}\n",
      "CR58\n",
      "{'CPU Ball Name': 'CR58', 'GPIO': 'NC  ', 'Native Function 1': '  DDR0_CKE[0]  ', 'Native Function 2': '  DDR0_WCK_P  ', 'Native Function 3': '  DDR0_WCK_P  ', 'Native Function 4': '  NC'}\n",
      "CU58\n",
      "{'CPU Ball Name': 'CU58', 'GPIO': 'NC  ', 'Native Function 1': '  DDR0_CA[1]  ', 'Native Function 2': '  DDR0_CA[1]  ', 'Native Function 3': '  DDR0_CA[5]  ', 'Native Function 4': '  DDR0_CA[0]'}\n",
      "CU56\n",
      "{'CPU Ball Name': 'CU56', 'GPIO': 'NC  ', 'Native Function 1': '  DDR0_CA[0]  ', 'Native Function 2': '  DDR0_CA[0]  ', 'Native Function 3': '  DDR0_CA[6]  ', 'Native Function 4': '  DDR0_CA[1]'}\n",
      "AA48\n",
      "{'CPU Ball Name': 'AA48', 'GPIO': 'DDR1_PAR  ', 'Native Function 1': '  DDR7_CS[1]  ', 'Native Function 2': '  DDR7_CS[0]  ', 'Native Function 3': '  DDR7_CA[3]  ', 'Native Function 4': '  DDR3_CA[3]'}\n",
      "AM53\n",
      "{'CPU Ball Name': 'AM53', 'GPIO': 'DDR1_ODT[1]  ', 'Native Function 1': '  DDR5_CA[0]  ', 'Native Function 2': '  DDR5_CA[0]  ', 'Native Function 3': '  DDR5_CA[6]  ', 'Native Function 4': '  DDR2_CA[3]'}\n",
      "AE50\n",
      "{'CPU Ball Name': 'AE50', 'GPIO': 'DDR1_ODT[0]  ', 'Native Function 1': '  DDR5_CS[0]  ', 'Native Function 2': '  DDR5_CA[2]  ', 'Native Function 3': '  DDR5_CA[2]  ', 'Native Function 4': '  DDR2_CA[6]'}\n",
      "AC60\n",
      "{'CPU Ball Name': 'AC60', 'GPIO': 'DDR1_MA[9]  ', 'Native Function 1': '  DDR6_CA[0]  ', 'Native Function 2': '  DDR6_CA[0]  ', 'Native Function 3': '  DDR6_CA[6]  ', 'Native Function 4': '  DDR3_CA[11]'}\n",
      "AH60\n",
      "{'CPU Ball Name': 'AH60', 'GPIO': 'DDR1_MA[8]  ', 'Native Function 1': '  DDR4_CA[2]  ', 'Native Function 2': '  DDR4_CA[3]  ', 'Native Function 3': '  DDR4_CS[0]  ', 'Native Function 4': '  DDR2_CA[9]'}\n",
      "AE55\n",
      "{'CPU Ball Name': 'AE55', 'GPIO': 'DDR1_MA[7]  ', 'Native Function 1': '  DDR4_CA[4]  ', 'Native Function 2': '  DDR4_CA[5]  ', 'Native Function 3': '  DDR4_CA[1]  ', 'Native Function 4': '  NC'}\n",
      "AF57\n",
      "{'CPU Ball Name': 'AF57', 'GPIO': 'DDR1_MA[6]  ', 'Native Function 1': '  DDR4_CA[3]  ', 'Native Function 2': '  DDR4_CA[4]  ', 'Native Function 3': '  DDR4_CS[1]  ', 'Native Function 4': '  NC'}\n",
      "AE60\n",
      "{'CPU Ball Name': 'AE60', 'GPIO': 'DDR1_MA[5]  ', 'Native Function 1': '  DDR4_CA[5]  ', 'Native Function 2': '  DDR4_CA[6]  ', 'Native Function 3': '  DDR4_CA[0]  ', 'Native Function 4': '  NC'}\n",
      "AJ56\n",
      "{'CPU Ball Name': 'AJ56', 'GPIO': 'DDR1_MA[4]  ', 'Native Function 1': '  DDR4_CS[0]  ', 'Native Function 2': '  DDR4_CA[2]  ', 'Native Function 3': '  DDR4_CA[2]  ', 'Native Function 4': '  DDR2_CA[12]'}\n",
      "AM57\n",
      "{'CPU Ball Name': 'AM57', 'GPIO': 'DDR1_MA[3]  ', 'Native Function 1': '  DDR4_CS[1]  ', 'Native Function 2': '  DDR4_CS[0]  ', 'Native Function 3': '  DDR4_CA[3]  ', 'Native Function 4': '  DDR2_CS[1]'}\n",
      "T50\n",
      "{'CPU Ball Name': 'T50', 'GPIO': 'DDR1_MA[2]  ', 'Native Function 1': '  DDR7_CS[0]  ', 'Native Function 2': '  DDR7_CA[2]  ', 'Native Function 3': '  DDR7_CA[2]  ', 'Native Function 4': '  DDR3_CA[1]'}\n",
      "AE53\n",
      "{'CPU Ball Name': 'AE53', 'GPIO': 'DDR1_MA[16]  ', 'Native Function 1': '  DDR5_CA[4]  ', 'Native Function 2': '  DDR5_CA[5]  ', 'Native Function 3': '  DDR5_CA[1]  ', 'Native Function 4': '  DDR2_CA[8]'}\n",
      "AK46\n",
      "{'CPU Ball Name': 'AK46', 'GPIO': 'DDR1_MA[15]  ', 'Native Function 1': '  DDR5_CA[3]  ', 'Native Function 2': '  DDR5_CA[4]  ', 'Native Function 3': '  DDR5_CS[1]  ', 'Native Function 4': '  DDR2_CA[7]'}\n",
      "AH53\n",
      "{'CPU Ball Name': 'AH53', 'GPIO': 'DDR1_MA[14]  ', 'Native Function 1': '  DDR5_CA[2]  ', 'Native Function 2': '  DDR5_CA[3]  ', 'Native Function 3': '  DDR5_CS[0]  ', 'Native Function 4': '  DDR2_CA[11]'}\n",
      "AK48\n",
      "{'CPU Ball Name': 'AK48', 'GPIO': 'DDR1_MA[13]  ', 'Native Function 1': '  DDR5_CS[1]  ', 'Native Function 2': '  DDR5_CS[0]  ', 'Native Function 3': '  DDR5_CA[3]  ', 'Native Function 4': '  DDR2_CA[5]'}\n",
      "AB58\n",
      "{'CPU Ball Name': 'AB58', 'GPIO': 'DDR1_MA[12]  ', 'Native Function 1': '  DDR6_CA[1]  ', 'Native Function 2': '  DDR6_CA[1]  ', 'Native Function 3': '  DDR6_CA[5] ', 'Native Function 4': '  DDR3_CA[7]'}\n",
      "AB56\n",
      "{'CPU Ball Name': 'AB56', 'GPIO': 'DDR1_MA[11]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR6_CS[1]  ', 'Native Function 3': '  DDR6_CA[4]  ', 'Native Function 4': '  DDR3_CA[12]'}\n",
      "AC47\n",
      "{'CPU Ball Name': 'AC47', 'GPIO': 'DDR1_MA[10]  ', 'Native Function 1': '  DDR7_CA[1]  ', 'Native Function 2': '  DDR7_CA[1]  ', 'Native Function 3': '  DDR7_CA[5]  ', 'Native Function 4': '  DDR3_CA[8]'}\n",
      "AM60\n",
      "{'CPU Ball Name': 'AM60', 'GPIO': 'DDR1_MA[1]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR4_CS[1]  ', 'Native Function 3': '  DDR4_CA[4]  ', 'Native Function 4': '  DDR2_CS[0]'}\n",
      "AC50\n",
      "{'CPU Ball Name': 'AC50', 'GPIO': 'DDR1_MA[0]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR7_CS[1]  ', 'Native Function 3': '  DDR7_CA[4]  ', 'Native Function 4': '  DDR3_CA[5]'}\n",
      "AM47\n",
      "{'CPU Ball Name': 'AM47', 'GPIO': 'DDR1_CS[1]  ', 'Native Function 1': '  DDR5_CA[1]  ', 'Native Function 2': '  DDR5_CA[1]  ', 'Native Function 3': '  DDR5_CA[5]  ', 'Native Function 4': '  DDR2_CA[2]'}\n",
      "AM50\n",
      "{'CPU Ball Name': 'AM50', 'GPIO': 'DDR1_CS[0]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR5_CS[1]  ', 'Native Function 3': '  DDR5_CA[4]  ', 'Native Function 4': '  DDR2_CA[4]'}\n",
      "V48\n",
      "{'CPU Ball Name': 'V48', 'GPIO': 'DDR1_CLK_P[1]  ', 'Native Function 1': '  DDR7_CLK_P  ', 'Native Function 2': '  DDR7_CLK_P  ', 'Native Function 3': '  DDR7_CLK_P  ', 'Native Function 4': '  DDR3_CLK_P[1]'}\n",
      "AL61\n",
      "{'CPU Ball Name': 'AL61', 'GPIO': 'DDR1_CLK_P[0]  ', 'Native Function 1': '  DDR4_CLK_P  ', 'Native Function 2': '  DDR4_CLK_P  ', 'Native Function 3': '  DDR4_CLK_P  ', 'Native Function 4': '  DDR2_CLK_P[0]'}\n",
      "V49\n",
      "{'CPU Ball Name': 'V49', 'GPIO': 'DDR1_CLK_N[1]  ', 'Native Function 1': '  DDR7_CLK_N  ', 'Native Function 2': '  DDR7_CLK_N  ', 'Native Function 3': '  DDR7_CLK_N  ', 'Native Function 4': '  DDR3_CLK_N[1]'}\n",
      "AJ61\n",
      "{'CPU Ball Name': 'AJ61', 'GPIO': 'DDR1_CLK_N[0]  ', 'Native Function 1': '  DDR4_CLK_N  ', 'Native Function 2': '  DDR4_CLK_N  ', 'Native Function 3': '  DDR4_CLK_N  ', 'Native Function 4': '  DDR2_CLK_N[0]'}\n",
      "T60\n",
      "{'CPU Ball Name': 'T60', 'GPIO': 'DDR1_CKE[1]  ', 'Native Function 1': '  DDR6_CA[4]  ', 'Native Function 2': '  DDR6_CA[5]  ', 'Native Function 3': '  DDR6_CA[1]  ', 'Native Function 4': '  NC'}\n",
      "T55\n",
      "{'CPU Ball Name': 'T55', 'GPIO': 'DDR1_CKE[0]  ', 'Native Function 1': '  DDR6_CA[5]  ', 'Native Function 2': '  DDR6_CA[6]  ', 'Native Function 3': '  DDR6_CA[0]  ', 'Native Function 4': '  NC'}\n",
      "U57\n",
      "{'CPU Ball Name': 'U57', 'GPIO': 'DDR1_BG[1]  ', 'Native Function 1': '  DDR6_CA[2]  ', 'Native Function 2': '  DDR6_CA[3]  ', 'Native Function 3': '  DDR6_CS[0]  ', 'Native Function 4': '  NC'}\n",
      "W60\n",
      "{'CPU Ball Name': 'W60', 'GPIO': 'DDR1_BG[0]  ', 'Native Function 1': '  DDR6_CA[3]  ', 'Native Function 2': '  DDR6_CA[4]  ', 'Native Function 3': '  DDR6_CS[1]  ', 'Native Function 4': '  DDR3_CA[4]'}\n",
      "AE47\n",
      "{'CPU Ball Name': 'AE47', 'GPIO': 'DDR1_BA[1]  ', 'Native Function 1': '  DDR5_CA[5]  ', 'Native Function 2': '  DDR5_CA[6]  ', 'Native Function 3': '  DDR5_CA[0]  ', 'Native Function 4': '  DDR2_CA[10]'}\n",
      "AC53\n",
      "{'CPU Ball Name': 'AC53', 'GPIO': 'DDR1_BA[0]  ', 'Native Function 1': '  DDR7_CA[0]  ', 'Native Function 2': '  DDR7_CA[0]  ', 'Native Function 3': '  DDR7_CA[6]  ', 'Native Function 4': '  DDR3_CA[10]'}\n",
      "AC57\n",
      "{'CPU Ball Name': 'AC57', 'GPIO': 'DDR1_ACT_N  ', 'Native Function 1': '  DDR6_CS[1]  ', 'Native Function 2': '  DDR6_CS[0]  ', 'Native Function 3': '  DDR6_CA[3]  ', 'Native Function 4': '  DDR3_CA[9]'}\n",
      "CH48\n",
      "{'CPU Ball Name': 'CH48', 'GPIO': 'DDR0_PAR  ', 'Native Function 1': '  DDR3_CS[1]  ', 'Native Function 2': '  DDR3_CS[0]  ', 'Native Function 3': '  DDR3_CA[3]  ', 'Native Function 4': '  DDR1_CA[3]'}\n",
      "CV53\n",
      "{'CPU Ball Name': 'CV53', 'GPIO': 'DDR0_ODT[1]  ', 'Native Function 1': '  DDR1_CA[0]  ', 'Native Function 2': '  DDR1_CA[0]  ', 'Native Function 3': '  DDR1_CA[6]  ', 'Native Function 4': '  DDR0_CA[3]'}\n",
      "CM50\n",
      "{'CPU Ball Name': 'CM50', 'GPIO': 'DDR0_ODT[0]  ', 'Native Function 1': '  DDR1_CS[0]  ', 'Native Function 2': '  DDR1_CA[2]  ', 'Native Function 3': '  DDR1_CA[2]  ', 'Native Function 4': '  DDR0_CA[6]'}\n",
      "CH58\n",
      "{'CPU Ball Name': 'CH58', 'GPIO': 'DDR0_MA[9]  ', 'Native Function 1': '  DDR2_CA[0]  ', 'Native Function 2': '  DDR2_CA[0]  ', 'Native Function 3': '  DDR2_CA[6]  ', 'Native Function 4': '  DDR1_CA[7]'}\n",
      "CP60\n",
      "{'CPU Ball Name': 'CP60', 'GPIO': 'DDR0_MA[8]  ', 'Native Function 1': '  DDR0_CA[2]  ', 'Native Function 2': '  DDR0_CA[3]  ', 'Native Function 3': '  DDR0_CS[0]  ', 'Native Function 4': '  DDR0_CA[9]'}\n",
      "CL55\n",
      "{'CPU Ball Name': 'CL55', 'GPIO': 'DDR0_MA[7]  ', 'Native Function 1': '  DDR0_CA[4]  ', 'Native Function 2': '  DDR0_CA[5]  ', 'Native Function 3': '  DDR0_CA[1]  ', 'Native Function 4': '  NC'}\n",
      "CM57\n",
      "{'CPU Ball Name': 'CM57', 'GPIO': 'DDR0_MA[6]  ', 'Native Function 1': '  DDR0_CA[3]  ', 'Native Function 2': '  DDR0_CA[4]  ', 'Native Function 3': '  DDR0_CS[1]  ', 'Native Function 4': '  NC'}\n",
      "CM60\n",
      "{'CPU Ball Name': 'CM60', 'GPIO': 'DDR0_MA[5]  ', 'Native Function 1': '  DDR0_CA[5]  ', 'Native Function 2': '  DDR0_CA[6]  ', 'Native Function 3': '  DDR0_CA[0]  ', 'Native Function 4': '  NC'}\n",
      "CR56\n",
      "{'CPU Ball Name': 'CR56', 'GPIO': 'DDR0_MA[4]  ', 'Native Function 1': '  DDR0_CS[0]  ', 'Native Function 2': '  DDR0_CA[2]  ', 'Native Function 3': '  DDR0_CA[2]  ', 'Native Function 4': '  DDR0_CA[12]'}\n",
      "CV60\n",
      "{'CPU Ball Name': 'CV60', 'GPIO': 'DDR0_MA[3]  ', 'Native Function 1': '  DDR0_CS[1]  ', 'Native Function 2': '  DDR0_CS[0]  ', 'Native Function 3': '  DDR0_CA[3]  ', 'Native Function 4': '  DDR0_CS[1]'}\n",
      "CC50\n",
      "{'CPU Ball Name': 'CC50', 'GPIO': 'DDR0_MA[2]  ', 'Native Function 1': '  DDR3_CS[0]  ', 'Native Function 2': '  DDR3_CA[2]  ', 'Native Function 3': '  DDR3_CA[2]  ', 'Native Function 4': '  DDR1_CA[1]'}\n",
      "CM53\n",
      "{'CPU Ball Name': 'CM53', 'GPIO': 'DDR0_MA[16]  ', 'Native Function 1': '  DDR1_CA[4]  ', 'Native Function 2': '  DDR1_CA[5]  ', 'Native Function 3': '  DDR1_CA[1]  ', 'Native Function 4': '  DDR0_CA[8]'}\n",
      "CT46\n",
      "{'CPU Ball Name': 'CT46', 'GPIO': 'DDR0_MA[15]  ', 'Native Function 1': '  DDR1_CA[3]  ', 'Native Function 2': '  DDR1_CA[4]  ', 'Native Function 3': '  DDR1_CS[1]  ', 'Native Function 4': '  DDR0_CA[7]'}\n",
      "CP53\n",
      "{'CPU Ball Name': 'CP53', 'GPIO': 'DDR0_MA[14]  ', 'Native Function 1': '  DDR1_CA[2]  ', 'Native Function 2': '  DDR1_CA[3]  ', 'Native Function 3': '  DDR1_CS[0]  ', 'Native Function 4': '  DDR0_CA[11]'}\n",
      "CU48\n",
      "{'CPU Ball Name': 'CU48', 'GPIO': 'DDR0_MA[13]  ', 'Native Function 1': '  DDR1_CS[1]  ', 'Native Function 2': '  DDR1_CS[0]  ', 'Native Function 3': '  DDR1_CA[3] ', 'Native Function 4': '  DDR0_CA[5]'}\n",
      "CH56\n",
      "{'CPU Ball Name': 'CH56', 'GPIO': 'DDR0_MA[12]  ', 'Native Function 1': '  DDR2_CA[1]  ', 'Native Function 2': '  DDR2_CA[1]  ', 'Native Function 3': '  DDR2_CA[5]  ', 'Native Function 4': '  DDR1_CA[12]'}\n",
      "CJ60\n",
      "{'CPU Ball Name': 'CJ60', 'GPIO': 'DDR0_MA[11]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR2_CS[1]  ', 'Native Function 3': '  DDR2_CA[4]  ', 'Native Function 4': '  DDR1_CA[11]'}\n",
      "CK47\n",
      "{'CPU Ball Name': 'CK47', 'GPIO': 'DDR0_MA[10]  ', 'Native Function 1': '  DDR3_CA[1] ', 'Native Function 2': '  DDR3_CA[1]  ', 'Native Function 3': '  DDR3_CA[5]  ', 'Native Function 4': '  DDR1_CA[8]'}\n",
      "CV57\n",
      "{'CPU Ball Name': 'CV57', 'GPIO': 'DDR0_MA[1]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR0_CS[1]  ', 'Native Function 3': '  DDR0_CA[4]  ', 'Native Function 4': '  DDR0_CS[0]'}\n",
      "CJ50\n",
      "{'CPU Ball Name': 'CJ50', 'GPIO': 'DDR0_MA[0]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR3_CS[1]  ', 'Native Function 3': '  DDR3_CA[4]  ', 'Native Function 4': '  DDR1_CA[5]'}\n",
      "CW47\n",
      "{'CPU Ball Name': 'CW47', 'GPIO': 'DDR0_CS[1]  ', 'Native Function 1': '  DDR1_CA[1]  ', 'Native Function 2': '  DDR1_CA[1]  ', 'Native Function 3': '  DDR1_CA[5]  ', 'Native Function 4': '  DDR0_CA[2]'}\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CV50\n",
      "{'CPU Ball Name': 'CV50', 'GPIO': 'DDR0_CS[0]  ', 'Native Function 1': '  NC  ', 'Native Function 2': '  DDR1_CS[1]  ', 'Native Function 3': '  DDR1_CA[4]  ', 'Native Function 4': '  DDR0_CA[4]'}\n",
      "CD49\n",
      "{'CPU Ball Name': 'CD49', 'GPIO': 'DDR0_CLK_P[1]  ', 'Native Function 1': '  DDR3_CLK_P  ', 'Native Function 2': '  DDR3_CLK_P  ', 'Native Function 3': '  DDR3_CLK_P  ', 'Native Function 4': '  DDR1_CLK_P[1]'}\n",
      "CU61\n",
      "{'CPU Ball Name': 'CU61', 'GPIO': 'DDR0_CLK_P[0]  ', 'Native Function 1': '  DDR0_CLK_P  ', 'Native Function 2': '  DDR0_CLK_P  ', 'Native Function 3': '  DDR0_CLK_P  ', 'Native Function 4': '  DDR0_CLK_P[0]'}\n",
      "CD48\n",
      "{'CPU Ball Name': 'CD48', 'GPIO': 'DDR0_CLK_N[1]  ', 'Native Function 1': '  DDR3_CLK_N  ', 'Native Function 2': '  DDR3_CLK_N  ', 'Native Function 3': '  DDR3_CLK_N  ', 'Native Function 4': '  DDR1_CLK_N[1]'}\n",
      "CR61\n",
      "{'CPU Ball Name': 'CR61', 'GPIO': 'DDR0_CLK_N[0]  ', 'Native Function 1': '  DDR0_CLK_N  ', 'Native Function 2': '  DDR0_CLK_N  ', 'Native Function 3': '  DDR0_CLK_N  ', 'Native Function 4': '  DDR0_CLK_N[0]'}\n",
      "CB55\n",
      "{'CPU Ball Name': 'CB55', 'GPIO': 'DDR0_CKE[1]  ', 'Native Function 1': '  DDR2_CA[4]  ', 'Native Function 2': '  DDR2_CA[5]  ', 'Native Function 3': '  DDR2_CA[1]  ', 'Native Function 4': '  NC'}\n",
      "CC60\n",
      "{'CPU Ball Name': 'CC60', 'GPIO': 'DDR0_CKE[0]  ', 'Native Function 1': '  DDR2_CA[5]  ', 'Native Function 2': '  DDR2_CA[6]  ', 'Native Function 3': '  DDR2_CA[0]  ', 'Native Function 4': '  NC'}\n",
      "CE60\n",
      "{'CPU Ball Name': 'CE60', 'GPIO': 'DDR0_BG[1]  ', 'Native Function 1': '  DDR2_CA[2]  ', 'Native Function 2': '  DDR2_CA[3]  ', 'Native Function 3': '  DDR2_CS[0]  ', 'Native Function 4': '  DDR1_CA[4]'}\n",
      "CC57\n",
      "{'CPU Ball Name': 'CC57', 'GPIO': 'DDR0_BG[0]  ', 'Native Function 1': '  DDR2_CA[3]  ', 'Native Function 2': '  DDR2_CA[4]  ', 'Native Function 3': '  DDR2_CS[1]  ', 'Native Function 4': '  NC'}\n",
      "CM47\n",
      "{'CPU Ball Name': 'CM47', 'GPIO': 'DDR0_BA[1]  ', 'Native Function 1': '  DDR1_CA[5]  ', 'Native Function 2': '  DDR1_CA[6]  ', 'Native Function 3': '  DDR1_CA[0]  ', 'Native Function 4': '  DDR0_CA[10]'}\n",
      "CJ53\n",
      "{'CPU Ball Name': 'CJ53', 'GPIO': 'DDR0_BA[0]  ', 'Native Function 1': '  DDR3_CA[0]  ', 'Native Function 2': '  DDR3_CA[0]  ', 'Native Function 3': '  DDR3_CA[6]  ', 'Native Function 4': '  DDR1_CA[10]'}\n",
      "CJ57\n",
      "{'CPU Ball Name': 'CJ57', 'GPIO': 'DDR0_ACT_N  ', 'Native Function 1': '  DDR2_CS[1]  ', 'Native Function 2': '  DDR2_CS[0]  ', 'Native Function 3': '  DDR2_CA[3]  ', 'Native Function 4': '  DDR1_CA[9]'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'DDR4', 'Native Function 1': 'DDR5 Ball Name'}\n",
      "BG57\n",
      "{'CPU Ball Name': 'BG57', 'GPIO': 'DDR1_ALERT_N'}\n",
      "BF61\n",
      "{'CPU Ball Name': 'BF61', 'GPIO': 'DDR0_ALERT_N'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'DDR4 Ball Name'}\n",
      "BG55\n",
      "{'CPU Ball Name': 'BG55', 'GPIO': 'DDR1_VREF_CA0'}\n",
      "BG60\n",
      "{'CPU Ball Name': 'BG60', 'GPIO': 'DDR0_VREF_CA0'}\n",
      "BG50\n",
      "{'CPU Ball Name': 'BG50', 'GPIO': 'DDR_VTT_CTL'}\n",
      "nan\n",
      "{'CPU Ball Name': nan, 'GPIO': 'MISC Ball Name'}\n",
      "D61\n",
      "{'CPU Ball Name': 'D61', 'GPIO': 'RSVD_TP'}\n",
      "A58\n",
      "{'CPU Ball Name': 'A58', 'GPIO': 'RSVD_TP'}\n",
      "B59\n",
      "{'CPU Ball Name': 'B59', 'GPIO': 'RSVD_TP'}\n",
      "A56\n",
      "{'CPU Ball Name': 'A56', 'GPIO': 'DDR_COMP'}\n",
      "B56\n",
      "{'CPU Ball Name': 'B56', 'GPIO': 'DDR_COMP'}\n"
     ]
    }
   ],
   "source": [
    "function = []\n",
    "for i in range(data1.shape[0]):\n",
    "#     print(i)    \n",
    "    NF = data1.iloc[:,1][i].split('/')\n",
    "    CPUBN = data1.iloc[:,0][i]\n",
    "    print(CPUBN)\n",
    "#     print(NF)\n",
    "#     print(len(NF))\n",
    "    eachRow = {\"CPU Ball Name\" : CPUBN } #清空\n",
    "    j=0\n",
    "    for location in NF:\n",
    "        if j == 0:\n",
    "            eachRow.update({f\"GPIO\" : location})\n",
    "        else:\n",
    "            eachRow.update({f\"Native Function {j}\" : location})\n",
    "#         print(location)\n",
    "        j += 1\n",
    "    print(eachRow)\n",
    "    eachRow.update({\"IO Type\": data1.iloc[:,2][i]})\n",
    "        \n",
    "    function.append(eachRow)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'CPU Ball Name': 'EV6', 'GPIO': 'XTAL_OUT', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EV8', 'GPIO': 'XTAL_IN', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'ET51', 'GPIO': 'WAKE#', 'IO Type': 'IOD'},\n",
       " {'CPU Ball Name': 'AF30', 'GPIO': 'VCCINAUX_SENSE', 'IO Type': 'PWR_SENSE'},\n",
       " {'CPU Ball Name': 'DA3', 'GPIO': 'VCCGT ', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CV1', 'GPIO': 'VCCGT_SENSE', 'IO Type': 'PWR_SENSE '},\n",
       " {'CPU Ball Name': 'A3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A10', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A23', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A30', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A33', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A53', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'A60', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'B4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'B34', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'B43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'B50', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'B58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'B61', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C34', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'C47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D53', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'D59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'E43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'E50', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F23', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F30', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F33', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'F59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G34', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G42', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'G50', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H18', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H34', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H37', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'H58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J36', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J39', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'J55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'K4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L15', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L18', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L22', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L23', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L27', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L30', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L33', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L36', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L38', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'L54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M32', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M34', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M36', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'M59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N41', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'N54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'P55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R22', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R27', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R32', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R37', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'T52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'U46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'V3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'V40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'V41', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'V51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'V55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'V58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'W44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y22', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y27', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y32', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y37', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y45', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y49', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'Y54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AA59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AB16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AB21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AB26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AB31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AB35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AB54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AC55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AD58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE22', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE27', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE32', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE37', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AE52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AF4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AF46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AG1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AG51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AG55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AG58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AH9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AJ3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AJ41', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AJ47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AJ49', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AJ54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK30', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK37', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AK59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AL4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AL15', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AL17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AL22', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AL41', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AL54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AM3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AM9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AM11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AM51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AM55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AN17', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AN40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AN46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AN48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AN58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP15', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP22', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AP55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AR4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AR54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AT6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AT8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AT47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AT57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AT59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AU54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AV4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AV9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AV11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AW1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AW14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AW51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AW55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'AY58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BA4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BB6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BB8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BB9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BB12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BB54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BC14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BC47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BC57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BC59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BD4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BD54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BE1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BE9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BE12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BE51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BE55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BF46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BF48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BF58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BG1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BG9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BG12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BG44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BG52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BH4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BH46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BH48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BH58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BJ6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BJ8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BJ9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BJ51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BJ55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BL4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BL9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BL11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BL54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BM1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BM14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BM47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BM57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BM59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BN1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BN9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BN54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BP4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BP51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BP55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BR58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BT4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BT51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BT55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BU9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BU54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BV1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BV47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BV57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BV59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BW4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BW9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BW54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'BY3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CA58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CB4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CB6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CB8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CB9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CC1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CC52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CD46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CD58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CE51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CE55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CF47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CF49', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CF54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CG57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CG59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CH6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CH8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CH9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CH11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CH12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CH54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CJ4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CJ14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CJ44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CK58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CM52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CN46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CN58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CP51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CP55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CR43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CR47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CR49', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CR54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CT6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CT8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CT9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CT11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CT12', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'CT57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CT59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CU4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CU54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CV14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CW43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CW46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CW48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CW51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CW55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CW58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CY51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'CY55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DA6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DA8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DA9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DA11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DA12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DB4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DB14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DB54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DC47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DC54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DC57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DC59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DE44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DE51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DE55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DF43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DF46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DF48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DF58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG12', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DG55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DH4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DH54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DJ47', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DJ57', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DJ59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DK14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DK54', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DL10', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DL11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DL13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM41', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DM61', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DN8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DN13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DN40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DP46', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DP49', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DT8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DT13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DT52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV44', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV49', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DV58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DW14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DW25', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DW35', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DY8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DY13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DY33', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DY36', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DY38', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'DY52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EB8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EB13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EB26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EB31', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EC21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EC28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ED60', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EE16', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EE43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EE51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EF8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EF13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EH8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EH13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK36', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EK58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EL4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EL6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EL8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EL13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EN8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EN13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EP14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER13', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER21', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER28', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER36', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER43', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER51', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'ER61', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EU8', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EU11', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EU56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EU58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV33', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV39', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV45', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EV59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EW61', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY3', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY4', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY6', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY9', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY20', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY33', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY39', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY45', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY52', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'EY59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FA7', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FA40', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB1', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB14', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB26', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB42', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB48', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB59', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FB61', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FC2', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FC55', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FC56', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FC58', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'FC60', 'GPIO': 'VSS', 'IO Type': 'GND'},\n",
       " {'CPU Ball Name': 'R9', 'GPIO': 'VIDSOUT', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'U9', 'GPIO': 'VIDSCK', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'W9', 'GPIO': 'VIDALERT#', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'ET21', 'GPIO': 'VDDEN', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BJ11', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'DJ6', 'GPIO': 'VCCST_PWRGD_SX', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'DJ8', 'GPIO': 'VCCST_PWRGD', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'DK4', 'GPIO': 'VCCST_OVERRIDE', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BJ12', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'FB45', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BL12', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EC38', 'GPIO': 'VCCRTC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB38', 'GPIO': 'VCCPRIM1P05_OUT_PCH', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE36', 'GPIO': 'VCCPRIM1P05_OUT_PCH', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DV41', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DW40', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB33', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC31', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC33', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE31', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DW20', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DW22', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DW27', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DW30', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY21', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY23', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY26', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY28', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY31', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB18', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB21', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB23', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB28', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC14', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC16', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC23', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC26', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE14', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE28', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EG14', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'FB33', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE33', 'GPIO': 'VCCPGPPR', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB41', 'GPIO': 'VCCPRIM_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY41', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DY42', 'GPIO': 'VCCPRIM_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB42', 'GPIO': 'VCCPDSW_3P3', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'FB52', 'GPIO': 'VCCLDOSTD_0P85', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AH30', 'GPIO': 'VSSINAUX_SENSE', 'IO Type': 'GND_SENSE'},\n",
       " {'CPU Ball Name': 'P1', 'GPIO': 'VCCIN_AUX_FLTR', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DH45', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DJ41', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DJ44', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DK40', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DK43', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DK45', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DL44', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DM1', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DM14', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DM43', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DP41', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DP42', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DR14', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DR40', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DT41', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DU14', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DU40', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DV2', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'ED2', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EL2', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'B3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'D3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'E1', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'F1', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'F3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'G3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'H4', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'J1', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'J3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'L1', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'L3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'N3', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AL20', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AL32', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN20', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN22', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN30', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN32', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN37', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP17', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP27', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP30', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP32', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP37', 'GPIO': 'VCCIN_AUX', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DA1', 'GPIO': 'VCCGT ', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP44', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CR45', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CT44', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CU43', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CU45', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CV4', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CV44', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW1', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW3', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW6', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW8', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW9', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW11', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW12', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CY4', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CY14', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CY44', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DA43', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DB45', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC1', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC3', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC4', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC6', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC8', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC9', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC11', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC12', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DC44', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DD1', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DD3', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DD14', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DD43', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DD45', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DE4', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DE6', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DE8', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DE9', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DE11', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DE12', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DF1', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DF3', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DF14', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DG4', 'GPIO': 'VCCGT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EA14', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'CM44', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AR14', 'GPIO': 'VCC1P05_OUT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AU14', 'GPIO': 'VCC1P05_OUT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE41', 'GPIO': 'VCCDSW_1P05', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'FB39', 'GPIO': 'VCCDPHY_1P24', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'J61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'R61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'V61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AD61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AG61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP41', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AP44', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AR43', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AR45', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AT44', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AU43', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AU45', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AV44', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AY61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BH61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BR61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CA61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CC44', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD43', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CE44', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF43', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF45', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CG44', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CH45', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CN61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CW61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'DF61', 'GPIO': 'VDD2', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CV3', 'GPIO': 'VSSGT_SENSE', 'IO Type': 'GND_SENSE'},\n",
       " {'CPU Ball Name': 'BA44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BB43', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BB45', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BC44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BD43', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BD45', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BE44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BH43', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BK43', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BK44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BL45', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BM44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BN11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BN12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BN45', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BP14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BR11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BR12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BT14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BT44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BU11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BU12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BU43', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BU45', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BV14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BV44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BW12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BW43', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BW45', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BY1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BY44', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CA1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CA3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CB12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CC3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CC14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD6', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD8', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD9', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CD12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CE1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CE3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CE4', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CE14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF6', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF8', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF9', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CF12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CG4', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CG14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CH1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CH3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK4', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK6', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK8', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK9', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CK12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CL1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CL3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CL14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CM4', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CM6', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CM8', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CM9', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CM11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CM12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CN1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CN3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CN14', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP1', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP3', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP4', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP6', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP8', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP9', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP11', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CP12', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CR4', 'GPIO': 'VCCCORE', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'CR14', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EJ14', 'GPIO': 'VCCA_CLKLDO_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EM14', 'GPIO': 'VCCA_CLKLDO_1P8', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BF14', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'CN43', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BA14', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BP44', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'E61', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'G61', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'H59', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AH44', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AJ45', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AK44', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AL45', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AM41', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AM44', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AN43', 'GPIO': 'VCC1P8_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AM15', 'GPIO': 'VCC_DISPIO ', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'V1', 'GPIO': 'VCC_MIPILP\\xa0 ', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EB36', 'GPIO': 'VCCPRIM1P05_OUT_PCH', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EC36', 'GPIO': 'VCCPRIM1P05_OUT_PCH', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'AT12', 'GPIO': 'VCC1P05_OUT', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EV3', 'GPIO': 'VCC1P05_OUT_FET', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EW1', 'GPIO': 'VCC1P05_OUT_FET', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EY1', 'GPIO': 'VCC1P05_OUT_FET', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EU1', 'GPIO': 'VCC1P05_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EU4', 'GPIO': 'VCC1P05_PROC', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'BK14', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BN43', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EF21', 'GPIO': 'VCC_VNNEXT_1P05', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EH21', 'GPIO': 'VCC_VNNEXT_1P05', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE18', 'GPIO': 'VCC_V1P05EXT_1P05', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'EE21', 'GPIO': 'VCC_V1P05EXT_1P05', 'IO Type': 'PWR'},\n",
       " {'CPU Ball Name': 'FC9', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'FC7', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EL18', 'GPIO': 'USB2P_9', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EN1', 'GPIO': 'USB2P_8', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'ER16', 'GPIO': 'USB2P_7', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EP4', 'GPIO': 'USB2P_6', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'FA15', 'GPIO': 'USB2P_5', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'ER5', 'GPIO': 'USB2P_4', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'ER18', 'GPIO': 'USB2P_3', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EH16', 'GPIO': 'USB2P_2', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EM5', 'GPIO': 'USB2P_10', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EL16', 'GPIO': 'USB2P_1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EN18', 'GPIO': 'USB2N_9', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EN3', 'GPIO': 'USB2N_8', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'ET16', 'GPIO': 'USB2N_7', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EP6', 'GPIO': 'USB2N_6', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'FC15', 'GPIO': 'USB2N_5', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'ER6', 'GPIO': 'USB2N_4', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'ET18', 'GPIO': 'USB2N_3', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EK16', 'GPIO': 'USB2N_2', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EM6', 'GPIO': 'USB2N_10', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EN16', 'GPIO': 'USB2N_1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EF18', 'GPIO': 'USB_VBUSSENSE', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'EC18', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EF16', 'GPIO': 'USB_ID', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'FB20', 'GPIO': 'USB2_COMP', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'DL8', 'GPIO': 'UFS_RESET#', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'AH32', 'GPIO': 'THERMTRIP#', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'CB11', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'CT3', 'GPIO': 'VCC_SENSE ', 'IO Type': 'PWR_SENSE '},\n",
       " {'CPU Ball Name': 'BW11', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'CT1', 'GPIO': 'VSS_SENSE', 'IO Type': 'GND_SENSE'},\n",
       " {'CPU Ball Name': 'EK18', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EH18', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AL3', 'GPIO': 'TC_RCOMP_P', 'IO Type': 'Analog'},\n",
       " {'CPU Ball Name': 'AM1', 'GPIO': 'TC_RCOMP_N', 'IO Type': 'Analog'},\n",
       " {'CPU Ball Name': 'BW8', 'GPIO': 'TCP3_TXRX_P1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BU8', 'GPIO': 'TCP3_TXRX_P0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BW6', 'GPIO': 'TCP3_TXRX_N1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BU6', 'GPIO': 'TCP3_TXRX_N0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BU3', 'GPIO': 'TCP3_TX_P1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BN3', 'GPIO': 'TCP3_TX_P0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BV3', 'GPIO': 'TCP3_TX_N1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BR3', 'GPIO': 'TCP3_TX_N0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BR1', 'GPIO': 'TCP3_AUX_P', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BU1', 'GPIO': 'TCP3_AUX_N', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BN8', 'GPIO': 'TCP2_TXRX_P1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BL8', 'GPIO': 'TCP2_TXRX_P0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BN6', 'GPIO': 'TCP2_TXRX_N1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BL6', 'GPIO': 'TCP2_TXRX_N0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BK3', 'GPIO': 'TCP2_TX_P1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BG3', 'GPIO': 'TCP2_TX_P0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BM3', 'GPIO': 'TCP2_TX_N1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BH3', 'GPIO': 'TCP2_TX_N0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BH1', 'GPIO': 'TCP2_AUX_P', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BK1', 'GPIO': 'TCP2_AUX_N', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AV8', 'GPIO': 'TCP1_TXRX_P1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AY8', 'GPIO': 'TCP1_TXRX_P0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AV6', 'GPIO': 'TCP1_TXRX_N1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AY6', 'GPIO': 'TCP1_TXRX_N0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AP3', 'GPIO': 'TCP1_TX_P1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'AU3', 'GPIO': 'TCP1_TX_P0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'AR3', 'GPIO': 'TCP1_TX_N1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'AW3', 'GPIO': 'TCP1_TX_N0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'AR1', 'GPIO': 'TCP1_AUX_P', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AU1', 'GPIO': 'TCP1_AUX_N', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BE8', 'GPIO': 'TCP0_TXRX_P1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BG8', 'GPIO': 'TCP0_TXRX_P0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BE6', 'GPIO': 'TCP0_TXRX_N1', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BG6', 'GPIO': 'TCP0_TXRX_N0', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'AY3', 'GPIO': 'TCP0_TX_P1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BD3', 'GPIO': 'TCP0_TX_P0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BB3', 'GPIO': 'TCP0_TX_N1', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'BE3', 'GPIO': 'TCP0_TX_N0', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'AY11', 'GPIO': 'RSVD_TP ', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AT9', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AP11', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AT11', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AP12', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AY12', 'GPIO': 'RSVD_2.2K_PD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BB1', 'GPIO': 'TCP0_AUX_P', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'BD1', 'GPIO': 'TCP0_AUX_N', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EK26', 'GPIO': 'SYS_RESET#', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'EK23', 'GPIO': 'SYS_PWROK', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'FB56', 'GPIO': 'SRTCRST#', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'EL53', 'GPIO': 'SPIVCCIOSEL', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'EF56', 'GPIO': 'SPI0_CS2#', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EF57', 'GPIO': 'SPI0_MOSI', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EF59', 'GPIO': 'SPI0_MISO', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EC59', 'GPIO': 'SPI0_IO3', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EC61', 'GPIO': 'SPI0_IO2', 'IO Type': 'I/O'},\n",
       " {'CPU Ball Name': 'EG58', 'GPIO': 'SPI0_CS1#', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EF61', 'GPIO': 'SPI0_CS0#', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EG56', 'GPIO': 'SPI0_CLK', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EH41', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EF33', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'EE46', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'DT42', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BG53', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'BG47', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AL40', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AL30', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AK40', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AK22', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AH20', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'AF27', 'GPIO': 'RSVD', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'FA53', 'GPIO': 'SNDW_RCOMP', 'IO Type': 'Analog'},\n",
       " {'CPU Ball Name': 'FC53', 'GPIO': 'SNDW_RCOMP', 'IO Type': 'Analog'},\n",
       " {'CPU Ball Name': 'EN53', 'GPIO': 'SLP_SUS#', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EK53', 'GPIO': 'SLP_LAN#', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'AK35', 'GPIO': 'SKTOCC#', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'FB4', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'FC4', 'GPIO': 'RSVD_TP', 'IO Type': nan},\n",
       " {'CPU Ball Name': 'FA55', 'GPIO': 'RTCRST#', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'EV58', 'GPIO': 'RTCX2', 'IO Type': 'O'},\n",
       " {'CPU Ball Name': 'EV56', 'GPIO': 'RTCX1', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'EH53', 'GPIO': 'RSMRST#', 'IO Type': 'I'},\n",
       " {'CPU Ball Name': 'AK32', 'GPIO': 'PROCHOT#', 'IO Type': 'I/O'},\n",
       " ...]"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "dfFunction = pd.DataFrame(function)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>CPU Ball Name</th>\n",
       "      <th>GPIO</th>\n",
       "      <th>IO Type</th>\n",
       "      <th>Native Function 1</th>\n",
       "      <th>Native Function 2</th>\n",
       "      <th>Native Function 3</th>\n",
       "      <th>Native Function 4</th>\n",
       "      <th>Native Function 5</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>EV6</td>\n",
       "      <td>XTAL_OUT</td>\n",
       "      <td>O</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>EV8</td>\n",
       "      <td>XTAL_IN</td>\n",
       "      <td>I</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>ET51</td>\n",
       "      <td>WAKE#</td>\n",
       "      <td>IOD</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>AF30</td>\n",
       "      <td>VCCINAUX_SENSE</td>\n",
       "      <td>PWR_SENSE</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>DA3</td>\n",
       "      <td>VCCGT</td>\n",
       "      <td>PWR</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1746</th>\n",
       "      <td>D61</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1747</th>\n",
       "      <td>A58</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1748</th>\n",
       "      <td>B59</td>\n",
       "      <td>RSVD_TP</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1749</th>\n",
       "      <td>A56</td>\n",
       "      <td>DDR_COMP</td>\n",
       "      <td>Analog</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1750</th>\n",
       "      <td>B56</td>\n",
       "      <td>DDR_COMP</td>\n",
       "      <td>Analog</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1751 rows × 8 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "     CPU Ball Name            GPIO    IO Type Native Function 1  \\\n",
       "0              EV6        XTAL_OUT          O               NaN   \n",
       "1              EV8         XTAL_IN          I               NaN   \n",
       "2             ET51           WAKE#        IOD               NaN   \n",
       "3             AF30  VCCINAUX_SENSE  PWR_SENSE               NaN   \n",
       "4              DA3          VCCGT         PWR               NaN   \n",
       "...            ...             ...        ...               ...   \n",
       "1746           D61         RSVD_TP        NaN               NaN   \n",
       "1747           A58         RSVD_TP        NaN               NaN   \n",
       "1748           B59         RSVD_TP        NaN               NaN   \n",
       "1749           A56        DDR_COMP     Analog               NaN   \n",
       "1750           B56        DDR_COMP     Analog               NaN   \n",
       "\n",
       "     Native Function 2 Native Function 3 Native Function 4 Native Function 5  \n",
       "0                  NaN               NaN               NaN               NaN  \n",
       "1                  NaN               NaN               NaN               NaN  \n",
       "2                  NaN               NaN               NaN               NaN  \n",
       "3                  NaN               NaN               NaN               NaN  \n",
       "4                  NaN               NaN               NaN               NaN  \n",
       "...                ...               ...               ...               ...  \n",
       "1746               NaN               NaN               NaN               NaN  \n",
       "1747               NaN               NaN               NaN               NaN  \n",
       "1748               NaN               NaN               NaN               NaN  \n",
       "1749               NaN               NaN               NaN               NaN  \n",
       "1750               NaN               NaN               NaN               NaN  \n",
       "\n",
       "[1751 rows x 8 columns]"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dfFunction"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "ename": "KeyError",
     "evalue": "'[5] not found in axis'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-17-2902909abbc2>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m\u001b[0m\n\u001b[1;32m----> 1\u001b[1;33m \u001b[0mdata1\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mdrop\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;36m5\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0maxis\u001b[0m\u001b[1;33m=\u001b[0m\u001b[1;36m1\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0minplace\u001b[0m\u001b[1;33m=\u001b[0m\u001b[1;32mTrue\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;32mc:\\users\\ali\\appdata\\local\\programs\\python\\python38-32\\lib\\site-packages\\pandas\\core\\frame.py\u001b[0m in \u001b[0;36mdrop\u001b[1;34m(self, labels, axis, index, columns, level, inplace, errors)\u001b[0m\n\u001b[0;32m   3988\u001b[0m                 \u001b[0mweight\u001b[0m  \u001b[1;36m1.0\u001b[0m     \u001b[1;36m0.8\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   3989\u001b[0m         \"\"\"\n\u001b[1;32m-> 3990\u001b[1;33m         return super().drop(\n\u001b[0m\u001b[0;32m   3991\u001b[0m             \u001b[0mlabels\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0mlabels\u001b[0m\u001b[1;33m,\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   3992\u001b[0m             \u001b[0maxis\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0maxis\u001b[0m\u001b[1;33m,\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\users\\ali\\appdata\\local\\programs\\python\\python38-32\\lib\\site-packages\\pandas\\core\\generic.py\u001b[0m in \u001b[0;36mdrop\u001b[1;34m(self, labels, axis, index, columns, level, inplace, errors)\u001b[0m\n\u001b[0;32m   3934\u001b[0m         \u001b[1;32mfor\u001b[0m \u001b[0maxis\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mlabels\u001b[0m \u001b[1;32min\u001b[0m \u001b[0maxes\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mitems\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   3935\u001b[0m             \u001b[1;32mif\u001b[0m \u001b[0mlabels\u001b[0m \u001b[1;32mis\u001b[0m \u001b[1;32mnot\u001b[0m \u001b[1;32mNone\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m-> 3936\u001b[1;33m                 \u001b[0mobj\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mobj\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0m_drop_axis\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mlabels\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0maxis\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mlevel\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0mlevel\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0merrors\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0merrors\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m   3937\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   3938\u001b[0m         \u001b[1;32mif\u001b[0m \u001b[0minplace\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\users\\ali\\appdata\\local\\programs\\python\\python38-32\\lib\\site-packages\\pandas\\core\\generic.py\u001b[0m in \u001b[0;36m_drop_axis\u001b[1;34m(self, labels, axis, level, errors)\u001b[0m\n\u001b[0;32m   3968\u001b[0m                 \u001b[0mnew_axis\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0maxis\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mdrop\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mlabels\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mlevel\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0mlevel\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0merrors\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0merrors\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   3969\u001b[0m             \u001b[1;32melse\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m-> 3970\u001b[1;33m                 \u001b[0mnew_axis\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0maxis\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mdrop\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mlabels\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0merrors\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0merrors\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m   3971\u001b[0m             \u001b[0mresult\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mreindex\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m**\u001b[0m\u001b[1;33m{\u001b[0m\u001b[0maxis_name\u001b[0m\u001b[1;33m:\u001b[0m \u001b[0mnew_axis\u001b[0m\u001b[1;33m}\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   3972\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\users\\ali\\appdata\\local\\programs\\python\\python38-32\\lib\\site-packages\\pandas\\core\\indexes\\base.py\u001b[0m in \u001b[0;36mdrop\u001b[1;34m(self, labels, errors)\u001b[0m\n\u001b[0;32m   5016\u001b[0m         \u001b[1;32mif\u001b[0m \u001b[0mmask\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0many\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   5017\u001b[0m             \u001b[1;32mif\u001b[0m \u001b[0merrors\u001b[0m \u001b[1;33m!=\u001b[0m \u001b[1;34m\"ignore\"\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m-> 5018\u001b[1;33m                 \u001b[1;32mraise\u001b[0m \u001b[0mKeyError\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;34mf\"{labels[mask]} not found in axis\"\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m   5019\u001b[0m             \u001b[0mindexer\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mindexer\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;33m~\u001b[0m\u001b[0mmask\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m   5020\u001b[0m         \u001b[1;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mdelete\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mindexer\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;31mKeyError\u001b[0m: '[5] not found in axis'"
     ]
    }
   ],
   "source": [
    "data1.drop(5, axis=1, inplace=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "elsxPath = f'GPIO result2.xlsx'\n",
    "write = pd.ExcelWriter(elsxPath)\n",
    "\n",
    "# save_excel(write, dfFunction, \"dfFunction\")\n",
    "dfFunction.to_excel(write, sheet_name=f'dfFunction', index=False)\n",
    "\n",
    "write.save()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
