
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061481                       # Number of seconds simulated
sim_ticks                                 61480729500                       # Number of ticks simulated
final_tick                               1716866656000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78926                       # Simulator instruction rate (inst/s)
host_op_rate                                   149397                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48524495                       # Simulator tick rate (ticks/s)
host_mem_usage                                2280900                       # Number of bytes of host memory used
host_seconds                                  1267.00                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     189286738                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            109376                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           3199232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3308608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       109376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          109376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2008640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2008640                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1709                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              49988                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51697                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           31385                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                31385                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1779029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             52036338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53815367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1779029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1779029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32671050                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32671050                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32671050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1779029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            52036338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86486417                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          47643                       # number of replacements
system.l2.tagsinuse                       3907.477340                       # Cycle average of tags in use
system.l2.total_refs                           658004                       # Total number of references to valid blocks.
system.l2.sampled_refs                          51671                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.734493                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           551.960843                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             265.780662                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3089.735835                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.134756                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.064888                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.754330                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.953974                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               195324                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               217207                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  412531                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           251029                       # number of Writeback hits
system.l2.Writeback_hits::total                251029                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             128055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128055                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                195324                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                345262                       # number of demand (read+write) hits
system.l2.demand_hits::total                   540586                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               195324                       # number of overall hits
system.l2.overall_hits::cpu.data               345262                       # number of overall hits
system.l2.overall_hits::total                  540586                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1709                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              46447                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 48156                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3541                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1709                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               49988                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51697                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1709                       # number of overall misses
system.l2.overall_misses::cpu.data              49988                       # number of overall misses
system.l2.overall_misses::total                 51697                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     90920500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2462111000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2553031500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    185496000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     185496000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      90920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2647607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2738527500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     90920500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2647607000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2738527500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           197033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           263654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              460687                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       251029                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            251029                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         131596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131596                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            197033                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            395250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               592283                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           197033                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           395250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              592283                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.008674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.176166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.104531                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.026908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026908                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.008674                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.126472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087284                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.008674                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.126472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087284                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53200.994734                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53009.042565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53015.854722                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52385.201920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52385.201920                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53200.994734                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52964.851564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52972.657988                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53200.994734                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52964.851564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52972.657988                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                31385                       # number of writebacks
system.l2.writebacks::total                     31385                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1709                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         46447                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            48156                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3541                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          49988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51697                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         49988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51697                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     70055500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   1893665500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1963721000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    142233500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142233500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     70055500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2035899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2105954500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     70055500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2035899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2105954500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.008674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.176166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.104531                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.026908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026908                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.008674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.126472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087284                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.008674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.126472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087284                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40992.100644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40770.458803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40778.324612                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40167.608020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40167.608020                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40992.100644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40727.754661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40736.493414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40992.100644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40727.754661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40736.493414                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                31992201                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31992201                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2762299                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17421130                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16420384                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.255562                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        122961462                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           26427913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      139131118                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    31992201                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16420384                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      76895962                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15201282                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                4617049                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                  21620031                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                538283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          120376589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.183136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.849059                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 44727817     37.16%     37.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6533310      5.43%     42.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7145365      5.94%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5905990      4.91%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 56064107     46.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            120376589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.260181                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.131502                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30097940                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4275803                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  73270643                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                296527                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               12435661                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              255381868                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               12435661                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 32419218                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3410984                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            201                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  71080219                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1030291                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              248171029                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                774848                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                 29972                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           300162202                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             574981264                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        574979666                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1598                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             228483511                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 71678663                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 13                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2029890                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             29983960                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11332132                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            450348                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           314688                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  234159381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 218600442                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3297580                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        43662593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     55823814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     120376589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.815971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.398489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            35724290     29.68%     29.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12081002     10.04%     39.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22769835     18.92%     58.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            38226078     31.76%     90.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11575384      9.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       120376589                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11358457    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   106      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            882536      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179083593     81.92%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 514      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28063958     12.84%     95.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10569841      4.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              218600442                       # Type of FU issued
system.cpu.iq.rate                           1.777796                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11358563                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.051960                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          572232357                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         277824523                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    213963198                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1256                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                966                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          465                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              229075792                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     677                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           622534                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5601738                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8841                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3471                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1706140                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               12435661                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   30926                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    62                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           234159433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            382751                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              29983960                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11332132                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 52                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3471                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1684826                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1325471                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3010297                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             215339594                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              27379979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3260845                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37667782                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25124984                       # Number of branches executed
system.cpu.iew.exec_stores                   10287803                       # Number of stores executed
system.cpu.iew.exec_rate                     1.751277                       # Inst execution rate
system.cpu.iew.wb_sent                      214690060                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     213963663                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 162851202                       # num instructions producing a value
system.cpu.iew.wb_consumers                 228068709                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.740087                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.714044                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        44872677                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2762299                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    107940928                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.753614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.658878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     39666654     36.75%     36.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17649918     16.35%     53.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8680264      8.04%     61.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13500076     12.51%     73.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28444016     26.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    107940928                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              189286738                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       34008210                       # Number of memory references committed
system.cpu.commit.loads                      24382219                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23279900                       # Number of branches committed
system.cpu.commit.fp_insts                        450                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 188957554                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28444016                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    313656327                       # The number of ROB reads
system.cpu.rob.rob_writes                   480804628                       # The number of ROB writes
system.cpu.timesIdled                          112132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2584873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     189286738                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.229615                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.229615                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.813263                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.813263                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                393965975                       # number of integer regfile reads
system.cpu.int_regfile_writes               259391817                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      377                       # number of floating regfile writes
system.cpu.misc_regfile_reads                94990335                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 196535                       # number of replacements
system.cpu.icache.tagsinuse                482.975738                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21416358                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 197033                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 108.694269                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     482.975738                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.943312                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.943312                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21416358                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21416358                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21416358                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21416358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21416358                       # number of overall hits
system.cpu.icache.overall_hits::total        21416358                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       203673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        203673                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       203673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         203673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       203673                       # number of overall misses
system.cpu.icache.overall_misses::total        203673                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2684557500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2684557500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2684557500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2684557500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2684557500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2684557500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21620031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21620031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21620031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21620031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21620031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21620031                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009421                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009421                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13180.723513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13180.723513                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13180.723513                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13180.723513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13180.723513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13180.723513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6640                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6640                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6640                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       197033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       197033                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       197033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       197033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       197033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       197033                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2245184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2245184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2245184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2245184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2245184000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2245184000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009113                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11394.964295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11394.964295                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11394.964295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11394.964295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11394.964295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11394.964295                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 394738                       # number of replacements
system.cpu.dcache.tagsinuse                510.825286                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35869700                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 395250                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  90.751929                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1656891266000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     510.825286                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997706                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997706                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26375483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26375483                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9494217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9494217                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35869700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35869700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35869700                       # number of overall hits
system.cpu.dcache.overall_hits::total        35869700                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       376173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        376173                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       131774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131774                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       507947                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         507947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       507947                       # number of overall misses
system.cpu.dcache.overall_misses::total        507947                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7990111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7990111500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1865410499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1865410499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9855521999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9855521999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9855521999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9855521999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26751656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26751656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36377647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36377647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36377647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36377647                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014062                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013689                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013963                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21240.523642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21240.523642                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14156.134738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14156.134738                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19402.658149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19402.658149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19402.658149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19402.658149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               509                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.166994                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       251029                       # number of writebacks
system.cpu.dcache.writebacks::total            251029                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       112514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       112514                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       112697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       112697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112697                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       263659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       263659                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       131591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131591                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       395250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       395250                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       395250                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4910757500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4910757500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1600861999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1600861999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6511619499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6511619499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6511619499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6511619499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010865                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18625.411990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18625.411990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12165.436838                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12165.436838                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16474.685639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16474.685639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16474.685639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16474.685639                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
