Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.38 secs
 
--> Reading design: usart_receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usart_receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usart_receiver"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : usart_receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Reg_4bit.vf" in library work
Compiling verilog file "Add_sub_4bit.vf" in library work
Module <Reg_4bit> compiled
Compiling verilog file "SIPO_reg.vf" in library work
Module <Add_sub_4bit> compiled
Compiling verilog file "Parity_gen.vf" in library work
Module <SIPO_reg> compiled
Compiling verilog file "outputreg_at_end_ofinput.vf" in library work
Module <Parity_gen> compiled
Compiling verilog file "nin_counter.vf" in library work
Module <outputreg_at_end_ofinput> compiled
Module <Reg_4bit_MUSER_nin_counter> compiled
Module <Add_sub_4bit_MUSER_nin_counter> compiled
Compiling verilog file "Digital_Filter.vf" in library work
Module <nin_counter> compiled
Module <FJKC_MXILINX_Digital_Filter> compiled
Compiling verilog file "usart_receiver.vf" in library work
Module <Digital_Filter> compiled
Module <FJKC_MXILINX_usart_receiver> compiled
Module <Digital_Filter_MUSER_usart_receiver> compiled
Module <outputreg_at_end_ofinput_MUSER_usart_receiver> compiled
Module <Reg_4bit_MUSER_usart_receiver> compiled
Module <Add_sub_4bit_MUSER_usart_receiver> compiled
Module <nin_counter_MUSER_usart_receiver> compiled
Module <SIPO_reg_MUSER_usart_receiver> compiled
Module <Parity_gen_MUSER_usart_receiver> compiled
Module <usart_receiver> compiled
No errors in compilation
Analysis of file <"usart_receiver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <usart_receiver> in library <work>.

Analyzing hierarchy for module <Parity_gen_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <SIPO_reg_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <nin_counter_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <outputreg_at_end_ofinput_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <Digital_Filter_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <Add_sub_4bit_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <Reg_4bit_MUSER_usart_receiver> in library <work>.

Analyzing hierarchy for module <FJKC_MXILINX_usart_receiver> in library <work> with parameters.
	INIT = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <usart_receiver>.
Module <usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_65> in unit <usart_receiver>.
Analyzing module <Parity_gen_MUSER_usart_receiver> in library <work>.
Module <Parity_gen_MUSER_usart_receiver> is correct for synthesis.
 
Analyzing module <SIPO_reg_MUSER_usart_receiver> in library <work>.
Module <SIPO_reg_MUSER_usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <SIPO_reg_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <SIPO_reg_MUSER_usart_receiver>.
Analyzing module <nin_counter_MUSER_usart_receiver> in library <work>.
Module <nin_counter_MUSER_usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <nin_counter_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_51> in unit <nin_counter_MUSER_usart_receiver>.
Analyzing module <Add_sub_4bit_MUSER_usart_receiver> in library <work>.
Module <Add_sub_4bit_MUSER_usart_receiver> is correct for synthesis.
 
Analyzing module <Reg_4bit_MUSER_usart_receiver> in library <work>.
Module <Reg_4bit_MUSER_usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <Reg_4bit_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <Reg_4bit_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <Reg_4bit_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <Reg_4bit_MUSER_usart_receiver>.
Analyzing module <outputreg_at_end_ofinput_MUSER_usart_receiver> in library <work>.
Module <outputreg_at_end_ofinput_MUSER_usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
Analyzing module <Digital_Filter_MUSER_usart_receiver> in library <work>.
Module <Digital_Filter_MUSER_usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Digital_Filter_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Digital_Filter_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Digital_Filter_MUSER_usart_receiver>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Digital_Filter_MUSER_usart_receiver>.
    Set user-defined property "HU_SET =  XLXI_11_2" for instance <XLXI_11> in unit <Digital_Filter_MUSER_usart_receiver>.
Analyzing module <FJKC_MXILINX_usart_receiver> in library <work>.
	INIT = 1'b0
Module <FJKC_MXILINX_usart_receiver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_usart_receiver>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_usart_receiver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Parity_gen_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <Parity_gen_MUSER_usart_receiver> synthesized.


Synthesizing Unit <SIPO_reg_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <SIPO_reg_MUSER_usart_receiver> synthesized.


Synthesizing Unit <outputreg_at_end_ofinput_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <outputreg_at_end_ofinput_MUSER_usart_receiver> synthesized.


Synthesizing Unit <Add_sub_4bit_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <Add_sub_4bit_MUSER_usart_receiver> synthesized.


Synthesizing Unit <Reg_4bit_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <Reg_4bit_MUSER_usart_receiver> synthesized.


Synthesizing Unit <FJKC_MXILINX_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <FJKC_MXILINX_usart_receiver> synthesized.


Synthesizing Unit <nin_counter_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <nin_counter_MUSER_usart_receiver> synthesized.


Synthesizing Unit <Digital_Filter_MUSER_usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <Digital_Filter_MUSER_usart_receiver> synthesized.


Synthesizing Unit <usart_receiver>.
    Related source file is "usart_receiver.vf".
Unit <usart_receiver> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <usart_receiver> ...

Optimizing unit <SIPO_reg_MUSER_usart_receiver> ...

Optimizing unit <outputreg_at_end_ofinput_MUSER_usart_receiver> ...

Optimizing unit <Add_sub_4bit_MUSER_usart_receiver> ...

Optimizing unit <FJKC_MXILINX_usart_receiver> ...

Optimizing unit <nin_counter_MUSER_usart_receiver> ...

Optimizing unit <Digital_Filter_MUSER_usart_receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usart_receiver, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : usart_receiver.ngr
Top Level Output File Name         : usart_receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 40
#      AND2                        : 3
#      AND2B1                      : 1
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 10
#      OR3                         : 1
#      VCC                         : 1
#      XOR2                        : 19
# FlipFlops/Latches                : 30
#      FD                          : 7
#      FDC                         : 1
#      FDCE                        : 12
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9
# Logical                          : 2
#      NAND4                       : 1
#      NOR2                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       13  out of   2448     0%  
 Number of Slice Flip Flops:             21  out of   4896     0%  
 Number of 4 input LUTs:                 10  out of   4896     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     92    13%  
    IOB Flip Flops:                       9
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
dec(XLXI_57/XLXI_45:O)             | NONE(*)(XLXI_65)       | 9     |
CLK_Baud                           | BUFGP                  | 16    |
CLK_Sys                            | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------+-------+
Control Signal                     | Buffer(FF name)              | Load  |
-----------------------------------+------------------------------+-------+
XLXN_144(XLXI_60:G)                | NONE(XLXI_59/XLXI_12)        | 9     |
XLXI_57/cllr(XLXI_57/XLXI_53:O)    | NONE(XLXI_57/XLXI_49/XLXI_11)| 4     |
-----------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.124ns (Maximum Frequency: 163.285MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_Baud'
  Clock period: 6.124ns (frequency: 163.285MHz)
  Total number of paths / destination ports: 80 / 29
-------------------------------------------------------------------------
Delay:               6.124ns (Levels of Logic = 5)
  Source:            XLXI_57/XLXI_49/XLXI_14 (FF)
  Destination:       XLXI_57/XLXI_49/XLXI_11 (FF)
  Source Clock:      CLK_Baud rising
  Destination Clock: CLK_Baud rising

  Data Path: XLXI_57/XLXI_49/XLXI_14 to XLXI_57/XLXI_49/XLXI_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.380  XLXI_57/XLXI_49/XLXI_14 (XLXI_57/XLXN_109)
     XOR2:I1->O            3   0.612   0.451  XLXI_57/XLXI_3/XLXI_9 (XLXI_57/XLXI_3/XLXN_52)
     AND2:I1->O            2   0.612   0.380  XLXI_57/XLXI_3/XLXI_35 (XLXI_57/XLXI_3/XLXN_55)
     AND2:I1->O            1   0.612   0.357  XLXI_57/XLXI_3/XLXI_34 (XLXI_57/XLXI_3/XLXN_57)
     XOR2:I1->O            1   0.612   0.357  XLXI_57/XLXI_3/XLXI_15 (XLXI_57/XLXI_3/XLXN_66)
     XOR2:I1->O            1   0.612   0.357  XLXI_57/XLXI_3/XLXI_41 (XLXI_57/XLXN_114)
     FDCE:D                    0.268          XLXI_57/XLXI_49/XLXI_11
    ----------------------------------------
    Total                      6.124ns (3.842ns logic, 2.282ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_Sys'
  Clock period: 5.204ns (frequency: 192.171MHz)
  Total number of paths / destination ports: 29 / 4
-------------------------------------------------------------------------
Delay:               5.204ns (Levels of Logic = 5)
  Source:            XLXI_64/XLXI_1 (FF)
  Destination:       XLXI_64/XLXI_11/I_36_32 (FF)
  Source Clock:      CLK_Sys rising
  Destination Clock: CLK_Sys rising

  Data Path: XLXI_64/XLXI_1 to XLXI_64/XLXI_11/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.451  XLXI_64/XLXI_1 (XLXI_64/XLXN_18)
     INV:I->O              1   0.612   0.357  XLXI_64/XLXI_5 (XLXI_64/XLXN_14)
     AND4:I0->O            3   0.612   0.451  XLXI_64/XLXI_10 (XLXI_64/XLXN_27)
     begin scope: 'XLXI_64/XLXI_11'
     AND3B2:I1->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.204ns (3.230ns logic, 1.974ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_Sys'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            Serial_input (PAD)
  Destination:       XLXI_64/XLXI_1 (FF)
  Destination Clock: CLK_Sys rising

  Data Path: Serial_input to XLXI_64/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  Serial_input_IBUF (Serial_input_IBUF)
     FD:D                      0.268          XLXI_64/XLXI_1
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            XLXI_65 (FF)
  Destination:       Parity_ERR (PAD)
  Source Clock:      dec rising

  Data Path: XLXI_65 to Parity_ERR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  XLXI_65 (Parity_ERR_OBUF)
     OBUF:I->O                 3.169          Parity_ERR_OBUF (Parity_ERR)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.53 secs
 
--> 

Total memory usage is 334052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

