# Loading project projectArch
# Compile of controlUnit.vhd was successful.
# Compile of irControlSigs.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
vsim work.forwardingunit
# vsim 
# Start time: 12:08:12 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.my_dff(a_my_dff)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.mux2_1(mux2_1_a)
quit -sim
vsim work.intcircuit
# vsim 
# Start time: 16:44:23 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
quit -sim
# Compile of forwardingUnit.vhd failed with 1 errors.
# Compile of forwardDetect.vhd failed with 5 errors.
# Compile of forwardingUnit.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# 3 compiles, 3 failed with 7 errors.
# Compile of forwardDetect.vhd failed with 5 errors.
# Compile of forwardingUnit.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 3 compiles, 2 failed with 6 errors.
# Compile of forwardDetect.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
vsim work.forwardingunit
# vsim 
# Start time: 17:39:43 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.my_dff(a_my_dff)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.mux2_1(mux2_1_a)
quit -sim
# Compile of Fetch_module.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of circuitINT.vhd was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of forwardingUnit.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of Decode.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of forwardingUnit.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of forwardingUnit.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of forwardingUnit.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 20:31:52 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
quit -sim
# Compile of alu_integ.vhd was successful.
# Compile of alu_partA.vhd was successful with warnings.
# Compile of alu_partB.vhd was successful.
# Compile of alu_partC.vhd was successful.
# Compile of alu_partMul.vhd was successful.
# Compile of alu_with_flags.vhd was successful.
# Compile of circuitRT.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of comparing.vhd was successful.
# Compile of controlUnit.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder_8.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of execute_module.vhd was successful.
# Compile of Fetch_module.vhd was successful.
# Compile of forwardDetect.vhd was successful.
# Compile of forwardingUnit.vhd was successful.
# Compile of irControlSigs.vhd was successful.
# Compile of jmpOffset.vhd was successful.
# Compile of Memory_module.vhd was successful.
# Compile of mux2_1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of mux_2x1_1-bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of pipeline.vhd was successful.
# Compile of R_Type.vhd was successful.
# Compile of R_type_component.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of register2.vhd was successful.
# Compile of register_falling.vhd was successful.
# Compile of register_rising.vhd was successful.
# Compile of sp_reg.vhd was successful.
# Compile of tristateBuff.vhd was successful.
# Compile of WB.vhd was successful.
# Compile of counterINT.vhd was successful.
# Compile of circuitINT.vhd was successful.
# 38 compiles, 0 failed with no errors.
vsim work.pipeline
# vsim 
# Start time: 20:33:40 on Apr 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
