1. Executing Verilog-2005 frontend: /home/ayush/OpenRoad/flow/designs/src/rvmyth/RV_CPU.v
2. Executing Verilog-2005 frontend: /home/ayush/OpenRoad/flow/designs/src/rvmyth/include/clk_gate.v
3. Executing Liberty frontend: ./objects/sky130hd/rvmyth/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
4. Executing Verilog-2005 frontend: /home/ayush/OpenRoad/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/rvmyth/base/clock_period.txt
5. Executing HIERARCHY pass (managing design hierarchy).
6. Executing AST frontend in derive mode using pre-parsed AST for module `\RV_CPU'.
Warning: Replacing memory \CPU_Xreg_value_a5 with list of registers. See /home/ayush/OpenRoad/flow/designs/src/rvmyth/include/RV_CPU_gen.v:713
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See /home/ayush/OpenRoad/flow/designs/src/rvmyth/include/RV_CPU_gen.v:712
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See /home/ayush/OpenRoad/flow/designs/src/rvmyth/include/RV_CPU_gen.v:703
6.1. Analyzing design hierarchy..
6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_gate'.
6.3. Analyzing design hierarchy..
6.4. Analyzing design hierarchy..
7. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module RV_CPU because it contains processes (run 'proc' command first).
8. Executing RTLIL backend.
Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 636c4863ad, CPU: user 0.11s system 0.02s, MEM: 41.62 MB peak
Yosys 0.47 (git sha1 647d61dd9, clang++ 18.1.3 -fPIC -O3)
Time spent: 68% 2x read_liberty (0 sec), 24% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.16[h:]min:sec. CPU time: user 0.14 sys 0.02 (99%). Peak memory: 43776KB.
