{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530226546771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uPD EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"uPD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530226546818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530226546928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530226546928 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1530226547021 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1530226547021 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530226547146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530226547162 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530226547490 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530226547490 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530226547490 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530226547490 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4060 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226547490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4062 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226547490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4064 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226547490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4066 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226547490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4068 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226547490 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530226547490 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530226547490 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530226547506 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 58 " "No exact pin location assignment(s) for 11 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[15\] " "Pin i_CHOICE\[15\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[15] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[14\] " "Pin i_CHOICE\[14\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[14] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[13\] " "Pin i_CHOICE\[13\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[13] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[12\] " "Pin i_CHOICE\[12\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[12] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[11\] " "Pin i_CHOICE\[11\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[11] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[10\] " "Pin i_CHOICE\[10\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[10] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[9\] " "Pin i_CHOICE\[9\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[9] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[8\] " "Pin i_CHOICE\[8\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[8] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[7\] " "Pin i_CHOICE\[7\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[7] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[6\] " "Pin i_CHOICE\[6\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[6] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[5\] " "Pin i_CHOICE\[5\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[5] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226548724 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1530226548724 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "TimeQuest Timing Analyzer is analyzing 112 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1530226549209 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uPD.sdc " "Synopsys Design Constraints File file not found: 'uPD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530226549209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530226549209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530226549209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530226549240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530226549240 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530226549240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 92 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal1~1  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 41 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1536 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal2~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 43 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1481 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal3~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 45 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal4~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 47 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal5~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 49 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal6~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 51 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|o_Y0\[15\]~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|o_Y0\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_RST~0  " "Automatically promoted node w_RST~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[12\] " "Destination node ROM:U_MEM\|o_DOUT\[12\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[13\] " "Destination node ROM:U_MEM\|o_DOUT\[13\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[11\] " "Destination node ROM:U_MEM\|o_DOUT\[11\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[14\] " "Destination node ROM:U_MEM\|o_DOUT\[14\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[15\] " "Destination node ROM:U_MEM\|o_DOUT\[15\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[1\] " "Destination node ROM:U_MEM\|o_DOUT\[1\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[0\] " "Destination node ROM:U_MEM\|o_DOUT\[0\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[2\] " "Destination node ROM:U_MEM\|o_DOUT\[2\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[9\] " "Destination node ROM:U_MEM\|o_DOUT\[9\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[10\] " "Destination node ROM:U_MEM\|o_DOUT\[10\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226549334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530226549334 ""}  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 134 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_RST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226549334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530226549990 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530226550005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530226550787 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530226550787 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530226550787 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 11 0 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 11 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530226550802 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530226550802 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530226550802 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 22 11 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226550802 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530226550802 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530226550802 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226550927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530226552958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226553818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530226553849 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530226557067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226557067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530226557880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530226560895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530226560895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226563827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530226563827 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530226563827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.48 " "Total time spent on timing analysis during the Fitter is 2.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530226563905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530226563983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530226564717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530226564858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530226565295 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226566186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/output_files/uPD.fit.smsg " "Generated suppressed messages file C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/output_files/uPD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530226567592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530226569092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 19:56:09 2018 " "Processing ended: Thu Jun 28 19:56:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530226569092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530226569092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530226569092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530226569092 ""}
