// Declare input and output ports
module multiplexer (
  input [3:0] selector,
  input [3:0] in1,
  input [3:0] in2,
  input [3:0] in3,
  input [3:0] in4,
  output reg [3:0] out
);

// Define multiplexer logic
always @ (*) begin
  case (selector)
    4'b0000: out = in1; // Output the first input
    4'b0001: out = in2; // Output the second input
    4'b0010: out = in3; // Output the third input
    4'b0011: out = in4; // Output the fourth input
    // More cases can be added as needed
    default: out = 4'b0000; // Default output if selector is invalid
  endcase
end

// End module declaration
endmodule