##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 61.55 MHz  | Target: 6.00 MHz   | 
Clock: Clock_2       | Frequency: 69.90 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        166667           150421      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_1        41666.7          27360       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        41666.7          30719       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
P1_Clock(0)_PAD  19245         Clock_2:R         
P1_Latch(0)_PAD  18025         Clock_2:R         
P2_Clock(0)_PAD  17088         Clock_2:R         
P2_Latch(0)_PAD  19320         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P1_D0(0)_PAD  31450         Clock_2:R         
P1_D1(0)_PAD  30853         Clock_2:R         
P1_D2(0)_PAD  32949         Clock_2:R         
P2_D0(0)_PAD  32212         Clock_2:R         
P2_D1(0)_PAD  31452         Clock_2:R         
P2_D2(0)_PAD  30231         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 61.55 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 150421p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3386   6886  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  12016  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  12016  150421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 69.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10077
-------------------------------------   ----- 
End-of-path arrival time (ps)           10077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell15     1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   3697   4947  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  10077  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  10077  27360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 30719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell19    1250   1250  30719  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   7598   8848  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10077
-------------------------------------   ----- 
End-of-path arrival time (ps)           10077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell15     1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   3697   4947  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  10077  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  10077  27360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 150421p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3386   6886  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  12016  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  12016  150421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10077
-------------------------------------   ----- 
End-of-path arrival time (ps)           10077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell15     1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   3697   4947  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  10077  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  10077  27360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell30      1250   1250  27819  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3238   4488  27819  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130   9618  27819  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0   9618  27819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell15     1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   3697   4947  30660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell15     1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   3696   4946  30660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 30719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell19    1250   1250  30719  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   7598   8848  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:StsReg\/clk_en
Capture Clock  : \P1_RegD2:bSR:StsReg\/clock
Path slack     : 30719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                    macrocell19    1250   1250  30719  RISE       1
\P1_RegD2:bSR:StsReg\/clk_en  statusicell4   7598   8848  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:StsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 30719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell19     1250   1250  30719  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell8   7598   8848  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 30723p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell19     1250   1250  30719  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   7594   8844  30723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell30      1250   1250  27819  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3238   4488  31119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell30      1250   1250  27819  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   3238   4488  31119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  31642  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2804   4014  31642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   1210  31642  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2804   4014  31642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell14      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  31653  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell7   2794   4004  31653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   1210  31653  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell16   2794   4004  31653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell16      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   1210  31659  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell9   2788   3998  31659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  31642  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2783   3993  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1210   1210  31659  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell10   2783   3993  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   1210  31642  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2783   3993  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  31653  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell8   2768   3978  31678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   1210  31653  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell15   2768   3978  31678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  31746  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell6   2700   3910  31746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31771p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  31746  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell5   2676   3886  31771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : Net_2504/main_1
Capture Clock  : Net_2504/clock_0
Path slack     : 32356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2504/q       macrocell19   1250   1250  30719  RISE       1
Net_2504/main_1  macrocell19   4551   5801  32356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:StsReg\/clk_en
Capture Clock  : \P1_RegD1:bSR:StsReg\/clock
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                    macrocell19    1250   1250  30719  RISE       1
\P1_RegD1:bSR:StsReg\/clk_en  statusicell3   5420   6670  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:StsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell19     1250   1250  30719  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell6   5420   6670  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2532/q                                  macrocell30   1250   1250  27819  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_0  macrocell25   3746   4996  33160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2532/q                                  macrocell30   1250   1250  27819  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_0  macrocell26   3746   4996  33160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : Net_2458/main_1
Capture Clock  : Net_2458/clock_0
Path slack     : 33219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2458/q       macrocell15   1250   1250  33219  RISE       1
Net_2458/main_1  macrocell15   3688   4938  33219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2458/q                                  macrocell15   1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_0  macrocell10   3681   4931  33226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2458/q                                  macrocell15   1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_0  macrocell11   3681   4931  33226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : Net_2532/main_1
Capture Clock  : Net_2532/clock_0
Path slack     : 33678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2532/q       macrocell30   1250   1250  33678  RISE       1
Net_2532/main_1  macrocell30   3229   4479  33678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell19    1250   1250  30719  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   4600   5850  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell19     1250   1250  30719  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell5   4600   5850  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 33751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell19    1250   1250  30719  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1   4566   5816  33751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell19     1250   1250  30719  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1   4566   5816  33751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : Net_2530/main_4
Capture Clock  : Net_2530/clock_0
Path slack     : 33984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2530/q       macrocell23   1250   1250  33984  RISE       1
Net_2530/main_4  macrocell23   2923   4173  33984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 34071p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell23    1250   1250  33984  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell8   4246   5496  34071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell8        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 34071p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell23      1250   1250  33984  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell15   4246   5496  34071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:StsReg\/clk_en
Capture Clock  : \P2_RegD2:bSR:StsReg\/clock
Path slack     : 34074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                    macrocell23    1250   1250  33984  RISE       1
\P2_RegD2:bSR:StsReg\/clk_en  statusicell8   4242   5492  34074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:StsReg\/clock                                statusicell8        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 34074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell23      1250   1250  33984  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell16   4242   5492  34074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell16      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_2532/main_3
Capture Clock  : Net_2532/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_1\/q  macrocell28   1250   1250  34113  RISE       1
Net_2532/main_3                          macrocell30   2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_0\/q
Path End       : \P2_LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P2_LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_0\/q       macrocell29   1250   1250  34117  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/main_0  macrocell28   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_1\/q
Path End       : Net_2504/main_3
Capture Clock  : Net_2504/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_1\/q  macrocell17   1250   1250  34118  RISE       1
Net_2504/main_3                          macrocell19   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_1\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_1\/q       macrocell17   1250   1250  34118  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/main_0  macrocell16   2787   4037  34120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_2532/main_4
Capture Clock  : Net_2532/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_0\/q  macrocell29   1250   1250  34117  RISE       1
Net_2532/main_4                          macrocell30   2787   4037  34120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_1\/q
Path End       : \P2_LatchFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P2_LatchFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_1\/q       macrocell28   1250   1250  34113  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/main_0  macrocell27   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_0\/q
Path End       : Net_2530/main_3
Capture Clock  : Net_2530/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_0\/q  macrocell22   1250   1250  34306  RISE       1
Net_2530/main_3                          macrocell23   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_0\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_0\/q       macrocell22   1250   1250  34306  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/main_0  macrocell21   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 34337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell23     1250   1250  33984  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell9   3979   5229  34337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 34504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell23    1250   1250  33984  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   3813   5063  34504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:StsReg\/clk_en
Capture Clock  : \P2_RegD0:bSR:StsReg\/clock
Path slack     : 34504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                    macrocell23    1250   1250  33984  RISE       1
\P2_RegD0:bSR:StsReg\/clk_en  statusicell5   3813   5063  34504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:StsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 34504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell23      1250   1250  33984  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell10   3813   5063  34504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell10      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:StsReg\/clk_en
Capture Clock  : \P1_RegD0:bSR:StsReg\/clock
Path slack     : 34543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                    macrocell19    1250   1250  30719  RISE       1
\P1_RegD0:bSR:StsReg\/clk_en  statusicell1   3774   5024  34543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 34543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell19     1250   1250  30719  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   3774   5024  34543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_2\/q
Path End       : Net_2458/main_2
Capture Clock  : Net_2458/clock_0
Path slack     : 34588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_2\/q  macrocell12   1250   1250  34588  RISE       1
Net_2458/main_2                          macrocell15   2319   3569  34588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_2\/q
Path End       : Net_2532/main_2
Capture Clock  : Net_2532/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_2\/q  macrocell27   1250   1250  34596  RISE       1
Net_2532/main_2                          macrocell30   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_1\/q
Path End       : \P1_LatchFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P1_LatchFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_1\/q       macrocell13   1250   1250  34599  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/main_0  macrocell12   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_2458/main_3
Capture Clock  : Net_2458/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_1\/q  macrocell13   1250   1250  34599  RISE       1
Net_2458/main_3                          macrocell15   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_1\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_1\/q       macrocell21   1250   1250  34602  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/main_0  macrocell20   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_1\/q
Path End       : Net_2530/main_2
Capture Clock  : Net_2530/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_1\/q  macrocell21   1250   1250  34602  RISE       1
Net_2530/main_2                          macrocell23   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_2\/q
Path End       : Net_2504/main_2
Capture Clock  : Net_2504/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_2\/q  macrocell16   1250   1250  34605  RISE       1
Net_2504/main_2                          macrocell19   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_0\/q
Path End       : \P1_LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P1_LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_0\/q       macrocell14   1250   1250  34610  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/main_0  macrocell13   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_2458/main_4
Capture Clock  : Net_2458/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_0\/q  macrocell14   1250   1250  34610  RISE       1
Net_2458/main_4                          macrocell15   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_2\/q
Path End       : Net_2530/main_1
Capture Clock  : Net_2530/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_2\/q  macrocell20   1250   1250  34618  RISE       1
Net_2530/main_1                          macrocell23   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_0\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_0\/q       macrocell18   1250   1250  34620  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/main_0  macrocell17   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_0\/q
Path End       : Net_2504/main_4
Capture Clock  : Net_2504/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_0\/q  macrocell18   1250   1250  34620  RISE       1
Net_2504/main_4                          macrocell19   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:StsReg\/clk_en
Capture Clock  : \P2_RegD1:bSR:StsReg\/clock
Path slack     : 35180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                    macrocell23    1250   1250  33984  RISE       1
\P2_RegD1:bSR:StsReg\/clk_en  statusicell7   3137   4387  35180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:StsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 35180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell23      1250   1250  33984  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell14   3137   4387  35180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell14      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 35183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell23    1250   1250  33984  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   3133   4383  35183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell7        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell23      1250   1250  33984  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell13   3133   4383  35183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \P2_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2532/q                                  macrocell30    1250   1250  27819  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell6   4486   5736  35930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell2   2480   2480  35987  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell1      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell6   2480   2480  35987  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell5      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell8   2480   2480  35987  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell7      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell10   2480   2480  35987  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell9       0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell14      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell14   2480   2480  35987  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell13      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell16   2480   2480  35987  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell15      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \P1_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37107p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2458/q                                  macrocell15    1250   1250  27360  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell2   3309   4559  37107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \P1_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 151736p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14431
-------------------------------------   ----- 
End-of-path arrival time (ps)           14431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:status_tc\/main_1         macrocell2      3392   6892  151736  RISE       1
\P1_WinTimer:TimerUDB:status_tc\/q              macrocell2      3350  10242  151736  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    4189  14431  151736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \P2_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 153469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  150905  RISE       1
\P2_WinTimer:TimerUDB:status_tc\/main_1         macrocell6       2918   6418  153469  RISE       1
\P2_WinTimer:TimerUDB:status_tc\/q              macrocell6       3350   9768  153469  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2930  12697  153469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 153720p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3387   6887  153720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 153721p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3386   6886  153721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 154204p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2903   6403  154204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 154205p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2902   6402  154205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 154459p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q             macrocell25      1250   1250  151717  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell12   4897   6147  154459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 155017p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q             macrocell25      1250   1250  151717  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell11   4340   5590  155017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 155811p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  150905  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_4      macrocell25      3846   7346  155811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 155811p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  150905  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  150905  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_3      macrocell26      3846   7346  155811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 156442p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q             macrocell10     1250   1250  153142  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2914   4164  156442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 156443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q             macrocell10     1250   1250  153142  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   2913   4163  156443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 156541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_4      macrocell10     3116   6616  156541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 156541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  150421  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  150421  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_3      macrocell11     3116   6616  156541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159009p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q       macrocell10   1250   1250  153142  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_2  macrocell10   2898   4148  159009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159009p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q       macrocell10   1250   1250  153142  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_1  macrocell11   2898   4148  159009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:run_mode\/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159279p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:run_mode\/q           macrocell24   1250   1250  155272  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_3  macrocell25   2627   3877  159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:run_mode\/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159279p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:run_mode\/q           macrocell24   1250   1250  155272  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_2  macrocell26   2627   3877  159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159295p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell6        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  159295  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_1                 macrocell25    2652   3862  159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q       macrocell25   1250   1250  151717  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_2  macrocell25   2607   3857  159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q       macrocell25   1250   1250  151717  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_1  macrocell26   2607   3857  159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P2_WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \P2_WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 159306p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell6        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  159295  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/main_0                     macrocell24    2640   3850  159306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159323p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  159323  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_1                 macrocell10    2624   3834  159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:run_mode\/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159328p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:run_mode\/q           macrocell9    1250   1250  154798  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_3  macrocell10   2578   3828  159328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:run_mode\/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159328p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:run_mode\/q           macrocell9    1250   1250  154798  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_2  macrocell11   2578   3828  159328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P1_WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \P1_WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 159335p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  159323  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/main_0                     macrocell9     2611   3821  159335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159600p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:trig_disable\/q       macrocell26   1250   1250  159600  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_5  macrocell25   2307   3557  159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159600p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:trig_disable\/q       macrocell26   1250   1250  159600  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_4  macrocell26   2307   3557  159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:trig_disable\/q       macrocell11   1250   1250  159612  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_5  macrocell10   2295   3545  159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:trig_disable\/q       macrocell11   1250   1250  159612  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_4  macrocell11   2295   3545  159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

