# Project Description & Reconstruction Guide

This project follows a **three-stage design flow**, starting with algorithm development in HLS, moving to RTL-level verification, and finally integrating into a complete Zynq-based system.

## ğŸ“‚ Project Structure
```text
Project_Root/
â”‚
â”œâ”€â”€ 1_HLS_Source/                       # PRNG core design in C++ (Vivado HLS)
â”‚   â”œâ”€â”€ src/                             # C++ source files
â”‚   â”‚   â”œâ”€â”€ prng_generator.cpp
â”‚   â”‚   â””â”€â”€ prng.h
â”‚   â”‚
â”‚   â”œâ”€â”€ images/                          # HLS synthesis & cosimulation outputs
â”‚   â”‚   â”œâ”€â”€ 1_sythesis_report_HLS.jpg
â”‚   â”‚   â””â”€â”€ 2_cosimulation.jpg
â”‚   â”‚
â”‚   â””â”€â”€ tb/                              # C++ testbench for HLS simulation
â”‚       â””â”€â”€ prng_test.cpp
â”‚
â”œâ”€â”€ 2_RTL_Verification/                  # RTL simulation in Vivado
â”‚   â”œâ”€â”€ images/                          # Simulation waveforms
â”‚   â”‚   â”œâ”€â”€ 0_simulation.jpg
â”‚   â”‚   â””â”€â”€ 1_simulation.jpg
â”‚   â”‚
â”‚   â”œâ”€â”€ src/                             # Verilog RTL generated from HLS + scripts
â”‚   â”‚   â”œâ”€â”€ prng_generator.v
â”‚   â”‚   â”œâ”€â”€ prng_generator_ap_dcmp_0_no_dsp_64_ip.tcl
â”‚   â”‚   â”œâ”€â”€ prng_generator_control_s_axi.v
â”‚   â”‚   â””â”€â”€ prng_generator_dcbkb.v
â”‚   â”‚
â”‚   â””â”€â”€ tb/                              # Verilog testbench for behavioral simulation
â”‚       â””â”€â”€ test_bench.v
â”‚
â”œâ”€â”€ 3_System_Integration/                # Zynq-based system integration
â”‚   â”œâ”€â”€ block_design/                    # Vivado block design & wrapper
â”‚   â”‚   â”œâ”€â”€ design_L1.bd
â”‚   â”‚   â””â”€â”€ design_L1_wrapper.vhd
â”‚   â”‚
â”‚   â”œâ”€â”€ images/                          # Block diagram & implementation summary
â”‚   â”‚   â”œâ”€â”€ block_diagram.pdf
â”‚   â”‚   â””â”€â”€ Project Summary.jpg
â”‚   â”‚
â”‚   â””â”€â”€ ip_repo/                         # Packaged custom IP from Vivado HLS
â”‚       â””â”€â”€ ip/                          # Contains HDL sources, scripts, and metadata
â”‚
â”œâ”€â”€ reports/                             # Timing, utilization, and HLS reports
â”‚   â”œâ”€â”€ design_L1_wrapper_timing_summary_routed.rpt
â”‚   â”œâ”€â”€ design_L1_wrapper_utilization_placed.rpt
â”‚   â””â”€â”€ prng_generator_csynth.rpt
â”‚
â””â”€â”€ Readme.txt                           # Basic text info about the project
```

---

## 1ï¸âƒ£ `1_HLS_Source/` â€” PRNG Core Design in C++ with Vivado HLS
Contains C++ source code for the chaos-based PRNG algorithm, HLS synthesis & cosimulation report images, and a C++ testbench for software-level verification.

**Reconstruction:**
1. Open Vivado HLS and create a new project.
2. Add files from `src/` and `tb/`.
3. Run **C Simulation**, **C Synthesis**, and **Cosimulation**.
4. Once verified, **Export RTL** for the next stage.

---

## 2ï¸âƒ£ `2_RTL_Verification/` â€” RTL Simulation in Vivado
Contains Verilog RTL generated from HLS, AXI control logic, waveform images from Vivado behavioral simulation, and a Verilog testbench to verify signal behavior (`TVALID`, `TLAST`, etc.).

**Reconstruction:**
1. Open Vivado and create a new RTL project.
2. Add `src/` files as Design Sources and `tb/test_bench.v` as a Simulation Source.
3. Run **Behavioral Simulation** and compare results with images in `images/`.

---

## 3ï¸âƒ£ `3_System_Integration/` â€” Zynq-Based System Integration
Includes the Vivado block design (`.bd`), system diagram images, post-implementation summary, and the IP repository containing the packaged PRNG IP from Vivado HLS for reuse.

**Reconstruction:**
1. Open Vivado and create a new Zynq project.
2. Add the `ip_repo/` path in **Settings â†’ IP â†’ Repository** to make the custom IP available.
3. Import `design_L1.bd` from `block_design/`.
4. Regenerate the block design and run **Synthesis** and **Implementation**.

---

## 4ï¸âƒ£ `reports/` â€” Final Reports
Contains post-route timing analysis, FPGA resource utilization, and the HLS synthesis report for the PRNG core.  
These can be used to validate design performance against your own results.

---

**Note:**  
The project has been **fully designed, synthesized, and simulated**, but **on-board testing was not performed** due to the absence of physical FPGA hardware.
