INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_3XOR/project_3XOR.srcs/sources_1/new/xor_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_3XOR/project_3XOR.srcs/sim_1/new/xor_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_3XOR/project_3XOR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
