// Seed: 1297756996
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  wor  id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wand id_6
);
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wand id_8,
    output uwire id_9,
    input supply1 id_10
);
  always @(negedge id_6) begin : LABEL_0
    $unsigned(88);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
