Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  3 15:03:14 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k325t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    94 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    25 |
| Unused register locations in slices containing registers |   274 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    94 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     9 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           37 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |            3247 |          929 |
| Yes          | No                    | No                     |             129 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             974 |          286 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                             Clock Signal                                             |                                                                                      Enable Signal                                                                                      |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_11            |                1 |              1 |         1.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_12            |                1 |              1 |         1.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              |                                                                                                                                                                                         |                                                                                                                                          |                1 |              2 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/sys_rst_n_0                                                         |                1 |              2 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/sys_or_hot_rst                                                               |                1 |              2 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                               | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[8]_i_1_n_0 |                1 |              2 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                               |                                                                                                                                          |                2 |              3 |         1.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/sys_rst_n_0                                                         |                1 |              3 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/pio_rx_sm_128.m_axis_rx_tready_reg_1[0]                                                                                                                    | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                2 |              4 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/pio_rx_sm_128.m_axis_rx_tready_reg_0[0]                                                                                                                    | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                2 |              4 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                1 |              5 |         5.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_10            |                3 |              5 |         1.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                   | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                     | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                1 |              5 |         5.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[70]_i_1_n_0                                                                   |                2 |              5 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0    | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              6 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_12            |                5 |              6 |         1.20 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  |                                                                                                                                          |                2 |              6 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              6 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pl_ltssm_state_q[5]_i_1_n_0                                         |                2 |              7 |         3.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[111]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[119]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[103]_i_1_n_0                                                                  |                3 |              9 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_addr[10]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                2 |             11 |         5.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/FSM_sequential_pio_rx_sm_128.state_reg[0][0]                                                                                                               | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                4 |             11 |         2.75 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_5             |                5 |             13 |         2.60 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_8             |                6 |             14 |         2.33 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                           |                                                                                                                                          |                5 |             15 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                           |                                                                                                                                          |                5 |             15 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                           |                                                                                                                                          |                4 |             15 |         3.75 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                           |                                                                                                                                          |                5 |             15 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                           |                                                                                                                                          |                6 |             15 |         2.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                           |                                                                                                                                          |                5 |             15 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                           |                                                                                                                                          |                5 |             15 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                              |                                                                                                                                          |                5 |             15 |         3.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                   | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                         |                3 |             16 |         5.33 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_6             |                9 |             18 |         2.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.tlp_type[7]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                5 |             18 |         3.60 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_5             |                8 |             18 |         2.25 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_4             |                8 |             19 |         2.38 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_2             |                9 |             19 |         2.11 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_1             |               10 |             19 |         1.90 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN               |                9 |             19 |         2.11 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0  |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0  |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0  |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0  |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0  |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0 |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0 |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0 |                6 |             22 |         3.67 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          |                                                                                                                                                                                         | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |               11 |             23 |         2.09 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_3             |                8 |             28 |         3.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/pio_rx_sm_128.m_axis_rx_tready_reg[0]                                                                                                                      | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |               10 |             31 |         3.10 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data                                                                                                                                            | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                8 |             32 |         4.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_MEM_inst/pre_wr_data_0                                                                                                                                           | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |                9 |             32 |         3.56 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/E[0]                                                                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                     |               10 |             32 |         3.20 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         |                                                                                                                                          |                7 |             33 |         4.71 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          |                                                                                                                                                                                         |                                                                                                                                          |               13 |             40 |         3.08 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_1_n_0                                                                   |               12 |             59 |         4.92 |
|  kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |                                                                                                                                                                                         |                                                                                                                                          |               16 |             72 |         4.50 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_2             |               25 |             74 |         2.96 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_5             |               19 |             79 |         4.16 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN               |               25 |             86 |         3.44 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_10            |               30 |             89 |         2.97 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_9             |               33 |            108 |         3.27 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_12            |               39 |            111 |         2.85 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_1             |               31 |            112 |         3.61 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_7             |               41 |            118 |         2.88 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_4             |               35 |            122 |         3.49 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[127]_i_1_n_0                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/user_reset_out                                                               |               26 |            129 |         4.96 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_11            |               42 |            133 |         3.17 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                      | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/user_reset_out                                                               |               23 |            135 |         5.87 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2            |               36 |            144 |         4.00 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_8             |               47 |            149 |         3.17 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_userclk2_in                                          |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/user_reset_out                                                               |               50 |            155 |         3.10 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                        |               44 |            187 |         4.25 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_repN_6             |               58 |            208 |         3.59 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                            |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n                                                           |              139 |            590 |         4.24 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/pipe_dclk_in                                              |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |              215 |            728 |         3.39 |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


