head	1.2;
access;
symbols
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.12
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.10
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.8
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.6
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.4
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.2
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.1.0.8
	OPENBSD_5_4_BASE:1.1
	OPENBSD_5_3:1.1.0.6
	OPENBSD_5_3_BASE:1.1
	OPENBSD_5_2:1.1.0.4
	OPENBSD_5_2_BASE:1.1
	OPENBSD_5_1_BASE:1.1
	OPENBSD_5_1:1.1.0.2;
locks; strict;
comment	@# @;


1.2
date	2014.02.03.15.54.52;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2011.11.29.12.39.03;	author oga;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Update to xf86-video-intel 2.99.909
Tested by jsg@@, kettenis@@ and myself on a wide range of intel cards.
@
text
@/*
 * Copyright Â© 2010 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 */

/*
 * Fragment to compute src u/v values
 */
include(`exa_wm.g4i')

define(`u',     `g66')
define(`ul',    `g66')
define(`uh',    `g67')
define(`v',     `g68')
define(`vl',    `g68')
define(`vh',    `g69')
define(`w',     `src_w')
define(`wl',    `src_w_0')
define(`wh',    `src_w_1')

define(`bl',    `g2.0<8,8,1>F')
define(`bh',    `g4.0<8,8,1>F')

define(`a0_a_x',`g6.0<0,1,0>F')
define(`a0_a_y',`g6.16<0,1,0>F')
define(`a0_a_z',`g7.0<0,1,0>F')

/* W */
pln (8) temp_x_0<1>F a0_a_z bl { align1 }; /* pixel 0-7 */
pln (8) temp_x_1<1>F a0_a_z bh { align1 }; /* pixel 8-15 */
math (8) wl<1>F temp_x_0<8,8,1>F null inv { align1 };
math (8) wh<1>F temp_x_1<8,8,1>F null inv { align1 };

/* U */
pln (8) temp_x_0<1>F a0_a_x bl { align1 }; /* pixel 0-7 */
pln (8) temp_x_1<1>F a0_a_x bh { align1 }; /* pixel 8-15 */
mul (8) ul<1>F temp_x_0<8,8,1>F wl<8,8,1>F { align1 };
mul (8) uh<1>F temp_x_1<8,8,1>F wh<8,8,1>F { align1 };

/* V */
pln (8) temp_x_0<1>F a0_a_y bl { align1 }; /* pixel 0-7 */
pln (8) temp_x_1<1>F a0_a_y bh { align1 }; /* pixel 8-15 */
mul (8) vl<1>F temp_x_0<8,8,1>F wl<8,8,1>F { align1 };
mul (8) vh<1>F temp_x_1<8,8,1>F wh<8,8,1>F { align1 };
@


1.1
log
@Update the intel driver to a more recent version based on more recent
upsteam code.

Backporting keeping UMS changes by me, some bugfixes from kettenis@@.

Has been in snapshots for a while, committed on request so we can be
sure what people are running. This is a prerequesite for sandybridge
support but has those chipsets disabled for now until the correct code
has been added.
@
text
@d33 2
a34 2
define(`v',     `src_v')
define(`vl',    `src_v')
@

