Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ca5d49bf9b1f45d5862ee349b2b4374c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_miriscv_top_behav xil_defaultlib.tb_miriscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'alu_op_o' [C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/proc.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'csr' [C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/proc.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ALUOp' [C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/proc.v:149]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 'A' [C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/proc.v:175]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/CSR.v" Line 1. Module CSR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/IC.v" Line 1. Module IC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.LS_U
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.IC
Compiling module xil_defaultlib.proc
Compiling module xil_defaultlib.miriscv_ram(RAM_INIT_FILE="instr...
Compiling module xil_defaultlib.miriscv_top(RAM_INIT_FILE="instr...
Compiling module xil_defaultlib.tb_miriscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miriscv_top_behav
