// Seed: 2089746927
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    input  tri   _id_0,
    output uwire id_1
);
  assign id_1 = 1;
  parameter id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  logic [id_0 : 1] id_4;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd77
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  wire [-1 'b0 : id_3] id_4;
endmodule
