
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036338                       # Number of seconds simulated
sim_ticks                                 36338489220                       # Number of ticks simulated
final_tick                               565902869157                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314233                       # Simulator instruction rate (inst/s)
host_op_rate                                   396747                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2583023                       # Simulator tick rate (ticks/s)
host_mem_usage                               16934832                       # Number of bytes of host memory used
host_seconds                                 14068.20                       # Real time elapsed on the host
sim_insts                                  4420696831                       # Number of instructions simulated
sim_ops                                    5581522174                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1596032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       409344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       368768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       843392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3224576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1712384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1712384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12469                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2881                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6589                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25192                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13378                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13378                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43921254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11264750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10148138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23209330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                88737206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49314                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             193734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47123148                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47123148                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47123148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43921254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11264750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10148138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23209330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135860354                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87142661                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31012494                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25441339                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019330                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13044003                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086765                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159038                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87080                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32046089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170409213                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31012494                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245803                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36608660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10826887                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7316828                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674865                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84746857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48138197     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657173      4.32%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196561      3.77%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443124      4.06%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2991786      3.53%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574078      1.86%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029456      1.21%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717607      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17998875     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84746857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355882                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955520                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33707825                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6898918                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34825027                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546251                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8768827                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077936                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6626                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202102263                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51051                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8768827                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35381437                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3290610                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       897987                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33663156                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2744832                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195243916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1718030                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749650                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          160                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271251757                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910427223                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910427223                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102992498                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33783                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17747                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7276896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19240690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241555                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3213227                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184054520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147833552                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286455                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61134975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186877256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1710                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84746857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744413                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907342                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30501397     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17855419     21.07%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11993894     14.15%     71.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7644781      9.02%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7537037      8.89%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4427534      5.22%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3390389      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743398      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653008      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84746857                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083727     70.11%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202644     13.11%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259403     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121620096     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018350      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15743885     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8435199      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147833552                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696454                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545817                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010456                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382246229                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245224300                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143687299                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149379369                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263170                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7028561                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1062                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290423                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8768827                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2528606                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160084                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184088274                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19240690                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032096                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17732                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6696                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1062                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365819                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145253615                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14795281                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579933                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989362                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588802                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194081                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666849                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143832931                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143687299                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93733135                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261827096                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648874                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61670021                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044413                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75978030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611281                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30654515     40.35%     40.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457920     26.93%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385142     11.04%     78.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295440      5.65%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683247      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812378      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996647      2.63%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009292      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3683449      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75978030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3683449                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256386522                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376961034                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2395804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871427                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871427                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147544                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147544                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655814961                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197119584                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189530804                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87142661                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32087214                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26157884                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2141341                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13579571                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12542369                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3458781                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95074                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32093169                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176243424                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32087214                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16001150                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39149603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11380401                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5237697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15842205                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1036625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85693144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46543541     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2592678      3.03%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4842739      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4821431      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2994841      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2379270      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1489796      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1403246      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18625602     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85693144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368215                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022470                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33464758                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5176727                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37608069                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231167                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9212416                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5429977                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211430280                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9212416                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35892280                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1015178                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       834058                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35365337                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3373869                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203885465                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1406070                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1030609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286301987                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    951170085                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    951170085                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177114659                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109187301                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36233                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17440                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9384487                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18851697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9633424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120273                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3055429                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192217539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153152904                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302227                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64964102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198659720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85693144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29181473     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18752346     21.88%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12219257     14.26%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8101363      9.45%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8557176      9.99%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4116050      4.80%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3267604      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       739623      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       758252      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85693144                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         954418     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180962     13.75%     86.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       181111     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128093351     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2057633      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17439      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14815097      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8169384      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153152904                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757496                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1316491                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393617670                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    257216840                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149640796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154469395                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477994                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7305579                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          320                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2319039                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9212416                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         518011                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91517                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192252422                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       385463                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18851697                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9633424                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17440                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          320                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1339099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1189632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2528731                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    151117878                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14136807                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2035026                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22107975                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21429881                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7971168                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734143                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149687579                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149640796                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95373442                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273674654                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717193                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348492                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103151193                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127009199                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65243701                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2167262                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76480728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28814686     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21524003     28.14%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8948413     11.70%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4461165      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4436596      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1788675      2.34%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1789313      2.34%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       963778      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3754099      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76480728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103151193                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127009199                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18860503                       # Number of memory references committed
system.switch_cpus1.commit.loads             11546118                       # Number of loads committed
system.switch_cpus1.commit.membars              17440                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18332412                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114425500                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2619532                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3754099                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264979529                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393724246                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1449517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103151193                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127009199                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103151193                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844805                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844805                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183705                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183705                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678842411                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207857178                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194257361                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34880                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87142661                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32697499                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26678262                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2183187                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13878464                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12885307                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3383618                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95943                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33895479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177653664                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32697499                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16268925                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38509484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11387574                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5262652                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16503243                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86853977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48344493     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3160548      3.64%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4718957      5.43%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3282318      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2293512      2.64%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2242403      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1365762      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2902801      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18543183     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86853977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375218                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038653                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34853491                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5502333                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36776152                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       535926                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9186069                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5506053                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212795107                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9186069                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36804617                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507292                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2174965                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35321309                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2859720                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206476514                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194008                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       971872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289644029                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961172403                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961172403                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178327544                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111316452                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37156                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17776                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8481411                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18933482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9688930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115676                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3026334                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192423639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153733987                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305160                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64127344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196267561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86853977                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916050                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31186657     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17288100     19.90%     55.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12606761     14.51%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8319600      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8360753      9.63%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4025620      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3579160      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671115      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816211      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86853977                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838347     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166027     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173757     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128593471     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1941005      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17714      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15112406      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8069391      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153733987                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764164                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178131                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    395805241                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256586876                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149480425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154912118                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481827                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7346012                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6418                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2320454                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9186069                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262049                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50300                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192459131                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18933482                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9688930                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17776                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1185850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2518054                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150906417                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14119926                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2827569                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21993169                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21444431                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7873243                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731717                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149544920                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149480425                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96856274                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275200554                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715353                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103684350                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127805540                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64653804                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2200680                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77667908                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645539                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173524                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29829799     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22186565     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8385961     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4692194      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3978488      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779175      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1701858      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1161448      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3952420      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77667908                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103684350                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127805540                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18955943                       # Number of memory references committed
system.switch_cpus2.commit.loads             11587467                       # Number of loads committed
system.switch_cpus2.commit.membars              17714                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18543237                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115057844                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2643363                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3952420                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266174832                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394110669                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 288684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103684350                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127805540                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103684350                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840461                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840461                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189823                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189823                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       677758630                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207954306                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195570614                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35428                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87142661                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31482062                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25622826                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2103771                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13420477                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12413381                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3240840                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92956                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34809148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171954540                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31482062                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15654221                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36136457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10793213                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5592126                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17015524                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       845942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85191143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49054686     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1950943      2.29%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2547703      2.99%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3828772      4.49%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3716173      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2825340      3.32%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1677144      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2515031      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17075351     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85191143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361270                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973253                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35956437                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5474623                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34834293                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272650                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8653139                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5331066                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205736142                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8653139                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37864525                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1030023                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1674109                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33154439                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2814902                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199733225                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          782                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1216728                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       883938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    278310244                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    930205989                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    930205989                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173057584                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105252617                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42357                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23913                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7958460                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18514290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9813923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190827                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3298874                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185626557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149540044                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       280188                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60346315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183522590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85191143                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755347                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896753                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29634075     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18716045     21.97%     56.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12108836     14.21%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8231319      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7698411      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4113329      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3026744      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       907455      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       754929      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85191143                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         735271     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151462     14.26%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175429     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124433389     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2112984      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16893      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14767859      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8208919      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149540044                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716037                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1062169                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385613587                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    246013965                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145342042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150602213                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       506518                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7094664                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          885                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2494509                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8653139                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         603763                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99080                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185666811                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1272853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18514290                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9813923                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23357                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          885                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1289435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1184705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2474140                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146679704                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13901065                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2860339                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21929701                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20546719                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8028636                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.683214                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145380811                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145342042                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93388695                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        262240971                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.667863                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356118                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101350342                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124563807                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61103299                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2138480                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76538004                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627477                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151402                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29538309     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21984177     28.72%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8091899     10.57%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4633554      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3870689      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1922034      2.51%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1882553      2.46%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811386      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3803403      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76538004                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101350342                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124563807                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18739037                       # Number of memory references committed
system.switch_cpus3.commit.loads             11419623                       # Number of loads committed
system.switch_cpus3.commit.membars              16892                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17865446                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112277252                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2541607                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3803403                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258401707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          379991870                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1951518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101350342                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124563807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101350342                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859816                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859816                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.163039                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.163039                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       660069472                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200751746                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190004858                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33784                       # number of misc regfile writes
system.l20.replacements                         12480                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787737                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28864                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.291332                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.239230                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.291999                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6034.612664                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176764                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9982.679343                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021743                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000628                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368324                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609294                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83126                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83126                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21210                       # number of Writeback hits
system.l20.Writeback_hits::total                21210                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83126                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83126                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83126                       # number of overall hits
system.l20.overall_hits::total                  83126                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12469                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12480                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12469                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12480                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12469                       # number of overall misses
system.l20.overall_misses::total                12480                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2112398694                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2113633457                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2112398694                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2113633457                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2112398694                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2113633457                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95595                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95606                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21210                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21210                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95595                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95606                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95595                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95606                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130436                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130536                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130436                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130536                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130436                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130536                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169412.037373                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169361.655208                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169412.037373                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169361.655208                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169412.037373                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169361.655208                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4058                       # number of writebacks
system.l20.writebacks::total                     4058                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12469                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12480                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12469                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12480                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12469                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12480                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1970342383                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1971452516                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1970342383                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1971452516                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1970342383                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1971452516                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130436                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130536                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130436                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130536                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130436                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130536                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158019.278451                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157968.951603                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158019.278451                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157968.951603                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158019.278451                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157968.951603                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3212                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          429924                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19596                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.939375                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1054.864037                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997642                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1607.065282                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.758178                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13707.314862                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064384                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.098087                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000046                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.836628                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36980                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36980                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11037                       # number of Writeback hits
system.l21.Writeback_hits::total                11037                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36980                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36980                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36980                       # number of overall hits
system.l21.overall_hits::total                  36980                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3198                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3212                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3198                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3212                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3198                       # number of overall misses
system.l21.overall_misses::total                 3212                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2929407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    532194827                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      535124234                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2929407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    532194827                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       535124234                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2929407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    532194827                       # number of overall miss cycles
system.l21.overall_miss_latency::total      535124234                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40178                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40192                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11037                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11037                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40178                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40192                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40178                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40192                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079596                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079916                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079596                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079916                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079596                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079916                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209243.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166414.892745                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166601.567248                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209243.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166414.892745                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166601.567248                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209243.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166414.892745                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166601.567248                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2601                       # number of writebacks
system.l21.writebacks::total                     2601                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3198                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3212                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3198                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3212                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3198                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3212                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2763287                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    495002913                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    497766200                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2763287                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    495002913                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    497766200                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2763287                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    495002913                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    497766200                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079596                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079916                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079596                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079916                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079596                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079916                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197377.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154785.151032                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154970.797011                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 197377.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154785.151032                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154970.797011                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 197377.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154785.151032                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154970.797011                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2898                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          360858                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19282                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.714760                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1315.816182                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.030761                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1426.901248                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.124442                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13610.127367                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080311                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000978                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.087091                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000923                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.830696                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31310                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31310                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10230                       # number of Writeback hits
system.l22.Writeback_hits::total                10230                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31310                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31310                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31310                       # number of overall hits
system.l22.overall_hits::total                  31310                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2881                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2898                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2881                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2898                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2881                       # number of overall misses
system.l22.overall_misses::total                 2898                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4378530                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    459628972                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      464007502                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4378530                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    459628972                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       464007502                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4378530                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    459628972                       # number of overall miss cycles
system.l22.overall_miss_latency::total      464007502                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34191                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34208                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10230                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10230                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34191                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34208                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34191                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34208                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.084262                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.084717                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.084262                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.084717                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.084262                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.084717                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 257560.588235                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159537.997917                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160113.009662                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 257560.588235                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159537.997917                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160113.009662                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 257560.588235                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159537.997917                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160113.009662                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2091                       # number of writebacks
system.l22.writebacks::total                     2091                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2881                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2898                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2881                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2898                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2881                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2898                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4184687                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    426772019                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    430956706                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4184687                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    426772019                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    430956706                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4184687                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    426772019                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    430956706                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.084262                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.084717                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.084262                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.084717                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.084262                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.084717                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 246158.058824                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148133.293648                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148708.318150                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 246158.058824                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 148133.293648                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148708.318150                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 246158.058824                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 148133.293648                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148708.318150                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6602                       # number of replacements
system.l23.tagsinuse                     16383.988688                       # Cycle average of tags in use
system.l23.total_refs                          650124                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22986                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.283477                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2164.453019                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970664                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3283.406815                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         10923.158190                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132108                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.200403                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666697                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        46284                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46284                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26782                       # number of Writeback hits
system.l23.Writeback_hits::total                26782                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        46284                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46284                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        46284                       # number of overall hits
system.l23.overall_hits::total                  46284                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6587                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6600                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6589                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6602                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6589                       # number of overall misses
system.l23.overall_misses::total                 6602                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    969245728                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      972787908                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       292940                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       292940                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    969538668                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       973080848                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    969538668                       # number of overall miss cycles
system.l23.overall_miss_latency::total      973080848                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52871                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52884                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26782                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26782                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52873                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52886                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52873                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52886                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124586                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124801                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124619                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.124835                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124619                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.124835                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147145.244876                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147392.107273                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       146470                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       146470                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147145.039915                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147391.827931                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147145.039915                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147391.827931                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4628                       # number of writebacks
system.l23.writebacks::total                     4628                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6587                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6600                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6589                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6602                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6589                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6602                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    894089336                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    897483568                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       269549                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       269549                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    894358885                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    897753117                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    894358885                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    897753117                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124586                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124801                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124619                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.124835                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124619                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.124835                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135735.438895                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135982.358788                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 134774.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 134774.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135735.147215                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135981.992881                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135735.147215                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135981.992881                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996791                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682515                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843343.947368                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674854                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674854                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674854                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674854                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674854                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674854                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674865                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95595                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898344                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95851                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.048429                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489239                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510761                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634146                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16949                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16949                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343551                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343551                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343551                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343551                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353767                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353767                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353887                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353887                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14523422652                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14523422652                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12350164                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12350164                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14535772816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14535772816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14535772816                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14535772816                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19697438                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19697438                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19697438                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19697438                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029510                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017966                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017966                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41053.638841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41053.638841                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102918.033333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102918.033333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41074.616519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41074.616519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41074.616519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41074.616519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21210                       # number of writebacks
system.cpu0.dcache.writebacks::total            21210                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258172                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258292                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258292                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258292                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258292                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95595                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95595                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2853154260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2853154260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2853154260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2853154260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2853154260                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2853154260                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29846.270830                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29846.270830                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29846.270830                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29846.270830                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29846.270830                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29846.270830                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997636                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018802061                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200436.416847                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997636                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15842187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15842187                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15842187                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15842187                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15842187                       # number of overall hits
system.cpu1.icache.overall_hits::total       15842187                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3975509                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3975509                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3975509                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3975509                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3975509                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3975509                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15842205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15842205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15842205                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15842205                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15842205                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15842205                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 220861.611111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 220861.611111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 220861.611111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 220861.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 220861.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 220861.611111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2976566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2976566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2976566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2976566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2976566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2976566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212611.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 212611.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40178                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170201914                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40434                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4209.376119                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.879535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.120465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905779                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094221                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10787190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10787190                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7280080                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7280080                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17440                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17440                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17440                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17440                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18067270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18067270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18067270                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18067270                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103809                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103809                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103809                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4616308258                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4616308258                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4616308258                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4616308258                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4616308258                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4616308258                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10890999                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10890999                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7280080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18171079                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18171079                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18171079                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18171079                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005713                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005713                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44469.248890                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44469.248890                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44469.248890                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44469.248890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44469.248890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44469.248890                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11037                       # number of writebacks
system.cpu1.dcache.writebacks::total            11037                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63631                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63631                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63631                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63631                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63631                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40178                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40178                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40178                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40178                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40178                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    779486227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    779486227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    779486227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    779486227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    779486227                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    779486227                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19400.822017                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19400.822017                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19400.822017                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19400.822017                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19400.822017                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19400.822017                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.030756                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022853789                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209187.449244                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.030756                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025690                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740434                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16503224                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16503224                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16503224                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16503224                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16503224                       # number of overall hits
system.cpu2.icache.overall_hits::total       16503224                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4746364                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4746364                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4746364                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4746364                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4746364                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4746364                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16503243                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16503243                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16503243                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16503243                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16503243                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16503243                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 249808.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 249808.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 249808.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 249808.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 249808.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 249808.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4395851                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4395851                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4395851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4395851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4395851                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4395851                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 258579.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 258579.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 258579.470588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 258579.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 258579.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 258579.470588                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34191                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165257465                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34447                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4797.441432                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.046860                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.953140                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902527                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097473                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10748257                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10748257                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7333048                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7333048                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17744                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17744                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17714                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17714                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18081305                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18081305                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18081305                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18081305                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68794                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68794                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68794                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68794                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68794                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2259186325                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2259186325                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2259186325                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2259186325                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2259186325                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2259186325                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10817051                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10817051                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7333048                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7333048                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18150099                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18150099                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18150099                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18150099                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003790                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32839.874480                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32839.874480                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32839.874480                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32839.874480                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32839.874480                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32839.874480                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10230                       # number of writebacks
system.cpu2.dcache.writebacks::total            10230                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34603                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34603                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34603                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34603                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34191                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34191                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34191                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34191                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34191                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34191                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    708210661                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    708210661                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    708210661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    708210661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    708210661                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    708210661                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20713.364950                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20713.364950                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20713.364950                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20713.364950                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20713.364950                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20713.364950                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996848                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020238928                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056933.322581                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996848                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17015507                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17015507                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17015507                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17015507                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17015507                       # number of overall hits
system.cpu3.icache.overall_hits::total       17015507                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17015524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17015524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17015524                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17015524                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17015524                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17015524                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52873                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174362472                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53129                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3281.870014                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232422                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767578                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911064                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088936                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10578309                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10578309                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7280261                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7280261                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17849                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17849                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16892                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16892                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17858570                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17858570                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17858570                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17858570                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133474                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4349                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4349                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137823                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137823                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137823                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137823                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5870583646                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5870583646                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    589626659                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    589626659                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6460210305                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6460210305                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6460210305                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6460210305                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10711783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10711783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7284610                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7284610                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16892                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16892                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17996393                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17996393                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17996393                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17996393                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012460                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012460                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000597                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000597                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007658                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007658                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007658                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007658                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43982.975306                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43982.975306                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 135577.525638                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135577.525638                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46873.238175                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46873.238175                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46873.238175                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46873.238175                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2354736                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        98114                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26782                       # number of writebacks
system.cpu3.dcache.writebacks::total            26782                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80603                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80603                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4347                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4347                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84950                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84950                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84950                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84950                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52871                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52871                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52873                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52873                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52873                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52873                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1355630763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1355630763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       294940                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       294940                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1355925703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1355925703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1355925703                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1355925703                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25640.346560                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25640.346560                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       147470                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       147470                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25644.954949                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25644.954949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25644.954949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25644.954949                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
