
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126445                       # Number of seconds simulated
sim_ticks                                126444763522                       # Number of ticks simulated
final_tick                               1268080099153                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38200                       # Simulator instruction rate (inst/s)
host_op_rate                                    49710                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2104283                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894776                       # Number of bytes of host memory used
host_seconds                                 60089.25                       # Real time elapsed on the host
sim_insts                                  2295380507                       # Number of instructions simulated
sim_ops                                    2987032089                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2164864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       814080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2983296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       829440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            829440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16913                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6360                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23307                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6480                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6480                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17121025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6438226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23593670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6559702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6559702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6559702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17121025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6438226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30153372                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151794435                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22328847                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19569533                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1743644                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11044650                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10780726                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553957                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54046                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117745455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124100289                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22328847                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12334683                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25257991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5715114                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2144752                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13420632                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1098007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149109492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123851501     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272594      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2331501      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1949452      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569217      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861985      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845725      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663738      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10763779      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149109492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147099                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.817555                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116784152                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3298187                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25045494                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25542                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3956109                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399865                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140111503                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3956109                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117257252                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1638364                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       794994                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24586467                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       876299                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139118942                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89634                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184749886                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631250469                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631250469                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35853675                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2729272                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23171034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4494215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83061                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002198                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137500267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129120104                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103963                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22950283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49259182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149109492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.865942                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95359232     63.95%     63.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21904328     14.69%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10989356      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7200179      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509650      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883639      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744664      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435804      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82640      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149109492                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323882     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139939     25.70%     85.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80586     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101940749     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081861      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21626106     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461467      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129120104                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.850625                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             544407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004216                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407998066                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160470721                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126195617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129664511                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241921                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4240963                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140860                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3956109                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1104248                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53082                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137520129                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23171034                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4494215                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1880634                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127729469                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21290699                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1390631                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25752001                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19672257                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461302                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.841463                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126308151                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126195617                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72886680                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173124319                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.831359                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421008                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23909535                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1748408                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145153383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782700                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102948934     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387197     11.29%     82.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11834742      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644874      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3016281      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067597      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455793      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901301      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1896664      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145153383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1896664                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280777843                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278998438                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2684943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.517944                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.517944                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658786                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658786                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590861931                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165794735                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146887119                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151794435                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25413405                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20821067                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2158419                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10413696                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10054480                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2601668                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99319                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112901688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136474814                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25413405                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12656148                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29562877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6444677                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4515682                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13206491                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1685958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    151247825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.103763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.528797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121684948     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2384635      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4058443      2.68%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2352886      1.56%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1846704      1.22%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1623242      1.07%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          997016      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2503097      1.65%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13796854      9.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    151247825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167420                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899077                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112187454                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5778937                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28936695                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77574                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4267153                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4162254                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164444561                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2411                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4267153                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112755632                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         648278                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4158404                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28427608                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       990739                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163326414                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        101195                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       572677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    230578951                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    759842887                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    759842887                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184752802                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45826024                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36722                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18390                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2879320                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15153362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7764323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82014                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1819375                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157972777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148368109                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        93441                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23390228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51777416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    151247825                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.980960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.544350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90686690     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23230953     15.36%     75.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12567173      8.31%     83.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9285579      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9044205      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3354113      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2545948      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       342312      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       190852      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    151247825                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         132774     28.25%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175543     37.34%     65.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161742     34.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125211821     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2013242      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18332      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13388901      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7735813      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148368109                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.977428                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             470068                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003168                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448547550                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181400138                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145213975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148838177                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       305630                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3132629                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       126063                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4267153                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         432865                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58374                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158009499                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       824387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15153362                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7764323                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18390                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1244323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1142883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2387206                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146061979                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13055296                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2306128                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20790799                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20664565                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7735503                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.962235                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145214119                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145213975                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85855368                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237725908                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.956649                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361153                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107446864                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132440021                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25569691                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2176384                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    146980672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.901071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.711366                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     93434239     63.57%     63.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25794148     17.55%     81.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10093829      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5316866      3.62%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4515212      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2180451      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1019668      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1583566      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3042693      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    146980672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107446864                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132440021                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19658979                       # Number of memory references committed
system.switch_cpus1.commit.loads             12020725                       # Number of loads committed
system.switch_cpus1.commit.membars              18332                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19209456                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119230715                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2736828                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3042693                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301947691                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          320288447                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 546610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107446864                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132440021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107446864                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.412740                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.412740                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.707845                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.707845                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656915693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202708278                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153607723                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36664                       # number of misc regfile writes
system.l20.replacements                         16930                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172659                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21026                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.211690                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           65.996864                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.316207                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3135.327598                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           892.359332                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016113                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000565                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765461                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217861                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32638                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32638                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8179                       # number of Writeback hits
system.l20.Writeback_hits::total                 8179                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32638                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32638                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32638                       # number of overall hits
system.l20.overall_hits::total                  32638                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16913                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16927                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16913                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16927                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16913                       # number of overall misses
system.l20.overall_misses::total                16927                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3342199                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4059408720                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4062750919                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3342199                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4059408720                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4062750919                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3342199                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4059408720                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4062750919                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49551                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49565                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8179                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8179                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49551                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49565                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49551                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49565                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341325                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341511                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341325                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341511                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341325                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341511                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 240017.070892                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 240016.005140                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 240017.070892                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 240016.005140                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 240017.070892                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 240016.005140                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2640                       # number of writebacks
system.l20.writebacks::total                     2640                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16913                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16927                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16913                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16927                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16913                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16927                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3044756558                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3047258116                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3044756558                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3047258116                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3044756558                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3047258116                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341325                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341511                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341325                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341511                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341325                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341511                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 180024.629457                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 180023.519584                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 180024.629457                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 180023.519584                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 180024.629457                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 180023.519584                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6380                       # number of replacements
system.l21.tagsinuse                      4095.904129                       # Cycle average of tags in use
system.l21.total_refs                          295514                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10476                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.208667                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          117.613769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.776354                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2222.645068                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1746.868937                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028714                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002143                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.542638                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.426482                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29260                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29260                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9567                       # number of Writeback hits
system.l21.Writeback_hits::total                 9567                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29260                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29260                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29260                       # number of overall hits
system.l21.overall_hits::total                  29260                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6340                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6360                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6360                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6380                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6360                       # number of overall misses
system.l21.overall_misses::total                 6380                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5821595                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1838133894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1843955489                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      5191711                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      5191711                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5821595                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1843325605                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1849147200                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5821595                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1843325605                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1849147200                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35600                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35620                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9567                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9567                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35620                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35640                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35620                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35640                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178090                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.178551                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178551                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179012                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178551                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179012                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 291079.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 289926.481703                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 289930.108333                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 259585.550000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 259585.550000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 291079.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 289831.069969                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 289834.984326                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 291079.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 289831.069969                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 289834.984326                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3840                       # number of writebacks
system.l21.writebacks::total                     3840                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6340                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6360                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6360                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6380                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6360                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6380                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4622003                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1457288193                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1461910196                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3990941                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3990941                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4622003                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1461279134                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1465901137                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4622003                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1461279134                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1465901137                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178090                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.178551                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178551                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179012                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178551                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179012                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 231100.150000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 229856.181861                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 229860.093711                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 199547.050000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 199547.050000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 231100.150000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 229760.870126                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 229765.068495                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 231100.150000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 229760.870126                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 229765.068495                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.982491                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013452729                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873295.247689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.982491                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022408                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13420615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13420615                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13420615                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13420615                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13420615                       # number of overall hits
system.cpu0.icache.overall_hits::total       13420615                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4288815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4288815                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4288815                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4288815                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4288815                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4288815                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13420632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13420632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13420632                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13420632                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13420632                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13420632                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 252283.235294                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 252283.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 252283.235294                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3458399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3458399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3458399                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247028.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49551                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245038476                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49807                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4919.759793                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.384705                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.615295                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825722                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174278                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19255705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19255705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23589197                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23589197                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23589197                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23589197                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       189707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       189707                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       189707                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        189707                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       189707                       # number of overall misses
system.cpu0.dcache.overall_misses::total       189707                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28118553645                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28118553645                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28118553645                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28118553645                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28118553645                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28118553645                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19445412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19445412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23778904                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23778904                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23778904                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23778904                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009756                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007978                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007978                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007978                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007978                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 148220.959928                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 148220.959928                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 148220.959928                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 148220.959928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 148220.959928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 148220.959928                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8179                       # number of writebacks
system.cpu0.dcache.writebacks::total             8179                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       140156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       140156                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140156                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49551                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49551                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49551                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49551                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49551                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49551                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6326644124                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6326644124                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6326644124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6326644124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6326644124                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6326644124                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 127679.443886                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127679.443886                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 127679.443886                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 127679.443886                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 127679.443886                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 127679.443886                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.472830                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101147757                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2362978.019313                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.472830                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028001                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742745                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13206470                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13206470                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13206470                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13206470                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13206470                       # number of overall hits
system.cpu1.icache.overall_hits::total       13206470                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6443311                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6443311                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6443311                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6443311                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6443311                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6443311                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13206491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13206491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13206491                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13206491                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13206491                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13206491                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 306824.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 306824.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 306824.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 306824.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 306824.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 306824.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5987595                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5987595                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5987595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5987595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5987595                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5987595                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 299379.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 299379.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 299379.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 299379.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 299379.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 299379.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35620                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176961963                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35876                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4932.600151                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.170095                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.829905                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9738445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9738445                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7601152                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7601152                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18365                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18365                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18332                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17339597                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17339597                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17339597                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17339597                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91144                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91307                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91307                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10010449903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10010449903                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     43364106                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     43364106                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10053814009                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10053814009                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10053814009                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10053814009                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9829589                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9829589                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7601315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7601315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17430904                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17430904                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17430904                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17430904                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005238                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005238                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005238                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005238                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109831.145254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109831.145254                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 266037.460123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 266037.460123                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110110.002618                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110110.002618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110110.002618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110110.002618                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       310878                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       310878                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9567                       # number of writebacks
system.cpu1.dcache.writebacks::total             9567                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55544                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55544                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55687                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55687                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35600                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35600                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35620                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35620                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3798691520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3798691520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5360795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5360795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3804052315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3804052315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3804052315                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3804052315                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106704.817978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106704.817978                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 268039.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 268039.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106795.404688                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106795.404688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106795.404688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106795.404688                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
