[View]
Entity=testbench_for_stopwatch
Architecture=
TopLevelType=2
[file:.\src\TestBench\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\Encoder.vhd]
Enabled=1
[file:.\src\mux.vhd]
Enabled=1
[file:.\src\muxdivider.vhd]
Enabled=1
[file:.\src\stoper.vhd]
Enabled=1
[file:.\src\sixteen_bit_counter.vhd]
Enabled=1
[file:.\src\TestBench\sixteen_bit_counter_TB.vhd]
LIB=
Enabled=1
[file:.\src\encoder_TB.vhd]
Enabled=1
[file:.\src\TestBench\encoder_TB.vhd]
Enabled=1
[file:.\..\stopwatch_0_1\four2one_mux.bde]
Enabled=1
[file:.\..\stopwatch_0_1\muxdivider.bde]
Enabled=1
[file:.\..\stopwatch_0_1\seg_decoder.bde]
Enabled=1
[file:.\..\stopwatch_0_1\sixteen_bit_counter.bde]
Enabled=1
[file:.\..\stopwatch_0_1\Stopwatch.bde]
Enabled=1
[file:.\compile\four2one_mux.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\muxdivider.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\seg_decoder.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\sixteen_bit_counter.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\Stopwatch.vhd]
Generated=TRUE
Enabled=1
[file:.\synthesis\Stopwatch.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\Stopwatch.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\src\stopwatch_tb.vhd]
Enabled=1
[file:.\src\TestBench\stopwatch_tb.vhd]
Enabled=1
[file:.\src\TestBench\stopwatch_TB_runtest.do]
Enabled=1
[file:.\src\four2one_mux.bde]
Enabled=1
[file:.\src\muxdivider.bde]
Enabled=1
[file:.\src\seg_decoder.bde]
Enabled=1
[file:.\src\sixteen_bit_counter.bde]
Enabled=1
[file:.\src\Stopwatch.bde]
Enabled=1
[file:.\src\TutorVHDL.xdc]
Enabled=1
[file:.\implement\Stopwatch.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\Stopwatch.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=TutorVHDL_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
