{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "gpuType": "T4",
      "authorship_tag": "ABX9TyN0zkMboGrJKEuXqWhCvupR",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    },
    "accelerator": "GPU"
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/PuppyQ08/CUDA-in-notebook/blob/main/vecadd.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Hi I am QQY. In this session, we are going to write CUDA codes related to the vector adding. It is pretty straightforward and we can get to learn how CUDA manipulate data on GPU and how CUDA Nsight compute provide you helpful insight.\n",
        "We would use [nvcc4jupyter](https://github.com/andreinechaev/nvcc4jupyter) tool to run CUDA code in colab environment."
      ],
      "metadata": {
        "id": "uZa_Yab-HQ5c"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install nvcc4jupyter\n",
        "%load_ext nvcc4jupyter\n",
        "#!wget -O cpp_plugin.py https://gist.github.com/akshaykhadse/7acc91dd41f52944c6150754e5530c4b/raw/cpp_plugin.py\n",
        "#%load_ext cpp_plugh"
      ],
      "metadata": {
        "id": "XO12oeKaHNRi",
        "outputId": "e0c1fee2-165c-4030-fc5e-8758f5c87742",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 16,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: nvcc4jupyter in /usr/local/lib/python3.12/dist-packages (1.2.1)\n",
            "The nvcc4jupyter extension is already loaded. To reload it, use:\n",
            "  %reload_ext nvcc4jupyter\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "This is the util file and you can add any helper function you need here."
      ],
      "metadata": {
        "id": "WtC5Q6EMIFza"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%cuda_group_save --group shared --name \"utils.h\"\n",
        "#include <math.h>\n",
        "// error checking macro\n",
        "#define cudaCheckErrors(msg) \\\n",
        "    do { \\\n",
        "        cudaError_t __err = cudaGetLastError(); \\\n",
        "        if (__err != cudaSuccess) { \\\n",
        "            fprintf(stderr, \"Fatal error: %s (%s at %s:%d)\\n\", \\\n",
        "                msg, cudaGetErrorString(__err), \\\n",
        "                __FILE__, __LINE__); \\\n",
        "            fprintf(stderr, \"*** FAILED - ABORTING\\n\"); \\\n",
        "            exit(1); \\\n",
        "        } \\\n",
        "    } while (0)"
      ],
      "metadata": {
        "id": "p10sMVAGIPAh",
        "cellView": "code"
      },
      "execution_count": 11,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "This is the main body of files."
      ],
      "metadata": {
        "id": "9t_lTj1mIh6P"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%cuda_group_save --name \"vector_add.cu\" --group \"vector_add\"\n",
        "// vector add kernel: C = A + B\n",
        "__global__ void vadd(const float *A, const float *B, float *C, int ds){\n",
        "    int idx = threadIdx.x + blockIdx.x * blockDim.x;\n",
        "    if (idx < ds) {\n",
        "        C[idx] = A[idx] + B[idx];\n",
        "    }\n",
        "}"
      ],
      "metadata": {
        "id": "8QeaPqt6K1QO"
      },
      "execution_count": 12,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%cuda_group_save --name \"vector_add.h\" --group \"vector_add\"\n",
        "__global__ void vadd(const float *A, const float *B, float *C, int ds);"
      ],
      "metadata": {
        "id": "EZh1h7Nttodf"
      },
      "execution_count": 13,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%cuda_group_save --name \"main.cu\" --group \"vector_add\"\n",
        "#include <stdio.h>\n",
        "#include \"utils.h\"\n",
        "#include \"vector_add.h\"\n",
        "\n",
        "const int DSIZE = 4096;\n",
        "const int block_size = 256;\n",
        "\n",
        "int main(){\n",
        "    float *h_A, *h_B, *h_C, *d_A, *d_B, *d_C;\n",
        "\n",
        "    // allocate space for vectors in host memory\n",
        "    h_A = new float[DSIZE];\n",
        "    h_B = new float[DSIZE];\n",
        "    h_C = new float[DSIZE];\n",
        "\n",
        "    // initialize vectors in host memory to random values (except for the\n",
        "    // result vector whose values do not matter as they will be overwritten)\n",
        "    for (int i = 0; i < DSIZE; i++) {\n",
        "        h_A[i] = rand()/(float)RAND_MAX;\n",
        "        h_B[i] = rand()/(float)RAND_MAX;\n",
        "    }\n",
        "\n",
        "    // allocate space for vectors in device memory\n",
        "    cudaMalloc(&d_A, DSIZE*sizeof(float));\n",
        "    cudaMalloc(&d_B, DSIZE*sizeof(float));\n",
        "    cudaMalloc(&d_C, DSIZE*sizeof(float));\n",
        "    cudaCheckErrors(\"cudaMalloc failure\"); // error checking\n",
        "\n",
        "    // copy vectors A and B from host to device:\n",
        "    cudaMemcpy(d_A, h_A, DSIZE*sizeof(float), cudaMemcpyHostToDevice);\n",
        "    cudaMemcpy(d_B, h_B, DSIZE*sizeof(float), cudaMemcpyHostToDevice);\n",
        "    cudaCheckErrors(\"cudaMemcpy H2D failure\");\n",
        "\n",
        "    // launch the vector adding kernel\n",
        "    vadd<<<(DSIZE+block_size-1)/block_size, block_size>>>(d_A, d_B, d_C, DSIZE);\n",
        "    cudaCheckErrors(\"kernel launch failure\");\n",
        "\n",
        "    // wait for the kernel to finish execution\n",
        "    cudaDeviceSynchronize();\n",
        "    cudaCheckErrors(\"kernel execution failure\");\n",
        "\n",
        "    cudaMemcpy(h_C, d_C, DSIZE*sizeof(float), cudaMemcpyDeviceToHost);\n",
        "    cudaCheckErrors(\"cudaMemcpy D2H failure\");\n",
        "\n",
        "    printf(\"A[0] = %f\\n\", h_A[0]);\n",
        "    printf(\"B[0] = %f\\n\", h_B[0]);\n",
        "    printf(\"C[0] = %f\\n\", h_C[0]);\n",
        "    return 0;\n",
        "}"
      ],
      "metadata": {
        "id": "HmZ0GHKctVnv"
      },
      "execution_count": 14,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "Here is the section for ncu, you can use it the get part of profiling results"
      ],
      "metadata": {
        "id": "aMWvrZHizNpI"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!ncu --list-sections"
      ],
      "metadata": {
        "id": "-xdrFQVbym4X",
        "outputId": "df1d1385-6f41-4bc6-c5b3-e7933e9e0a58",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 24,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "-------------------------------------------- ----------------------------------------------------------------- ------- --------------------------------------------------\n",
            "Identifier                                   Display Name                                                      Enabled Filename                                          \n",
            "-------------------------------------------- ----------------------------------------------------------------- ------- --------------------------------------------------\n",
            "C2CLink                                      C2CLink                                                           no      ...sight Compute/2024.2.1/Sections/C2CLink.section\n",
            "ComputeWorkloadAnalysis                      Compute Workload Analysis                                         no      ...24.2.1/Sections/ComputeWorkloadAnalysis.section\n",
            "InstructionStats                             Instruction Statistics                                            no      ...2024.2.1/Sections/InstructionStatistics.section\n",
            "LaunchStats                                  Launch Statistics                                                 yes     ...pute/2024.2.1/Sections/LaunchStatistics.section\n",
            "MemoryWorkloadAnalysis                       Memory Workload Analysis                                          no      ...024.2.1/Sections/MemoryWorkloadAnalysis.section\n",
            "MemoryWorkloadAnalysis_Chart                 Memory Workload Analysis Chart                                    no      ...1/Sections/MemoryWorkloadAnalysis_Chart.section\n",
            "MemoryWorkloadAnalysis_Tables                Memory Workload Analysis Tables                                   no      .../Sections/MemoryWorkloadAnalysis_Tables.section\n",
            "NumaAffinity                                 NUMA Affinity                                                     no      ... Compute/2024.2.1/Sections/NumaAffinity.section\n",
            "Nvlink                                       NVLink                                                            no      ...Nsight Compute/2024.2.1/Sections/Nvlink.section\n",
            "Nvlink_Tables                                NVLink Tables                                                     no      ...Compute/2024.2.1/Sections/Nvlink_Tables.section\n",
            "Nvlink_Topology                              NVLink Topology                                                   no      ...mpute/2024.2.1/Sections/Nvlink_Topology.section\n",
            "Occupancy                                    Occupancy                                                         yes     ...ght Compute/2024.2.1/Sections/Occupancy.section\n",
            "PmSampling                                   PM Sampling                                                       no      ...ht Compute/2024.2.1/Sections/PmSampling.section\n",
            "PmSampling_WarpStates                        PM Sampling: Warp States                                          no      ...2024.2.1/Sections/PmSampling_WarpStates.section\n",
            "SchedulerStats                               Scheduler Statistics                                              no      ...e/2024.2.1/Sections/SchedulerStatistics.section\n",
            "SourceCounters                               Source Counters                                                   no      ...ompute/2024.2.1/Sections/SourceCounters.section\n",
            "SpeedOfLight                                 GPU Speed Of Light Throughput                                     yes     ... Compute/2024.2.1/Sections/SpeedOfLight.section\n",
            "SpeedOfLight_HierarchicalDoubleRooflineChart GPU Speed Of Light Hierarchical Roofline Chart (Double Precision) no      ...OfLight_HierarchicalDoubleRooflineChart.section\n",
            "SpeedOfLight_HierarchicalHalfRooflineChart   GPU Speed Of Light Hierarchical Roofline Chart (Half Precision)   no      ...edOfLight_HierarchicalHalfRooflineChart.section\n",
            "SpeedOfLight_HierarchicalSingleRooflineChart GPU Speed Of Light Hierarchical Roofline Chart (Single Precision) no      ...OfLight_HierarchicalSingleRooflineChart.section\n",
            "SpeedOfLight_HierarchicalTensorRooflineChart GPU Speed Of Light Hierarchical Roofline Chart (Tensor Core)      no      ...OfLight_HierarchicalTensorRooflineChart.section\n",
            "SpeedOfLight_RooflineChart                   GPU Speed Of Light Roofline Chart                                 no      ...2.1/Sections/SpeedOfLight_RooflineChart.section\n",
            "WarpStateStats                               Warp State Statistics                                             no      ...e/2024.2.1/Sections/WarpStateStatistics.section\n",
            "WorkloadDistribution                         GPU and Memory Workload Distribution                              yes     .../2024.2.1/Sections/WorkloadDistribution.section\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%cuda_group_run --group \"vector_add\"  -c \"--gpu-architecture sm_75\""
      ],
      "metadata": {
        "id": "C9oKbgbLt89J",
        "outputId": "4c5447cf-6902-4724-f287-26b2e1645be6",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 20,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "A[0] = 0.840188\n",
            "B[0] = 0.394383\n",
            "C[0] = 1.234571\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%cuda_group_run --group \"vector_add\" --profile --profiler-args \"--section SpeedOfLight\" -c \"--gpu-architecture sm_75\"\n"
      ],
      "metadata": {
        "id": "ABiLVQuutsNI",
        "outputId": "85f6a9d7-70b7-40a6-a769-57a90cacd35f",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "==PROF== Connected to process 5525 (/tmp/tmppxfn1k8j/vector_add/cuda_exec.out)\n",
            "==PROF== Profiling \"vadd\" - 0: 0%....50%....100% - 8 passes\n",
            "A[0] = 0.840188\n",
            "B[0] = 0.394383\n",
            "C[0] = 1.234571\n",
            "==PROF== Disconnected from process 5525\n",
            "[5525] cuda_exec.out@127.0.0.1\n",
            "  vadd(const float *, const float *, float *, int) (16, 1, 1)x(256, 1, 1), Context 1, Stream 7, Device 0, CC 7.5\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ----------------------- ----------- ------------\n",
            "    Metric Name             Metric Unit Metric Value\n",
            "    ----------------------- ----------- ------------\n",
            "    DRAM Frequency                  Ghz         4.95\n",
            "    SM Frequency                    Mhz       578.84\n",
            "    Elapsed Cycles                cycle        4,372\n",
            "    Memory Throughput                 %         1.68\n",
            "    DRAM Throughput                   %         1.68\n",
            "    Duration                         us         7.55\n",
            "    L1/TEX Cache Throughput           %         6.23\n",
            "    L2 Cache Throughput               %         1.19\n",
            "    SM Active Cycles              cycle       411.12\n",
            "    Compute (SM) Throughput           %         0.56\n",
            "    ----------------------- ----------- ------------\n",
            "\n",
            "    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      \n",
            "          waves across all SMs. Look at Launch Statistics for more details.                                             \n",
            "\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%cuda_group_run --group \"vector_add\" -p -a \"--set full\" -c \"--gpu-architecture sm_75\""
      ],
      "metadata": {
        "collapsed": true,
        "id": "pRk8F4VMtwI4",
        "outputId": "158182ef-c8e5-41c2-a519-7fb9ba33a6bb",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 22,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "==PROF== Connected to process 8136 (/tmp/tmppxfn1k8j/vector_add/cuda_exec.out)\n",
            "==PROF== Profiling \"vadd\" - 0: 0%....50%....100% - 30 passes\n",
            "A[0] = 0.840188\n",
            "B[0] = 0.394383\n",
            "C[0] = 1.234571\n",
            "==PROF== Disconnected from process 8136\n",
            "[8136] cuda_exec.out@127.0.0.1\n",
            "  vadd(const float *, const float *, float *, int) (16, 1, 1)x(256, 1, 1), Context 1, Stream 7, Device 0, CC 7.5\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ----------------------- ----------- ------------\n",
            "    Metric Name             Metric Unit Metric Value\n",
            "    ----------------------- ----------- ------------\n",
            "    DRAM Frequency                  Ghz         9.77\n",
            "    SM Frequency                    Mhz       576.69\n",
            "    Elapsed Cycles                cycle        2,252\n",
            "    Memory Throughput                 %         2.37\n",
            "    DRAM Throughput                   %         2.37\n",
            "    Duration                         us         3.90\n",
            "    L1/TEX Cache Throughput           %         6.11\n",
            "    L2 Cache Throughput               %         2.25\n",
            "    SM Active Cycles              cycle       419.15\n",
            "    Compute (SM) Throughput           %         0.68\n",
            "    ----------------------- ----------- ------------\n",
            "\n",
            "    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      \n",
            "          waves across all SMs. Look at Launch Statistics for more details.                                             \n",
            "\n",
            "    Section: GPU Speed Of Light Roofline Chart\n",
            "    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       \n",
            "          close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel        \n",
            "          Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details  \n",
            "          on roofline analysis.                                                                                         \n",
            "\n",
            "    Section: PM Sampling\n",
            "    ------------------------- ----------- ------------\n",
            "    Metric Name               Metric Unit Metric Value\n",
            "    ------------------------- ----------- ------------\n",
            "    Maximum Buffer Size             Kbyte        65.54\n",
            "    Dropped Samples                sample            0\n",
            "    Maximum Sampling Interval       cycle       20,000\n",
            "    # Pass Groups                                    1\n",
            "    ------------------------- ----------- ------------\n",
            "\n",
            "    Section: Compute Workload Analysis\n",
            "    -------------------- ----------- ------------\n",
            "    Metric Name          Metric Unit Metric Value\n",
            "    -------------------- ----------- ------------\n",
            "    Executed Ipc Active   inst/cycle         0.11\n",
            "    Executed Ipc Elapsed  inst/cycle         0.01\n",
            "    Issue Slots Busy               %         3.44\n",
            "    Issued Ipc Active     inst/cycle         0.14\n",
            "    SM Busy                        %         3.44\n",
            "    -------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Local Speedup: 98.09%                                                                                    \n",
            "          All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps   \n",
            "          per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.             \n",
            "\n",
            "    Section: Memory Workload Analysis\n",
            "    ----------------- ----------- ------------\n",
            "    Metric Name       Metric Unit Metric Value\n",
            "    ----------------- ----------- ------------\n",
            "    Memory Throughput     Gbyte/s        10.10\n",
            "    Mem Busy                    %         2.25\n",
            "    Max Bandwidth               %         2.37\n",
            "    L1/TEX Hit Rate             %            0\n",
            "    L2 Hit Rate                 %        52.76\n",
            "    Mem Pipes Busy              %         0.68\n",
            "    ----------------- ----------- ------------\n",
            "\n",
            "    Section: Memory Workload Analysis Chart\n",
            "    WRN   The optional metric lts__average_gcomp_input_sector_success_rate.pct could not be found. Collecting it as an  \n",
            "          additional metric could enable the rule to provide more guidance.                                             \n",
            "\n",
            "    Section: Scheduler Statistics\n",
            "    ---------------------------- ----------- ------------\n",
            "    Metric Name                  Metric Unit Metric Value\n",
            "    ---------------------------- ----------- ------------\n",
            "    One or More Eligible                   %         3.66\n",
            "    Issued Warp Per Scheduler                        0.04\n",
            "    No Eligible                            %        96.34\n",
            "    Active Warps Per Scheduler          warp         1.99\n",
            "    Eligible Warps Per Scheduler        warp         0.04\n",
            "    ---------------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Local Speedup: 96.34%                                                                                    \n",
            "          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      \n",
            "          issues an instruction every 27.3 cycles. This might leave hardware resources underutilized and may lead to    \n",
            "          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    \n",
            "          1.99 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps    \n",
            "          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   \n",
            "          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      \n",
            "          eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp  \n",
            "          State Statistics and Source Counters sections.                                                                \n",
            "\n",
            "    Section: Warp State Statistics\n",
            "    ---------------------------------------- ----------- ------------\n",
            "    Metric Name                              Metric Unit Metric Value\n",
            "    ---------------------------------------- ----------- ------------\n",
            "    Warp Cycles Per Issued Instruction             cycle        54.47\n",
            "    Warp Cycles Per Executed Instruction           cycle        65.37\n",
            "    Avg. Active Threads Per Warp                                   32\n",
            "    Avg. Not Predicated Off Threads Per Warp                    29.87\n",
            "    ---------------------------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Speedup: 43.57%                                                                                          \n",
            "          On average, each warp of this kernel spends 23.7 cycles being stalled waiting for an immediate constant cache \n",
            "          (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss;        \n",
            "          otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS      \n",
            "          instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized,    \n",
            "          thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As       \n",
            "          such, the constant cache is best when threads in the same warp access only a few distinct locations. If all   \n",
            "          threads of a warp access the same location, then constant memory can be as fast as a register access. This    \n",
            "          stall type represents about 43.6% of the total average of 54.5 cycles between issuing two instructions.       \n",
            "    ----- --------------------------------------------------------------------------------------------------------------\n",
            "    OPT   Est. Speedup: 35.04%                                                                                          \n",
            "          On average, each warp of this kernel spends 19.1 cycles being stalled waiting for a scoreboard dependency on  \n",
            "          a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited     \n",
            "          upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the        \n",
            "          memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by        \n",
            "          increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently     \n",
            "          used data to shared memory. This stall type represents about 35.0% of the total average of 54.5 cycles        \n",
            "          between issuing two instructions.                                                                             \n",
            "    ----- --------------------------------------------------------------------------------------------------------------\n",
            "    INF   Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on         \n",
            "          sampling data. The Kernel Profiling Guide                                                                     \n",
            "          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details    \n",
            "          on each stall reason.                                                                                         \n",
            "\n",
            "    Section: Instruction Statistics\n",
            "    ---------------------------------------- ----------- ------------\n",
            "    Metric Name                              Metric Unit Metric Value\n",
            "    ---------------------------------------- ----------- ------------\n",
            "    Avg. Executed Instructions Per Scheduler        inst           12\n",
            "    Executed Instructions                           inst        1,920\n",
            "    Avg. Issued Instructions Per Scheduler          inst        14.40\n",
            "    Issued Instructions                             inst        2,304\n",
            "    ---------------------------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Speedup: 0.9543%                                                                                         \n",
            "          This kernel executes 0 fused and 128 non-fused FP32 instructions. By converting pairs of non-fused            \n",
            "          instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point),           \n",
            "          higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its  \n",
            "          current performance). Check the Source page to identify where this kernel executes FP32 instructions.         \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    -------------------------------- --------------- ---------------\n",
            "    Metric Name                          Metric Unit    Metric Value\n",
            "    -------------------------------- --------------- ---------------\n",
            "    Block Size                                                   256\n",
            "    Function Cache Configuration                     CachePreferNone\n",
            "    Grid Size                                                     16\n",
            "    Registers Per Thread             register/thread              16\n",
            "    Shared Memory Configuration Size           Kbyte           32.77\n",
            "    Driver Shared Memory Per Block        byte/block               0\n",
            "    Dynamic Shared Memory Per Block       byte/block               0\n",
            "    Static Shared Memory Per Block        byte/block               0\n",
            "    # SMs                                         SM              40\n",
            "    Threads                                   thread           4,096\n",
            "    Uses Green Context                                             0\n",
            "    Waves Per SM                                                0.10\n",
            "    -------------------------------- --------------- ---------------\n",
            "\n",
            "    OPT   Est. Speedup: 60%                                                                                             \n",
            "          The grid for this launch is configured to execute only 16 blocks, which is less than the GPU's 40             \n",
            "          multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel      \n",
            "          concurrently with other workloads, consider reducing the block size to have at least one block per            \n",
            "          multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the    \n",
            "          Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model)            \n",
            "          description for more details on launch configurations.                                                        \n",
            "\n",
            "    Section: Occupancy\n",
            "    ------------------------------- ----------- ------------\n",
            "    Metric Name                     Metric Unit Metric Value\n",
            "    ------------------------------- ----------- ------------\n",
            "    Block Limit SM                        block           16\n",
            "    Block Limit Registers                 block           16\n",
            "    Block Limit Shared Mem                block           16\n",
            "    Block Limit Warps                     block            4\n",
            "    Theoretical Active Warps per SM        warp           32\n",
            "    Theoretical Occupancy                     %          100\n",
            "    Achieved Occupancy                        %        23.69\n",
            "    Achieved Active Warps Per SM           warp         7.58\n",
            "    ------------------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Speedup: 76.31%                                                                                          \n",
            "          The difference between calculated theoretical (100.0%) and measured achieved occupancy (23.7%) can be the     \n",
            "          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   \n",
            "          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   \n",
            "          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "    Section: GPU and Memory Workload Distribution\n",
            "    -------------------------- ----------- ------------\n",
            "    Metric Name                Metric Unit Metric Value\n",
            "    -------------------------- ----------- ------------\n",
            "    Average DRAM Active Cycles       cycle          616\n",
            "    Total DRAM Elapsed Cycles        cycle      305,152\n",
            "    Average L1 Active Cycles         cycle       419.15\n",
            "    Total L1 Elapsed Cycles          cycle      149,712\n",
            "    Average L2 Active Cycles         cycle       474.25\n",
            "    Total L2 Elapsed Cycles          cycle      104,000\n",
            "    Average SM Active Cycles         cycle       419.15\n",
            "    Total SM Elapsed Cycles          cycle      149,712\n",
            "    Average SMSP Active Cycles       cycle       393.62\n",
            "    Total SMSP Elapsed Cycles        cycle      598,848\n",
            "    -------------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Speedup: 6.951%                                                                                          \n",
            "          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   \n",
            "          instance value is 62.07% above the average, while the minimum instance value is 100.00% below the average.    \n",
            "    ----- --------------------------------------------------------------------------------------------------------------\n",
            "    OPT   Est. Speedup: 6.426%                                                                                          \n",
            "          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum \n",
            "          instance value is 61.10% above the average, while the minimum instance value is 100.00% below the average.    \n",
            "    ----- --------------------------------------------------------------------------------------------------------------\n",
            "    OPT   Est. Speedup: 6.951%                                                                                          \n",
            "          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     \n",
            "          Maximum instance value is 62.07% above the average, while the minimum instance value is 100.00% below the     \n",
            "          average.                                                                                                      \n",
            "    ----- --------------------------------------------------------------------------------------------------------------\n",
            "    OPT   Est. Speedup: 5.402%                                                                                          \n",
            "          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    \n",
            "          Maximum instance value is 37.02% above the average, while the minimum instance value is 18.82% below the      \n",
            "          average.                                                                                                      \n",
            "\n",
            "    Section: Source Counters\n",
            "    ------------------------- ----------- ------------\n",
            "    Metric Name               Metric Unit Metric Value\n",
            "    ------------------------- ----------- ------------\n",
            "    Branch Instructions Ratio           %         0.13\n",
            "    Branch Instructions              inst          256\n",
            "    Branch Efficiency                   %            0\n",
            "    Avg. Divergent Branches                          0\n",
            "    ------------------------- ----------- ------------\n",
            "\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%cuda_group_run --group \"vector_add\" -p -a \"--section SchedulerStats\" -c \"--gpu-architecture sm_75"
      ],
      "metadata": {
        "id": "3S96fMugyUT5",
        "outputId": "331722bf-424a-4a52-f126-6aa0e31f7ac3",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 26,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "==PROF== Connected to process 9629 (/tmp/tmppxfn1k8j/vector_add/cuda_exec.out)\n",
            "==PROF== Profiling \"vadd\" - 0: 0%....50%....100% - 1 pass\n",
            "A[0] = 0.840188\n",
            "B[0] = 0.394383\n",
            "C[0] = 1.234571\n",
            "==PROF== Disconnected from process 9629\n",
            "[9629] cuda_exec.out@127.0.0.1\n",
            "  vadd(const float *, const float *, float *, int) (16, 1, 1)x(256, 1, 1), Context 1, Stream 7, Device 0, CC 7.5\n",
            "    Section: Scheduler Statistics\n",
            "    ---------------------------- ----------- ------------\n",
            "    Metric Name                  Metric Unit Metric Value\n",
            "    ---------------------------- ----------- ------------\n",
            "    One or More Eligible                   %         2.43\n",
            "    Issued Warp Per Scheduler                        0.02\n",
            "    No Eligible                            %        97.57\n",
            "    Active Warps Per Scheduler          warp         1.99\n",
            "    Eligible Warps Per Scheduler        warp         0.02\n",
            "    ---------------------------- ----------- ------------\n",
            "\n",
            "    OPT   Est. Local Speedup: 97.57%                                                                                    \n",
            "          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      \n",
            "          issues an instruction every 41.2 cycles. This might leave hardware resources underutilized and may lead to    \n",
            "          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    \n",
            "          1.99 active warps per scheduler, but only an average of 0.02 warps were eligible per cycle. Eligible warps    \n",
            "          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   \n",
            "          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      \n",
            "          eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp  \n",
            "          State Statistics and Source Counters sections.                                                                \n",
            "\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "gsxudEdJzHD8"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}