0.6
2018.3
Dec  7 2018
00:33:28
D:/study/Digital logic experiment/Ex4/divider/divider.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/study/Digital logic experiment/Ex4/divider/divider.srcs/sim_1/new/divider_sim.v,1574651084,verilog,,,,divider_sim,,,,,,,,
D:/study/Digital logic experiment/Ex4/divider/divider.srcs/sources_1/new/divider.v,1574648526,verilog,,D:/study/Digital logic experiment/Ex4/divider/divider.srcs/sim_1/new/divider_sim.v,,divider,,,,,,,,
