;redcode
;assert 1
	SPL 0, 660
	CMP -7, <-420
	MOV -1, <-26
	MOV -17, <-20
	DJN -1, @-20
	SUB @0, 90
	SUB @0, 90
	ADD 270, 60
	MOV -401, <-86
	SUB @0, 9
	SUB @0, 9
	MOV 721, 106
	ADD 271, 60
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @1, @2
	ADD 270, 60
	ADD 270, 60
	SUB @0, 5
	SUB @0, @2
	DJN -1, @-20
	SUB @0, @2
	DJN -1, @-20
	ADD 271, 60
	SUB @0, 9
	SUB @0, 9
	SUB @121, 103
	SUB @0, 9
	SUB @121, 103
	SUB #220, 60
	SUB @121, -103
	SUB #220, 60
	MOV -2, <-20
	SUB @347, @106
	SUB @127, @106
	SUB @347, @106
	SUB @0, 9
	SUB @0, @2
	SUB @127, @106
	MOV -17, <-20
	SUB @127, @106
	SUB @122, 106
	ADD 277, 95
	ADD 200, -660
	CMP -7, <-420
	SPL 0, 660
	SPL 0, 660
	ADD 277, 95
	CMP -7, <-420
	ADD 277, 95
