

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1023 clock pin(s) of sequential element(s)
20 gated/generated clock tree(s) driving 22906 clock pin(s) of sequential element(s)
0 instances converted, 22906 sequential instances remain driven by gated/generated clocks

========================================================================== Non-Gated/Non-Generated Clocks ==========================================================================
Clock Tree ID     Driving Element                                                 Drive Element Type                   Fanout     Sample Instance                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0021       DDR_REF                                                         clock definition on port             1022       G_1481                                            
@K:CKID0022       PCIe_EP_0.PCIe_TL_CLK_0.OSC_160MHz_0.OSC_160MHz_0.I_OSC_160     clock definition on OSC_RC160MHZ     1          PCIe_EP_0.PCIe_TL_CLK_0.CLK_DIV2_0.CLK_DIV2_0.I_CD
====================================================================================================================================================================================
===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                Explanation                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_DDR4_SS_0.CCC_0.pll_inst_0                                                      PLL                    22600      PF_DDR4_SS_0.DDRPHY_BLK_0.DFN1_CMD                             No gated clock conversion method for cell cell:ACG4.DFN1    
@K:CKID0002       PF_DDR4_SS_0.CCC_0.hs_io_clk_11                                                    HS_IO_CLK              81         PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL       No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0003       PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                 PLL                    61         system_top_0.counter[24]                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0004       PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                 PLL                    50         system_top_0.fmc_out[33]                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0005       PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                           LANECTRL               26         PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0                     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0006       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                   LANECTRL               10         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0007       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                   LANECTRL               10         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0008       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.I_LANECTRL                                   LANECTRL               10         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0009       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.I_LANECTRL                                   LANECTRL               10         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD     
@K:CKID0010       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                   LANECTRL               9          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0011       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                   LANECTRL               9          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0012       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.I_LANECTRL                                   LANECTRL               9          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0013       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.I_LANECTRL                                   LANECTRL               9          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0014       PF_DDR4_SS_0.CCC_0.hs_io_clk_15                                                    HS_IO_CLK              4          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.I_LANECTRL               No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0015       PCIe_EP_0.PCIex4_0.PCIE_COMMON_INSTANCE                                            PCIE_COMMON            3          PCIe_EP_0.PCIex4_0.PCIE_1                                      No gated clock conversion method for cell cell:work.PCIE    
@K:CKID0016       PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0]     SLE                    1          PF_DDR4_SS_0.CCC_0.pll_inst_0                                  No gated clock conversion method for cell cell:work.PLL     
@K:CKID0017       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                   LANECTRL               1          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0018       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                   LANECTRL               1          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0019       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.I_LANECTRL                                   LANECTRL               1          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
@K:CKID0020       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.I_LANECTRL                                   LANECTRL               1          PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD     
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

