<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p111" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_111{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_111{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_111{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_111{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_111{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t6_111{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_111{left:70px;bottom:1030px;letter-spacing:-0.16px;}
#t8_111{left:134px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t9_111{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_111{left:70px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tb_111{left:366px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tc_111{left:820px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#td_111{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_111{left:70px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tf_111{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tg_111{left:70px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_111{left:70px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_111{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_111{left:70px;bottom:855px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#tk_111{left:70px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_111{left:70px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_111{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_111{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#to_111{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tp_111{left:542px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tq_111{left:661px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tr_111{left:70px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ts_111{left:70px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_111{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tu_111{left:70px;bottom:689px;letter-spacing:-0.14px;}
#tv_111{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_111{left:191px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_111{left:477px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#ty_111{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_111{left:363px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_111{left:546px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_111{left:70px;bottom:631px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t12_111{left:227px;bottom:631px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#t13_111{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_111{left:70px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_111{left:70px;bottom:573px;letter-spacing:-0.17px;}
#t16_111{left:185px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t17_111{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t18_111{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_111{left:70px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_111{left:70px;bottom:498px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t1b_111{left:405px;bottom:498px;letter-spacing:-0.19px;word-spacing:-1px;}
#t1c_111{left:505px;bottom:498px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#t1d_111{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1e_111{left:70px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1f_111{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1g_111{left:70px;bottom:431px;letter-spacing:-0.13px;}
#t1h_111{left:70px;bottom:372px;letter-spacing:0.12px;}
#t1i_111{left:152px;bottom:372px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1j_111{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1k_111{left:70px;bottom:322px;}
#t1l_111{left:96px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_111{left:96px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1n_111{left:96px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1o_111{left:70px;bottom:265px;}
#t1p_111{left:96px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1q_111{left:96px;bottom:252px;letter-spacing:-0.19px;word-spacing:-0.93px;}
#t1r_111{left:258px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1s_111{left:96px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1t_111{left:70px;bottom:209px;}
#t1u_111{left:96px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_111{left:96px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1w_111{left:96px;bottom:179px;letter-spacing:-0.13px;}
#t1x_111{left:70px;bottom:152px;}
#t1y_111{left:96px;bottom:156px;letter-spacing:-0.25px;word-spacing:-0.3px;}
#t1z_111{left:96px;bottom:139px;letter-spacing:-0.19px;word-spacing:-0.32px;}

.s1_111{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_111{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_111{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_111{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_111{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_111{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts111" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg111Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg111" style="-webkit-user-select: none;"><object width="935" height="1210" data="111/111.svg" type="image/svg+xml" id="pdf111" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_111" class="t s1_111">Vol. 3A </span><span id="t2_111" class="t s1_111">4-5 </span>
<span id="t3_111" class="t s2_111">PAGING </span>
<span id="t4_111" class="t s3_111">CR0.WP.) Section 4.6 explains how access rights are determined, including the definition of supervisor-mode and </span>
<span id="t5_111" class="t s3_111">user-mode accesses. </span>
<span id="t6_111" class="t s3_111">CR4.PSE enables 4-MByte pages for 32-bit paging. If CR4.PSE = 0, 32-bit paging can use only 4-KByte pages; if </span>
<span id="t7_111" class="t s3_111">CR4.PSE </span><span id="t8_111" class="t s3_111">= 1, 32-bit paging can use both 4-KByte pages and 4-MByte pages. See Section 4.3 for more information. </span>
<span id="t9_111" class="t s3_111">(PAE paging, 4-level paging, and 5-level paging can use multiple page sizes regardless of the value of CR4.PSE.) </span>
<span id="ta_111" class="t s3_111">CR4.PGE enables global pages. If CR4.PGE </span><span id="tb_111" class="t s3_111">= 0, no translations are shared across address spaces; if CR4.PGE </span><span id="tc_111" class="t s3_111">= 1, </span>
<span id="td_111" class="t s3_111">specified translations may be shared across address spaces. See Section 4.10.2.4 for more information. </span>
<span id="te_111" class="t s3_111">CR4.PCIDE enables process-context identifiers (PCIDs) for 4-level paging and 5-level paging. PCIDs allow a logical </span>
<span id="tf_111" class="t s3_111">processor to cache information for multiple linear-address spaces. See Section 4.10.1 for more information. </span>
<span id="tg_111" class="t s3_111">CR4.SMEP allows pages to be protected from supervisor-mode instruction fetches. If CR4.SMEP = 1, software </span>
<span id="th_111" class="t s3_111">operating in supervisor mode cannot fetch instructions from linear addresses that are accessible in user mode. </span>
<span id="ti_111" class="t s3_111">Section 4.6 explains how access rights are determined, including the definition of supervisor-mode accesses and </span>
<span id="tj_111" class="t s3_111">user-mode accessibility. </span>
<span id="tk_111" class="t s3_111">CR4.SMAP allows pages to be protected from supervisor-mode data accesses. If CR4.SMAP = 1, software oper- </span>
<span id="tl_111" class="t s3_111">ating in supervisor mode cannot access data at linear addresses that are accessible in user mode. Software can </span>
<span id="tm_111" class="t s3_111">override this protection by setting EFLAGS.AC. Section 4.6 explains how access rights are determined, including </span>
<span id="tn_111" class="t s3_111">the definition of supervisor-mode accesses and user-mode accessibility. </span>
<span id="to_111" class="t s3_111">CR4.PKE and CR4.PKS enable specification of access rights based on </span><span id="tp_111" class="t s4_111">protection keys</span><span id="tq_111" class="t s3_111">. 4-level paging and 5-level </span>
<span id="tr_111" class="t s3_111">paging associate each linear address with a protection key. When CR4.PKE = 1, the PKRU register specifies, for </span>
<span id="ts_111" class="t s3_111">each protection key, whether user-mode linear addresses with that protection key can be read or written. When </span>
<span id="tt_111" class="t s3_111">CR4.PKS = 1, the IA32_PKRS MSR does the same for supervisor-mode linear addresses. See Section 4.6 for more </span>
<span id="tu_111" class="t s3_111">information. </span>
<span id="tv_111" class="t s3_111">CR4.CET enables </span><span id="tw_111" class="t s4_111">control-flow enforcement technology</span><span id="tx_111" class="t s3_111">, including the shadow-stack feature. If CR4.CET = 1, </span>
<span id="ty_111" class="t s3_111">certain memory accesses are identified as </span><span id="tz_111" class="t s4_111">shadow-stack accesses </span><span id="t10_111" class="t s3_111">and certain linear addresses translate to </span>
<span id="t11_111" class="t s4_111">shadow-stack pages</span><span id="t12_111" class="t s3_111">. Section 4.6 explains how access rights are determined for these accesses and pages. (The </span>
<span id="t13_111" class="t s3_111">processor allows CR4.CET to be set only if CR0.WP is also set.) </span>
<span id="t14_111" class="t s3_111">IA32_EFER.NXE enables execute-disable access rights for PAE paging, 4-level paging, and 5-level paging. If </span>
<span id="t15_111" class="t s3_111">IA32_EFER.NXE </span><span id="t16_111" class="t s3_111">= 1, instruction fetches can be prevented from specified linear addresses (even if data reads from </span>
<span id="t17_111" class="t s3_111">the addresses are allowed). Section 4.6 explains how access rights are determined. (IA32_EFER.NXE has no effect </span>
<span id="t18_111" class="t s3_111">with 32-bit paging. Software that wants to use this feature to limit instruction fetches from readable pages must </span>
<span id="t19_111" class="t s3_111">use PAE paging, 4-level paging, or 5-level paging.) </span>
<span id="t1a_111" class="t s3_111">The “enable HLAT” VM-execution control enables </span><span id="t1b_111" class="t s4_111">HLAT paging </span><span id="t1c_111" class="t s3_111">for 4-level paging and 5-level paging. HLAT paging </span>
<span id="t1d_111" class="t s3_111">does not use control register CR3 to identify the address of the first paging structure used for linear-address trans- </span>
<span id="t1e_111" class="t s3_111">lation; instead, that structure is located using a field in the virtual-machine control structure (VMCS). In addition, </span>
<span id="t1f_111" class="t s3_111">HLAT paging interprets certain bits in paging-structure entries differently than ordinary paging. See Section 4.5 for </span>
<span id="t1g_111" class="t s3_111">details. </span>
<span id="t1h_111" class="t s5_111">4.1.4 </span><span id="t1i_111" class="t s5_111">Enumeration of Paging Features by CPUID </span>
<span id="t1j_111" class="t s3_111">Software can discover support for different paging features using the CPUID instruction: </span>
<span id="t1k_111" class="t s6_111">• </span><span id="t1l_111" class="t s3_111">PSE: page-size extensions for 32-bit paging. </span>
<span id="t1m_111" class="t s3_111">If CPUID.01H:EDX.PSE [bit 3] = 1, CR4.PSE may be set to 1, enabling support for 4-MByte pages with 32-bit </span>
<span id="t1n_111" class="t s3_111">paging (see Section 4.3). </span>
<span id="t1o_111" class="t s6_111">• </span><span id="t1p_111" class="t s3_111">PAE: physical-address extension. </span>
<span id="t1q_111" class="t s3_111">If CPUID.01H:EDX.PAE </span><span id="t1r_111" class="t s3_111">[bit 6] = 1, CR4.PAE may be set to 1, enabling PAE paging (this setting is also required </span>
<span id="t1s_111" class="t s3_111">for 4-level paging and 5-level paging). </span>
<span id="t1t_111" class="t s6_111">• </span><span id="t1u_111" class="t s3_111">PGE: global-page support. </span>
<span id="t1v_111" class="t s3_111">If CPUID.01H:EDX.PGE [bit 13] = 1, CR4.PGE may be set to 1, enabling the global-page feature (see Section </span>
<span id="t1w_111" class="t s3_111">4.10.2.4). </span>
<span id="t1x_111" class="t s6_111">• </span><span id="t1y_111" class="t s3_111">PAT: page-attribute table. </span>
<span id="t1z_111" class="t s3_111">If CPUID.01H:EDX.PAT [bit 16] = 1, the 8-entry page-attribute table (PAT) is supported. When the PAT is </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
