

================================================================
== Vivado HLS Report for 'HPR'
================================================================
* Date:           Thu Dec  6 22:12:20 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HPR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  147|  1012|  147|  1012|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                 |                       |  Latency  |  Interval | Pipeline|
        |             Instance            |         Module        | min | max | min | max |   Type  |
        +---------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_atan2_cordic_double_s_fu_96  |atan2_cordic_double_s  |    1|  284|    1|  284|   none  |
        |grp_sin_or_cos_double_s_fu_104   |sin_or_cos_double_s    |   43|   51|   43|   51|   none  |
        |grp_sin_or_cos_double_s_fu_123   |sin_or_cos_double_s    |   43|   51|   43|   51|   none  |
        +---------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    153|
|FIFO             |        -|      -|       -|      -|
|Instance         |       20|    217|   18457|  29045|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    770|
|Register         |        -|      -|    1460|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       20|    217|   19917|  29968|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     98|      18|     56|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+------+-------+
    |             Instance            |         Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------------+-----------------------+---------+-------+------+-------+
    |HPR_ctrl_io_s_axi_U              |HPR_ctrl_io_s_axi      |        0|      0|    36|     40|
    |HPR_dadd_64ns_64nvdy_U55         |HPR_dadd_64ns_64nvdy   |        0|      3|   445|   1149|
    |HPR_dmul_64ns_64nwdI_U56         |HPR_dmul_64ns_64nwdI   |        0|     11|   317|    578|
    |HPR_dmul_64ns_64nwdI_U57         |HPR_dmul_64ns_64nwdI   |        0|     11|   317|    578|
    |HPR_fadd_32ns_32nrcU_U45         |HPR_fadd_32ns_32nrcU   |        0|      2|   205|    390|
    |HPR_fmul_32ns_32nsc4_U46         |HPR_fmul_32ns_32nsc4   |        0|      3|   143|    321|
    |HPR_fmul_32ns_32nsc4_U47         |HPR_fmul_32ns_32nsc4   |        0|      3|   143|    321|
    |HPR_fmul_32ns_32nsc4_U48         |HPR_fmul_32ns_32nsc4   |        0|      3|   143|    321|
    |HPR_fmul_32ns_32nsc4_U49         |HPR_fmul_32ns_32nsc4   |        0|      3|   143|    321|
    |HPR_fmul_32ns_32nsc4_U50         |HPR_fmul_32ns_32nsc4   |        0|      3|   143|    321|
    |HPR_fpext_32ns_64udo_U53         |HPR_fpext_32ns_64udo   |        0|      0|   100|    138|
    |HPR_fpext_32ns_64udo_U54         |HPR_fpext_32ns_64udo   |        0|      0|   100|    138|
    |HPR_fptrunc_64ns_tde_U51         |HPR_fptrunc_64ns_tde   |        0|      0|   128|    277|
    |HPR_fptrunc_64ns_tde_U52         |HPR_fptrunc_64ns_tde   |        0|      0|   128|    277|
    |grp_atan2_cordic_double_s_fu_96  |atan2_cordic_double_s  |        4|      3|  6130|  10373|
    |grp_sin_or_cos_double_s_fu_104   |sin_or_cos_double_s    |        8|     86|  4918|   6751|
    |grp_sin_or_cos_double_s_fu_123   |sin_or_cos_double_s    |        8|     86|  4918|   6751|
    +---------------------------------+-----------------------+---------+-------+------+-------+
    |Total                            |                       |       20|    217| 18457|  29045|
    +---------------------------------+-----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_xyz_data_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |acc_xyz_data_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |hpr_data_1_load_A                 |    and   |      0|  0|   2|           1|           1|
    |hpr_data_1_load_B                 |    and   |      0|  0|   2|           1|           1|
    |hpr_last_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |hpr_last_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |mag_xyz_data_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |mag_xyz_data_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |acc_xyz_data_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |hpr_data_1_state_cmp_full         |   icmp   |      0|  0|   8|           2|           1|
    |hpr_last_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |mag_xyz_data_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state59                  |    or    |      0|  0|   2|           1|           1|
    |tmp_193_neg_i_i_i_fu_294_p2       |    xor   |      0|  0|  33|          32|          33|
    |tmp_216_neg_i_fu_281_p2           |    xor   |      0|  0|  33|          32|          33|
    |tmp_221_neg_i_fu_309_p2           |    xor   |      0|  0|  33|          32|          33|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 153|         115|         114|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |acc_xyz_TDATA_blk_n                    |    9|          2|    1|          2|
    |acc_xyz_data_0_data_out                |    9|          2|   32|         64|
    |acc_xyz_data_0_state                   |   15|          3|    2|          6|
    |acc_xyz_last_V_0_state                 |   15|          3|    2|          6|
    |ap_NS_fsm                              |  257|         60|    1|         60|
    |grp_fu_144_p0                          |   33|          6|   32|        192|
    |grp_fu_144_p1                          |   33|          6|   32|        192|
    |grp_fu_148_p0                          |   15|          3|   32|         96|
    |grp_fu_148_p1                          |   15|          3|   32|         96|
    |grp_fu_152_p0                          |   15|          3|   32|         96|
    |grp_fu_152_p1                          |   15|          3|   32|         96|
    |grp_fu_156_p0                          |   15|          3|   32|         96|
    |grp_fu_156_p1                          |   15|          3|   32|         96|
    |grp_fu_169_p0                          |   33|          6|   64|        384|
    |grp_fu_173_p0                          |   21|          4|   64|        256|
    |grp_fu_180_p0                          |   33|          6|   32|        192|
    |grp_fu_183_p0                          |   21|          4|   32|        128|
    |grp_sin_or_cos_double_s_fu_104_do_cos  |   15|          3|    1|          3|
    |grp_sin_or_cos_double_s_fu_104_t_in    |   15|          3|   64|        192|
    |grp_sin_or_cos_double_s_fu_123_do_cos  |   15|          3|    1|          3|
    |grp_sin_or_cos_double_s_fu_123_t_in    |   15|          3|   64|        192|
    |hpr_TDATA_blk_n                        |    9|          2|    1|          2|
    |hpr_data_1_data_in                     |   21|          4|   32|        128|
    |hpr_data_1_data_out                    |    9|          2|   32|         64|
    |hpr_data_1_state                       |   15|          3|    2|          6|
    |hpr_last_V_1_data_in                   |   15|          3|    1|          3|
    |hpr_last_V_1_data_out                  |    9|          2|    1|          2|
    |hpr_last_V_1_state                     |   15|          3|    2|          6|
    |mag_xyz_TDATA_blk_n                    |    9|          2|    1|          2|
    |mag_xyz_data_0_data_out                |    9|          2|   32|         64|
    |mag_xyz_data_0_state                   |   15|          3|    2|          6|
    |mag_xyz_last_V_0_state                 |   15|          3|    2|          6|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  770|        161|  724|       2737|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |acc_xyz_data_0_payload_A                      |  32|   0|   32|          0|
    |acc_xyz_data_0_payload_B                      |  32|   0|   32|          0|
    |acc_xyz_data_0_sel_rd                         |   1|   0|    1|          0|
    |acc_xyz_data_0_sel_wr                         |   1|   0|    1|          0|
    |acc_xyz_data_0_state                          |   2|   0|    2|          0|
    |acc_xyz_last_V_0_state                        |   2|   0|    2|          0|
    |acc_y_reg_331                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                     |  59|   0|   59|          0|
    |cosp_reg_386                                  |  32|   0|   32|          0|
    |grp_atan2_cordic_double_s_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_104_ap_start_reg   |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_123_ap_start_reg   |   1|   0|    1|          0|
    |hpr_data_1_payload_A                          |  32|   0|   32|          0|
    |hpr_data_1_payload_B                          |  32|   0|   32|          0|
    |hpr_data_1_sel_rd                             |   1|   0|    1|          0|
    |hpr_data_1_sel_wr                             |   1|   0|    1|          0|
    |hpr_data_1_state                              |   2|   0|    2|          0|
    |hpr_last_V_1_payload_A                        |   1|   0|    1|          0|
    |hpr_last_V_1_payload_B                        |   1|   0|    1|          0|
    |hpr_last_V_1_sel_rd                           |   1|   0|    1|          0|
    |hpr_last_V_1_sel_wr                           |   1|   0|    1|          0|
    |hpr_last_V_1_state                            |   2|   0|    2|          0|
    |mag_x_reg_320                                 |  32|   0|   32|          0|
    |mag_xyz_data_0_payload_A                      |  32|   0|   32|          0|
    |mag_xyz_data_0_payload_B                      |  32|   0|   32|          0|
    |mag_xyz_data_0_sel_rd                         |   1|   0|    1|          0|
    |mag_xyz_data_0_sel_wr                         |   1|   0|    1|          0|
    |mag_xyz_data_0_state                          |   2|   0|    2|          0|
    |mag_xyz_last_V_0_state                        |   2|   0|    2|          0|
    |mag_y_reg_336                                 |  32|   0|   32|          0|
    |mag_z_reg_342                                 |  32|   0|   32|          0|
    |r_reg_348                                     |  32|   0|   32|          0|
    |reg_208                                       |  64|   0|   64|          0|
    |reg_216                                       |  64|   0|   64|          0|
    |reg_222                                       |  64|   0|   64|          0|
    |reg_228                                       |  32|   0|   32|          0|
    |reg_235                                       |  32|   0|   32|          0|
    |reg_242                                       |  32|   0|   32|          0|
    |reg_249                                       |  32|   0|   32|          0|
    |reg_255                                       |  32|   0|   32|          0|
    |reg_261                                       |  32|   0|   32|          0|
    |reg_267                                       |  32|   0|   32|          0|
    |sinr_reg_370                                  |  32|   0|   32|          0|
    |tmp_135_i_i_i_reg_396                         |  32|   0|   32|          0|
    |tmp_136_i_i_i_reg_401                         |  32|   0|   32|          0|
    |tmp_138_i_i_i_reg_411                         |  32|   0|   32|          0|
    |tmp_141_i_reg_376                             |  64|   0|   64|          0|
    |tmp_144_i_reg_381                             |  64|   0|   64|          0|
    |tmp_154_i_reg_416                             |  64|   0|   64|          0|
    |tmp_216_neg_i_reg_326                         |  32|   0|   32|          0|
    |tmp_i14_i_i_reg_391                           |  32|   0|   32|          0|
    |tmp_i_i1_i_reg_365                            |  64|   0|   64|          0|
    |tmp_i_i_i_reg_360                             |  64|   0|   64|          0|
    |x_assign_1_reg_354                            |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1460|   0| 1460|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_ctrl_io_AWVALID  |  in |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_AWREADY  | out |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_AWADDR   |  in |    4|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_WVALID   |  in |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_WREADY   | out |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_WDATA    |  in |   32|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_WSTRB    |  in |    4|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_ARVALID  |  in |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_ARREADY  | out |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_ARADDR   |  in |    4|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_RVALID   | out |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_RREADY   |  in |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_RDATA    | out |   32|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_RRESP    | out |    2|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_BVALID   | out |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_BREADY   |  in |    1|    s_axi   |     ctrl_io    |  return void |
|s_axi_ctrl_io_BRESP    | out |    2|    s_axi   |     ctrl_io    |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |       HPR      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |       HPR      | return value |
|interrupt              | out |    1| ap_ctrl_hs |       HPR      | return value |
|acc_xyz_TDATA          |  in |   32|    axis    |  acc_xyz_data  |    pointer   |
|acc_xyz_TVALID         |  in |    1|    axis    | acc_xyz_last_V |    pointer   |
|acc_xyz_TREADY         | out |    1|    axis    | acc_xyz_last_V |    pointer   |
|acc_xyz_TLAST          |  in |    1|    axis    | acc_xyz_last_V |    pointer   |
|mag_xyz_TDATA          |  in |   32|    axis    |  mag_xyz_data  |    pointer   |
|mag_xyz_TVALID         |  in |    1|    axis    | mag_xyz_last_V |    pointer   |
|mag_xyz_TREADY         | out |    1|    axis    | mag_xyz_last_V |    pointer   |
|mag_xyz_TLAST          |  in |    1|    axis    | mag_xyz_last_V |    pointer   |
|hpr_TDATA              | out |   32|    axis    |    hpr_data    |    pointer   |
|hpr_TVALID             | out |    1|    axis    |   hpr_last_V   |    pointer   |
|hpr_TREADY             |  in |    1|    axis    |   hpr_last_V   |    pointer   |
|hpr_TLAST              | out |    1|    axis    |   hpr_last_V   |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

