// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef _VTOP__SYMS_H_
#define _VTOP__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODULE CLASSES
#include "Vtop.h"
#include "Vtop_ifdsp.h"
#include "Vtop_panzoomtrigif__N4_A9_D100.h"
#include "Vtop_panzoomtrigif__Na_Ac_D40.h"
#include "Vtop_elementconn__pi3.h"
#include "Vtop_ifxma__N4_D100.h"
#include "Vtop_ammod__N10.h"
#include "Vtop_ifelement__Ec_EB20_F9_FB80.h"
#include "Vtop_ifelement__Ec_EB20_F9_FB200.h"
#include "Vtop_ifelement__E8_EB200_F9_FB200.h"
#include "Vtop_cmd_mem_iface__C10_M80_MB1.h"
#include "Vtop_fproc_iface.h"
#include "Vtop_sync_iface.h"
#include "Vtop_pulse_iface.h"

// DPI TYPES for DPI Export callbacks (Internal use)

// SYMS CLASS
class Vtop__Syms : public VerilatedSyms {
  public:
    
    // LOCAL STATE
    const char* __Vm_namep;
    bool __Vm_activity;  ///< Used by trace routines to determine change occurred
    uint32_t __Vm_baseCode;  ///< Used by trace routines when tracing multiple models
    bool __Vm_didInit;
    
    // SUBCELL STATE
    Vtop*                          TOPp;
    Vtop_ifdsp                     TOP__dsp_sim_toplevel__DOT__dspif;
    Vtop_panzoomtrigif__Na_Ac_D40  TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__;
    Vtop_panzoomtrigif__Na_Ac_D40  TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__N4_A9_D100 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET__;
    Vtop_panzoomtrigif__N4_A9_D100 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__N4_A9_D100 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET__;
    Vtop_panzoomtrigif__N4_A9_D100 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET__;
    Vtop_panzoomtrigif__N4_A9_D100 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__0__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__1__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__2__KET__;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB80 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB80 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB80 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__;
    Vtop_ifxma__N4_D100            TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif;
    
    // SCOPE NAMES
    VerilatedScope __Vscope_TOP;
    VerilatedScope __Vscope_dsp_sim_toplevel;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztif__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztif__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztifwire__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztifwire__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__genblk3;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__genblk6;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__0__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__1__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__2__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__0__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__0__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__10__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__10__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__11__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__11__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__12__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__12__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__13__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__13__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__14__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__14__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__15__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__15__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__1__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__1__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__2__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__2__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__3__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__3__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__4__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__4__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__5__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__5__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__6__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__6__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__7__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__7__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__8__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__8__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__9__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__9__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__xmaif;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____acc_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____cmd_mem;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____env_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____env_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____env_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____freq_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____freq_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____freq_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____acc_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____cmd_mem;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____env_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____env_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____env_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____freq_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____freq_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____freq_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____acc_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____cmd_mem;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____env_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____env_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____env_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____freq_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____freq_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____freq_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__0__KET____acq_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__1__KET____acq_buf;
    
    // SCOPE HIERARCHY
    VerilatedHierarchy __Vhier;
    
    // CREATORS
    Vtop__Syms(Vtop* topp, const char* namep);
    ~Vtop__Syms() = default;
    
    // METHODS
    inline const char* name() { return __Vm_namep; }
    
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

#endif  // guard
