============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 29 2025  05:02:11 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin Stage1_s_reg[11][63]/CK->D
          Group: clk_i
     Startpoint: (F) opcode_ra_operand_i[2]
          Clock: (R) clk_i
       Endpoint: (R) Stage1_s_reg[11][63]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+     910            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1010          100     
                                              
             Setup:-      19                  
       Uncertainty:-      50                  
     Required Time:=     941                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-     540                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             300             biriscv_multiplier.s_line_30_63_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  opcode_ra_operand_i[2] -       -     F     (arrival)      1  6.6   252     0     400    (-,-) 
  g36209/Y               -       A->Y  R     CLKINVX8       1  6.0    38    23     423    (-,-) 
  g36208/Y               -       A->Y  F     CLKINVX6       2  6.5    13    12     435    (-,-) 
  SUB_UNS_OP1_g1310/Y    -       A->Y  R     CLKINVX4       1  4.9    10     9     444    (-,-) 
  SUB_UNS_OP1_g1309/Y    -       A->Y  F     CLKINVX4       3  9.5    17    13     457    (-,-) 
  SUB_UNS_OP1_g1234/Y    -       A->Y  R     NOR2X6         2  8.0    20    17     474    (-,-) 
  SUB_UNS_OP1_g1232/Y    -       A->Y  F     INVX3          1  4.8    13    12     486    (-,-) 
  SUB_UNS_OP1_g1214/Y    -       B->Y  R     NOR3X4         1  3.9    26    21     507    (-,-) 
  SUB_UNS_OP1_g1207/Y    -       B->Y  F     NAND2X2        1  4.6    31    23     531    (-,-) 
  SUB_UNS_OP1_g1184/Y    -       D->Y  R     NOR4X4         1  4.0    38    25     556    (-,-) 
  SUB_UNS_OP1_g1156/Y    -       D->Y  R     OR4X6          1  3.9    10    22     578    (-,-) 
  g60477/Y               -       B0->Y F     AOI2BB2X2      2  7.1    54    28     606    (-,-) 
  g2/Y                   -       B->Y  R     NOR2BX2        5 10.9    67    46     652    (-,-) 
  g60365/Y               -       B->Y  R     OR2X4         21 42.6    67    58     709    (-,-) 
  g59790/Y               -       C0->Y F     OAI221X1       2  6.5   113    83     792    (-,-) 
  g59235__1617/Y         -       B->Y  F     OR2X2         21 42.0   123   106     899    (-,-) 
  g57951__6260/Y         -       B0->Y R     OAI2BB1X1      1  3.3    44    41     940    (-,-) 
  Stage1_s_reg[11][63]/D <<<     -     R     DFFRHQX1       1    -     -     0     940    (-,-) 
#-----------------------------------------------------------------------------------------------

