/// Auto-generated register definitions for GPBR
/// Device: ATSAME70J21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70j21::gpbr {

// ============================================================================
// GPBR - General Purpose Backup Registers
// Base Address: 0x400E1890
// ============================================================================

/// GPBR Register Structure
struct GPBR_Registers {

    /// General Purpose Backup Register 0
    /// Offset: 0x0000
    volatile uint32_t SYS_GPBR[8];
};

static_assert(sizeof(GPBR_Registers) >= 4, "GPBR_Registers size mismatch");

/// GPBR peripheral instance
constexpr GPBR_Registers* GPBR = 
    reinterpret_cast<GPBR_Registers*>(0x400E1890);

}  // namespace alloy::hal::atmel::same70::atsame70j21::gpbr
