Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:55]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:64]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:73]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:82]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:91]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:100]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:109]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:118]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [\alu4(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Execute_Stage [execute_stage_default]
Compiling architecture bench of entity xil_defaultlib.executestage_tb
Built simulation snapshot ExecuteStage_tb_behav
