$date
	Thu Sep 18 22:18:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a2_tb $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module Mealy $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 ! o $end
$var wire 1 % reset $end
$var parameter 2 & s0 $end
$var parameter 2 ' s1 $end
$var parameter 2 ( s2 $end
$var reg 2 ) nstate [1:0] $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 *
b1 )
0%
0$
0#
1"
0!
$end
#5
b0 )
b1 *
1$
#10
b10 )
0$
1#
#15
1!
b10 *
1$
#20
0$
#25
1$
#30
b1 )
0!
b0 *
0$
1%
#35
1$
#40
0$
0#
0%
#45
b0 )
b1 *
1$
#50
b10 )
0$
1#
#55
1!
b10 *
1$
#60
0!
b0 )
0$
0"
#65
b0 *
1$
#70
0$
