

================================================================
== Vivado HLS Report for 'cross_channel_deblur'
================================================================
* Date:           Wed Jan 13 22:02:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   857364|   857364| 8.574 ms | 8.574 ms |  857364|  857364|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+----------+----------+--------+--------+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------+--------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_ProxGS_fu_305        |ProxGS        |   611297|   611297| 6.113 ms | 6.113 ms |  611297|  611297|   none  |
        |grp_my_filter_v1_fu_316  |my_filter_v1  |   164130|   164130| 1.641 ms | 1.641 ms |  164130|  164130|   none  |
        |grp_array_copy_fu_330    |array_copy    |    16386|    16386| 0.164 ms | 0.164 ms |   16386|   16386|   none  |
        +-------------------------+--------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16384|    16384|         1|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%x_bar_V = alloca [16384 x i8], align 1" [deblur.cpp:71]   --->   Operation 14 'alloca' 'x_bar_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%x_old_V = alloca [16384 x i8], align 1"   --->   Operation 15 'alloca' 'x_old_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%x_V = alloca [16384 x i8], align 1" [deblur.cpp:71]   --->   Operation 16 'alloca' 'x_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%y_1_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 17 'alloca' 'y_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%y_2_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 18 'alloca' 'y_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%y_3_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 19 'alloca' 'y_3_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%y_4_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 20 'alloca' 'y_4_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%y_5_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 21 'alloca' 'y_5_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%y_6_V = alloca [16384 x i1], align 1" [deblur.cpp:72]   --->   Operation 22 'alloca' 'y_6_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%y_7_V = alloca [16384 x i1], align 1" [deblur.cpp:72]   --->   Operation 23 'alloca' 'y_7_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_1 : Operation 24 [2/2] (1.86ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:74]   --->   Operation 24 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:74]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 26 [2/2] (1.86ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_V)" [deblur.cpp:75]   --->   Operation 26 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %Img_V), !map !208"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %adjChImg_V), !map !214"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_a_M_real), !map !218"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_a_M_imag), !map !222"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_b), !map !226"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cross_channel_deblur_1) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_V)" [deblur.cpp:75]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %arrayctor.loop4.preheader ], [ %add_ln41, %for_x ]" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %select_ln46_1, %for_x ]" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 36 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %x, %for_x ]"   --->   Operation 37 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.31ns)   --->   "%icmp_ln41 = icmp eq i15 %indvar_flatten, -16384" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 38 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.94ns)   --->   "%add_ln41 = add i15 %indvar_flatten, 1" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 39 'add' 'add_ln41' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %array_initialize.exit, label %for_x" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.91ns)   --->   "%y = add i8 %y_0_i, 1" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 41 'add' 'y' <Predicate = (!icmp_ln41)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp eq i8 %x_0_i, -128" [deblur.cpp:43->deblur.cpp:76]   --->   Operation 44 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.24ns)   --->   "%select_ln46 = select i1 %icmp_ln43, i8 0, i8 %x_0_i" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 45 'select' 'select_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (1.24ns)   --->   "%select_ln46_1 = select i1 %icmp_ln43, i8 %y, i8 %y_0_i" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 46 'select' 'select_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln46_1, i7 0)" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i15 %tmp to i16" [deblur.cpp:44->deblur.cpp:76]   --->   Operation 48 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str153) nounwind" [deblur.cpp:44->deblur.cpp:76]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str153)" [deblur.cpp:44->deblur.cpp:76]   --->   Operation 50 'specregionbegin' 'tmp_14_i' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:45->deblur.cpp:76]   --->   Operation 51 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %select_ln46 to i16" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 52 'zext' 'zext_ln321' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.94ns)   --->   "%add_ln321 = add i16 %zext_ln321, %zext_ln44" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 53 'add' 'add_ln321' <Predicate = (!icmp_ln41)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i16 %add_ln321 to i64" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 54 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%y_1_V_addr = getelementptr [16384 x i8]* %y_1_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 55 'getelementptr' 'y_1_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%y_2_V_addr = getelementptr [16384 x i8]* %y_2_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:48->deblur.cpp:76]   --->   Operation 56 'getelementptr' 'y_2_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%y_3_V_addr = getelementptr [16384 x i8]* %y_3_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:50->deblur.cpp:76]   --->   Operation 57 'getelementptr' 'y_3_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%y_4_V_addr = getelementptr [16384 x i8]* %y_4_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:52->deblur.cpp:76]   --->   Operation 58 'getelementptr' 'y_4_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%y_5_V_addr = getelementptr [16384 x i8]* %y_5_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:54->deblur.cpp:76]   --->   Operation 59 'getelementptr' 'y_5_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%y_6_V_addr = getelementptr [16384 x i1]* %y_6_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:56->deblur.cpp:76]   --->   Operation 60 'getelementptr' 'y_6_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%y_7_V_addr = getelementptr [16384 x i1]* %y_7_V, i64 0, i64 %zext_ln321_3" [deblur.cpp:58->deblur.cpp:76]   --->   Operation 61 'getelementptr' 'y_7_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_1_V_addr, align 1" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 62 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:47->deblur.cpp:76]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_2_V_addr, align 1" [deblur.cpp:48->deblur.cpp:76]   --->   Operation 64 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:49->deblur.cpp:76]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_3_V_addr, align 1" [deblur.cpp:50->deblur.cpp:76]   --->   Operation 66 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:51->deblur.cpp:76]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_4_V_addr, align 1" [deblur.cpp:52->deblur.cpp:76]   --->   Operation 68 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:53->deblur.cpp:76]   --->   Operation 69 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_5_V_addr, align 1" [deblur.cpp:54->deblur.cpp:76]   --->   Operation 70 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:55->deblur.cpp:76]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (3.25ns)   --->   "store i1 false, i1* %y_6_V_addr, align 1" [deblur.cpp:56->deblur.cpp:76]   --->   Operation 72 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str254) nounwind" [deblur.cpp:57->deblur.cpp:76]   --->   Operation 73 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.25ns)   --->   "store i1 false, i1* %y_7_V_addr, align 1" [deblur.cpp:58->deblur.cpp:76]   --->   Operation 74 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str153, i32 %tmp_14_i)" [deblur.cpp:59->deblur.cpp:76]   --->   Operation 75 'specregionend' 'empty_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln46, 1" [deblur.cpp:43->deblur.cpp:76]   --->   Operation 76 'add' 'x' <Predicate = (!icmp_ln41)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 77 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 78 [2/2] (1.86ns)   --->   "call fastcc void @array_copy([16384 x i8]* %x_V, [16384 x i8]* %x_old_V)" [deblur.cpp:81]   --->   Operation 78 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @my_filter_v1([16384 x i8]* %x_bar_V, [16384 x i8]* %adjChImg_V, [16384 x i8]* %y_1_V, [16384 x i8]* %y_2_V, [16384 x i8]* %y_3_V, [16384 x i8]* %y_4_V, [16384 x i8]* %y_5_V, [16384 x i1]* %y_6_V, [16384 x i1]* %y_7_V)" [deblur.cpp:83]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %x_V, [16384 x i8]* %x_old_V)" [deblur.cpp:81]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_v1([16384 x i8]* %x_bar_V, [16384 x i8]* %adjChImg_V, [16384 x i8]* %y_1_V, [16384 x i8]* %y_2_V, [16384 x i8]* %y_3_V, [16384 x i8]* %y_4_V, [16384 x i8]* %y_5_V, [16384 x i1]* %y_6_V, [16384 x i1]* %y_7_V)" [deblur.cpp:83]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @ProxGS([16384 x i8]* %x_bar_V, [16384 x float]* %coe_a_M_real, [16384 x float]* %coe_a_M_imag, [16384 x float]* %coe_b)" [deblur.cpp:85]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @ProxGS([16384 x i8]* %x_bar_V, [16384 x float]* %coe_a_M_real, [16384 x float]* %coe_a_M_imag, [16384 x float]* %coe_b)" [deblur.cpp:85]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 84 [1/1] (1.76ns)   --->   "br label %1" [divergent.cpp:213->deblur.cpp:87]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 8.36>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %array_initialize.exit ], [ %add_ln213, %for_x1 ]" [divergent.cpp:213->deblur.cpp:87]   --->   Operation 85 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%j_0_i = phi i8 [ 0, %array_initialize.exit ], [ %select_ln218_1, %for_x1 ]" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 86 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%i_0_i = phi i8 [ 0, %array_initialize.exit ], [ %i, %for_x1 ]"   --->   Operation 87 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (2.31ns)   --->   "%icmp_ln213 = icmp eq i15 %indvar_flatten11, -16384" [divergent.cpp:213->deblur.cpp:87]   --->   Operation 88 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (1.94ns)   --->   "%add_ln213 = add i15 %indvar_flatten11, 1" [divergent.cpp:213->deblur.cpp:87]   --->   Operation 89 'add' 'add_ln213' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %Relax.exit, label %for_x1" [divergent.cpp:213->deblur.cpp:87]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.91ns)   --->   "%j = add i8 %j_0_i, 1" [divergent.cpp:213->deblur.cpp:87]   --->   Operation 91 'add' 'j' <Predicate = (!icmp_ln213)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln215 = icmp eq i8 %i_0_i, -128" [divergent.cpp:215->deblur.cpp:87]   --->   Operation 92 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln213)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (1.24ns)   --->   "%select_ln218 = select i1 %icmp_ln215, i8 0, i8 %i_0_i" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 93 'select' 'select_ln218' <Predicate = (!icmp_ln213)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (1.24ns)   --->   "%select_ln218_1 = select i1 %icmp_ln215, i8 %j, i8 %j_0_i" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 94 'select' 'select_ln218_1' <Predicate = (!icmp_ln213)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_6 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln218_1, i7 0)" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 95 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i15 %tmp_6 to i16" [divergent.cpp:216->deblur.cpp:87]   --->   Operation 96 'zext' 'zext_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i8 %select_ln218 to i16" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 97 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.94ns)   --->   "%add_ln321_1 = add i16 %zext_ln321_4, %zext_ln216" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 98 'add' 'add_ln321_1' <Predicate = (!icmp_ln213)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i16 %add_ln321_1 to i64" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 99 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%x_old_V_addr = getelementptr [16384 x i8]* %x_old_V, i64 0, i64 %zext_ln321_5" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 100 'getelementptr' 'x_old_V_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [16384 x i8]* %x_V, i64 0, i64 %zext_ln321_5" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 101 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%x_V_load = load i8* %x_V_addr, align 1" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 102 'load' 'x_V_load' <Predicate = (!icmp_ln213)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%x_old_V_load = load i8* %x_old_V_addr, align 1" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 103 'load' 'x_old_V_load' <Predicate = (!icmp_ln213)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_10 : Operation 104 [1/1] (1.91ns)   --->   "%i = add i8 %select_ln218, 1" [divergent.cpp:215->deblur.cpp:87]   --->   Operation 104 'add' 'i' <Predicate = (!icmp_ln213)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.42>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 106 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str140) nounwind" [divergent.cpp:216->deblur.cpp:87]   --->   Operation 107 'specloopname' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str140)" [divergent.cpp:216->deblur.cpp:87]   --->   Operation 108 'specregionbegin' 'tmp_18_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str241) nounwind" [divergent.cpp:217->deblur.cpp:87]   --->   Operation 109 'specpipeline' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%x_bar_V_addr = getelementptr [16384 x i8]* %x_bar_V, i64 0, i64 %zext_ln321_5" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 110 'getelementptr' 'x_bar_V_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 111 [1/2] (3.25ns)   --->   "%x_V_load = load i8* %x_V_addr, align 1" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 111 'load' 'x_V_load' <Predicate = (!icmp_ln213)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_11 : Operation 112 [1/2] (3.25ns)   --->   "%x_old_V_load = load i8* %x_old_V_addr, align 1" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 112 'load' 'x_old_V_load' <Predicate = (!icmp_ln213)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_11 : Operation 113 [1/1] (1.91ns)   --->   "%sub_ln214 = sub i8 %x_V_load, %x_old_V_load" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 113 'sub' 'sub_ln214' <Predicate = (!icmp_ln213)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (3.25ns)   --->   "store i8 %sub_ln214, i8* %x_bar_V_addr, align 1" [divergent.cpp:218->deblur.cpp:87]   --->   Operation 114 'store' <Predicate = (!icmp_ln213)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str140, i32 %tmp_18_i)" [divergent.cpp:219->deblur.cpp:87]   --->   Operation 115 'specregionend' 'empty_41' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 116 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.86>
ST_12 : Operation 117 [2/2] (1.86ns)   --->   "call fastcc void @array_copy([16384 x i8]* %x_V, [16384 x i8]* %Img_V)" [deblur.cpp:89]   --->   Operation 117 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %x_V, [16384 x i8]* %Img_V)" [deblur.cpp:89]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [deblur.cpp:91]   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjChImg_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ coe_a_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_a_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_bar_V            (alloca           ) [ 00111111111100]
x_old_V            (alloca           ) [ 00111111111100]
x_V                (alloca           ) [ 00111111111111]
y_1_V              (alloca           ) [ 00111111000000]
y_2_V              (alloca           ) [ 00111111000000]
y_3_V              (alloca           ) [ 00111111000000]
y_4_V              (alloca           ) [ 00111111000000]
y_5_V              (alloca           ) [ 00111111000000]
y_6_V              (alloca           ) [ 00111111000000]
y_7_V              (alloca           ) [ 00111111000000]
call_ln74          (call             ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000]
call_ln75          (call             ) [ 00000000000000]
br_ln41            (br               ) [ 00001100000000]
indvar_flatten     (phi              ) [ 00000100000000]
y_0_i              (phi              ) [ 00000100000000]
x_0_i              (phi              ) [ 00000100000000]
icmp_ln41          (icmp             ) [ 00000100000000]
add_ln41           (add              ) [ 00001100000000]
br_ln41            (br               ) [ 00000000000000]
y                  (add              ) [ 00000000000000]
specloopname_ln0   (specloopname     ) [ 00000000000000]
empty              (speclooptripcount) [ 00000000000000]
icmp_ln43          (icmp             ) [ 00000000000000]
select_ln46        (select           ) [ 00000000000000]
select_ln46_1      (select           ) [ 00001100000000]
tmp                (bitconcatenate   ) [ 00000000000000]
zext_ln44          (zext             ) [ 00000000000000]
specloopname_ln44  (specloopname     ) [ 00000000000000]
tmp_14_i           (specregionbegin  ) [ 00000000000000]
specpipeline_ln45  (specpipeline     ) [ 00000000000000]
zext_ln321         (zext             ) [ 00000000000000]
add_ln321          (add              ) [ 00000000000000]
zext_ln321_3       (zext             ) [ 00000000000000]
y_1_V_addr         (getelementptr    ) [ 00000000000000]
y_2_V_addr         (getelementptr    ) [ 00000000000000]
y_3_V_addr         (getelementptr    ) [ 00000000000000]
y_4_V_addr         (getelementptr    ) [ 00000000000000]
y_5_V_addr         (getelementptr    ) [ 00000000000000]
y_6_V_addr         (getelementptr    ) [ 00000000000000]
y_7_V_addr         (getelementptr    ) [ 00000000000000]
store_ln46         (store            ) [ 00000000000000]
specpipeline_ln47  (specpipeline     ) [ 00000000000000]
store_ln48         (store            ) [ 00000000000000]
specpipeline_ln49  (specpipeline     ) [ 00000000000000]
store_ln50         (store            ) [ 00000000000000]
specpipeline_ln51  (specpipeline     ) [ 00000000000000]
store_ln52         (store            ) [ 00000000000000]
specpipeline_ln53  (specpipeline     ) [ 00000000000000]
store_ln54         (store            ) [ 00000000000000]
specpipeline_ln55  (specpipeline     ) [ 00000000000000]
store_ln56         (store            ) [ 00000000000000]
specpipeline_ln57  (specpipeline     ) [ 00000000000000]
store_ln58         (store            ) [ 00000000000000]
empty_39           (specregionend    ) [ 00000000000000]
x                  (add              ) [ 00001100000000]
br_ln0             (br               ) [ 00001100000000]
call_ln81          (call             ) [ 00000000000000]
call_ln83          (call             ) [ 00000000000000]
call_ln85          (call             ) [ 00000000000000]
br_ln213           (br               ) [ 00000000011100]
indvar_flatten11   (phi              ) [ 00000000001000]
j_0_i              (phi              ) [ 00000000001000]
i_0_i              (phi              ) [ 00000000001000]
icmp_ln213         (icmp             ) [ 00000000001100]
add_ln213          (add              ) [ 00000000011100]
br_ln213           (br               ) [ 00000000000000]
j                  (add              ) [ 00000000000000]
icmp_ln215         (icmp             ) [ 00000000000000]
select_ln218       (select           ) [ 00000000000000]
select_ln218_1     (select           ) [ 00000000011100]
tmp_6              (bitconcatenate   ) [ 00000000000000]
zext_ln216         (zext             ) [ 00000000000000]
zext_ln321_4       (zext             ) [ 00000000000000]
add_ln321_1        (add              ) [ 00000000000000]
zext_ln321_5       (zext             ) [ 00000000001100]
x_old_V_addr       (getelementptr    ) [ 00000000001100]
x_V_addr           (getelementptr    ) [ 00000000001100]
i                  (add              ) [ 00000000011100]
specloopname_ln0   (specloopname     ) [ 00000000000000]
empty_40           (speclooptripcount) [ 00000000000000]
specloopname_ln216 (specloopname     ) [ 00000000000000]
tmp_18_i           (specregionbegin  ) [ 00000000000000]
specpipeline_ln217 (specpipeline     ) [ 00000000000000]
x_bar_V_addr       (getelementptr    ) [ 00000000000000]
x_V_load           (load             ) [ 00000000000000]
x_old_V_load       (load             ) [ 00000000000000]
sub_ln214          (sub              ) [ 00000000000000]
store_ln218        (store            ) [ 00000000000000]
empty_41           (specregionend    ) [ 00000000000000]
br_ln0             (br               ) [ 00000000011100]
call_ln89          (call             ) [ 00000000000000]
ret_ln91           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Img_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adjChImg_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjChImg_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coe_a_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coe_a_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coe_b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_copy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_channel_deblur_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_v1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProxGS"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_bar_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_bar_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_old_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_old_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_1_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="y_2_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_3_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="y_4_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="y_5_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_5_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="y_6_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_6_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y_7_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_7_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_1_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_1_V_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_2_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_2_V_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="y_3_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_3_V_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_4_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_4_V_addr/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="y_5_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_5_V_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_6_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_6_V_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_7_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_7_V_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln46_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln48_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln50_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln52_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln54_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln56_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln58_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="x_old_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_old_V_addr/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_old_V_load/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="x_bar_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_bar_V_addr/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln218_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/11 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="1"/>
<pin id="241" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="15" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="y_0_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_0_i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="x_0_i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="x_0_i_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="indvar_flatten11_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="1"/>
<pin id="274" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvar_flatten11_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="15" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/10 "/>
</bind>
</comp>

<comp id="283" class="1005" name="j_0_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_0_i_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/10 "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_0_i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_0_i_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_ProxGS_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="32" slack="0"/>
<pin id="310" dir="0" index="4" bw="32" slack="0"/>
<pin id="311" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_my_filter_v1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="324" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="326" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="327" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln83/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_array_copy_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/1 call_ln75/3 call_ln81/6 call_ln89/12 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln41_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="0"/>
<pin id="341" dir="0" index="1" bw="15" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln41_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="15" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="y_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln43_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln46_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln46_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="15" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln44_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln321_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln321_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="15" slack="0"/>
<pin id="398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln321_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_3/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="x_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln213_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="0" index="1" bw="15" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln213_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="j_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln215_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln218_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="8" slack="0"/>
<pin id="446" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln218_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_1/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="15" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln216_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="0"/>
<pin id="468" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln321_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_4/10 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln321_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="15" slack="0"/>
<pin id="477" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln321_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_5/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sub_ln214_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/11 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln41_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="0"/>
<pin id="504" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="507" class="1005" name="select_ln46_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="x_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_ln213_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln213 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln213_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="526" class="1005" name="select_ln218_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln218_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln321_5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln321_5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="x_old_V_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="1"/>
<pin id="538" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_old_V_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="x_V_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="1"/>
<pin id="543" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="112" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="118" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="124" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="130" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="136" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="142" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="148" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="203" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="6" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="2" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="72" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="243" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="243" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="254" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="265" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="265" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="357" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="351" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="254" pin="4"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="371" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="42" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="363" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="416"><net_src comp="363" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="276" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="24" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="276" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="287" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="298" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="298" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="436" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="430" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="287" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="450" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="442" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="490"><net_src comp="442" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="215" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="221" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="505"><net_src comp="345" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="510"><net_src comp="371" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="515"><net_src comp="412" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="520"><net_src comp="418" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="424" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="529"><net_src comp="450" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="534"><net_src comp="480" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="539"><net_src comp="203" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="544"><net_src comp="209" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="549"><net_src comp="486" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="298" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Img_V | {12 13 }
 - Input state : 
	Port: cross_channel_deblur : Img_V | {1 2 3 4 }
	Port: cross_channel_deblur : adjChImg_V | {6 7 }
	Port: cross_channel_deblur : coe_a_M_real | {8 9 }
	Port: cross_channel_deblur : coe_a_M_imag | {8 9 }
	Port: cross_channel_deblur : coe_b | {8 9 }
  - Chain level:
	State 1
		call_ln74 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln41 : 1
		add_ln41 : 1
		br_ln41 : 2
		y : 1
		icmp_ln43 : 1
		select_ln46 : 2
		select_ln46_1 : 2
		tmp : 3
		zext_ln44 : 4
		zext_ln321 : 3
		add_ln321 : 5
		zext_ln321_3 : 6
		y_1_V_addr : 7
		y_2_V_addr : 7
		y_3_V_addr : 7
		y_4_V_addr : 7
		y_5_V_addr : 7
		y_6_V_addr : 7
		y_7_V_addr : 7
		store_ln46 : 8
		store_ln48 : 8
		store_ln50 : 8
		store_ln52 : 8
		store_ln54 : 8
		store_ln56 : 8
		store_ln58 : 8
		empty_39 : 1
		x : 3
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln213 : 1
		add_ln213 : 1
		br_ln213 : 2
		j : 1
		icmp_ln215 : 1
		select_ln218 : 2
		select_ln218_1 : 2
		tmp_6 : 3
		zext_ln216 : 4
		zext_ln321_4 : 3
		add_ln321_1 : 5
		zext_ln321_5 : 6
		x_old_V_addr : 7
		x_V_addr : 7
		x_V_load : 8
		x_old_V_load : 8
		i : 3
	State 11
		sub_ln214 : 1
		store_ln218 : 2
		empty_41 : 1
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_ProxGS_fu_305    |   202   |    58   | 67.8625 |  23044  |  24256  |    0    |
|   call   | grp_my_filter_v1_fu_316 |   152   |    0    | 37.1947 |   1078  |   1264  |    0    |
|          |  grp_array_copy_fu_330  |    0    |    0    |  1.769  |   141   |   121   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     add_ln41_fu_345     |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         y_fu_351        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln321_fu_395    |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |         x_fu_412        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln213_fu_424    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         j_fu_430        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln321_1_fu_474   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         i_fu_486        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     icmp_ln41_fu_339    |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |     icmp_ln43_fu_357    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln213_fu_418    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln215_fu_436    |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |    select_ln46_fu_363   |    0    |    0    |    0    |    0    |    8    |    0    |
|  select  |   select_ln46_1_fu_371  |    0    |    0    |    0    |    0    |    8    |    0    |
|          |   select_ln218_fu_442   |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln218_1_fu_450  |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |     sub_ln214_fu_492    |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|        tmp_fu_379       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_6_fu_458      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     zext_ln44_fu_387    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln321_fu_391    |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln321_3_fu_401   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln216_fu_466    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln321_4_fu_470   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln321_5_fu_480   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                         |   354   |    58   | 106.826 |  24263  |  25880  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  x_V  |    8   |    0   |    0   |    0   |
|x_bar_V|    8   |    0   |    0   |    0   |
|x_old_V|    8   |    0   |    0   |    0   |
| y_1_V |    8   |    0   |    0   |    0   |
| y_2_V |    8   |    0   |    0   |    0   |
| y_3_V |    8   |    0   |    0   |    0   |
| y_4_V |    8   |    0   |    0   |    0   |
| y_5_V |    8   |    0   |    0   |    0   |
| y_6_V |    1   |    0   |    0   |    0   |
| y_7_V |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   66   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln213_reg_521   |   15   |
|    add_ln41_reg_502    |   15   |
|      i_0_i_reg_294     |    8   |
|        i_reg_546       |    8   |
|   icmp_ln213_reg_517   |    1   |
|indvar_flatten11_reg_272|   15   |
| indvar_flatten_reg_239 |   15   |
|      j_0_i_reg_283     |    8   |
| select_ln218_1_reg_526 |    8   |
|  select_ln46_1_reg_507 |    8   |
|      x_0_i_reg_261     |    8   |
|    x_V_addr_reg_541    |   14   |
|  x_old_V_addr_reg_536  |   14   |
|        x_reg_512       |    8   |
|      y_0_i_reg_250     |    8   |
|  zext_ln321_5_reg_531  |   64   |
+------------------------+--------+
|          Total         |   217  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_215   |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_221   |  p0  |   2  |  14  |   28   ||    9    |
| grp_array_copy_fu_330 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   72   ||  5.307  ||    27   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   354  |   58   |   106  |  24263 |  25880 |    0   |
|   Memory  |   66   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   217  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   420  |   58   |   112  |  24480 |  25907 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
