// Seed: 1025837442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  wire ["" : 1 'b0] id_15;
endmodule
module module_0 #(
    parameter id_3 = 32'd48
) (
    module_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_3] = id_4;
  parameter id_5 = 1;
  wire id_6;
  or primCall (id_1, id_5, id_4, id_6);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_4,
      id_6,
      id_5,
      id_5
  );
endmodule
