Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 10:25:11 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_2_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 DUT/Delay1No41_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add116_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.095ns (32.628%)  route 2.261ns (67.372%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 6.191 - 4.000 ) 
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.711ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.646ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=20192, routed)       1.793     2.751    DUT/Delay1No41_instance/clk_IBUF_BUFG
    SLICE_X131Y351       FDCE                                         r  DUT/Delay1No41_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y351       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.830 r  DUT/Delay1No41_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.770     3.600    DUT/Delay1No40_instance/Y_reg[33]_0[0]
    SLICE_X123Y383       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.698 r  DUT/Delay1No40_instance/geqOp_carry_i_16__6/O
                         net (fo=1, routed)           0.009     3.707    DUT/Add116_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X123Y383       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.897 r  DUT/Add116_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.923    DUT/Add116_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y384       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.938 r  DUT/Add116_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.964    DUT/Add116_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y385       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.016 r  DUT/Add116_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.352     4.368    DUT/Delay1No41_instance/CO[0]
    SLICE_X121Y387       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.478 f  DUT/Delay1No41_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.227     4.705    DUT/Delay1No40_instance/Y_reg[23]_0[0]
    SLICE_X122Y385       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.857 f  DUT/Delay1No40_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.096     4.953    DUT/Delay1No40_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X122Y385       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.051 r  DUT/Delay1No40_instance/shiftedFracY_d1[49]_i_7__6/O
                         net (fo=32, routed)          0.156     5.207    DUT/Delay1No41_instance/Y_reg[23]_0
    SLICE_X124Y385       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     5.359 r  DUT/Delay1No41_instance/shiftedFracY_d1[26]_i_2__6/O
                         net (fo=5, routed)           0.310     5.669    DUT/Delay1No41_instance/level2__0[19]
    SLICE_X125Y383       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     5.767 r  DUT/Delay1No41_instance/shiftedFracY_d1[38]_i_1__6/O
                         net (fo=2, routed)           0.217     5.984    DUT/Delay1No41_instance/level4__0[16]
    SLICE_X121Y383       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.035 r  DUT/Delay1No41_instance/shiftedFracY_d1[22]_i_1__6/O
                         net (fo=1, routed)           0.072     6.107    DUT/Add116_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X121Y383       FDRE                                         r  DUT/Add116_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=20192, routed)       1.524     6.191    DUT/Add116_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X121Y383       FDRE                                         r  DUT/Add116_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.360     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X121Y383       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.541    DUT/Add116_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.541    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  0.434    




