<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">pwm.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="pwm_8h__dep__incl.gif" border="0" usemap="#apwm_8hdep" alt=""/></div>
</div>
</div>
<p><a href="pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html">Pwm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> hardware registers.  <a href="struct_pwm_ch__num.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm_cmp.html" title="PwmCmp hardware registers.">PwmCmp</a> hardware registers.  <a href="struct_pwm_cmp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a50ad77e55d2813cbaa887a2c3c3dac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a50ad77e55d2813cbaa887a2c3c3dac77">PWM_CCNT_CNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#aacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>)</td></tr>
<tr class="memdesc:a50ad77e55d2813cbaa887a2c3c3dac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CCNT) Channel Counter Register  <br /></td></tr>
<tr class="separator:a50ad77e55d2813cbaa887a2c3c3dac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf83288cd3d60a64c5f5ca649d90787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aacf83288cd3d60a64c5f5ca649d90787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41fa252ae7e9c1afb1ed033146edabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a41fa252ae7e9c1afb1ed033146edabff">PWM_CDTY_CDTY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)))</td></tr>
<tr class="separator:a41fa252ae7e9c1afb1ed033146edabff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d16af3f59ccddcf4f629ea3c5852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)</td></tr>
<tr class="memdesc:aed15d16af3f59ccddcf4f629ea3c5852"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTY) Channel Duty-Cycle  <br /></td></tr>
<tr class="separator:aed15d16af3f59ccddcf4f629ea3c5852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c53da07d308aaa980f5d3e997be72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad9c53da07d308aaa980f5d3e997be72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69460f40bbe07d9e2d8112525c0f6eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a69460f40bbe07d9e2d8112525c0f6eb5">PWM_CDTYUPD_CDTYUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)))</td></tr>
<tr class="separator:a69460f40bbe07d9e2d8112525c0f6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)</td></tr>
<tr class="memdesc:a4744918a2d9e85d39bfc066b0d9a6e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTYUPD) Channel Duty-Cycle Update  <br /></td></tr>
<tr class="separator:a4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ebfb063219cd157b8360721811c4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac8ebfb063219cd157b8360721811c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16461ed8470a94e042b6b0c7b1eac316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a16461ed8470a94e042b6b0c7b1eac316">PWM_CLK_DIVA</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)))</td></tr>
<tr class="separator:a16461ed8470a94e042b6b0c7b1eac316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af333c9ff5302685fd4ef18860428d30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af333c9ff5302685fd4ef18860428d30b">PWM_CLK_DIVA_CLKA_POFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af333c9ff5302685fd4ef18860428d30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA clock is turned off  <br /></td></tr>
<tr class="separator:af333c9ff5302685fd4ef18860428d30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c8665c750fe9e496bb150cfac30cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)</td></tr>
<tr class="memdesc:a89c8665c750fe9e496bb150cfac30cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA Divide Factor  <br /></td></tr>
<tr class="separator:a89c8665c750fe9e496bb150cfac30cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd838365b1e8ff1cd90d647ab9f91bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afd838365b1e8ff1cd90d647ab9f91bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ceccd8bb496ddef9650533b6168bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a61ceccd8bb496ddef9650533b6168bd4">PWM_CLK_DIVA_PREA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a61ceccd8bb496ddef9650533b6168bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA clock is clock selected by PREA  <br /></td></tr>
<tr class="separator:a61ceccd8bb496ddef9650533b6168bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78313c3c81971a4d15098efafe65705d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a78313c3c81971a4d15098efafe65705d">PWM_CLK_DIVB</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)))</td></tr>
<tr class="separator:a78313c3c81971a4d15098efafe65705d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74dee51491421d03783282b256287e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae74dee51491421d03783282b256287e8">PWM_CLK_DIVB_CLKB_POFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ae74dee51491421d03783282b256287e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB clock is turned off  <br /></td></tr>
<tr class="separator:ae74dee51491421d03783282b256287e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f10b800816f89c333627527117fdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)</td></tr>
<tr class="memdesc:a0f10b800816f89c333627527117fdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB Divide Factor  <br /></td></tr>
<tr class="separator:a0f10b800816f89c333627527117fdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad68719957eb425c8c4dc8c35a891b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4ad68719957eb425c8c4dc8c35a891b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab33aacf0706fdcd8ca7363dc41ad65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aab33aacf0706fdcd8ca7363dc41ad65a">PWM_CLK_DIVB_PREB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aab33aacf0706fdcd8ca7363dc41ad65a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB clock is clock selected by PREB  <br /></td></tr>
<tr class="separator:aab33aacf0706fdcd8ca7363dc41ad65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ac408ebfd0225cef38195e24868d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad3ac408ebfd0225cef38195e24868d97">PWM_CLK_PREA</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#adbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)))</td></tr>
<tr class="separator:ad3ac408ebfd0225cef38195e24868d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab300b068db4180313e75b24ddaa91f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab300b068db4180313e75b24ddaa91f39">PWM_CLK_PREA_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ab300b068db4180313e75b24ddaa91f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock  <br /></td></tr>
<tr class="separator:ab300b068db4180313e75b24ddaa91f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac8af0adc0d5842914af03ef91e93ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4ac8af0adc0d5842914af03ef91e93ce">PWM_CLK_PREA_CLK_DIV1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4ac8af0adc0d5842914af03ef91e93ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/1024  <br /></td></tr>
<tr class="separator:a4ac8af0adc0d5842914af03ef91e93ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcee1a03b78b3780326312cee74a047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8dcee1a03b78b3780326312cee74a047">PWM_CLK_PREA_CLK_DIV128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a8dcee1a03b78b3780326312cee74a047"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/128  <br /></td></tr>
<tr class="separator:a8dcee1a03b78b3780326312cee74a047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f267cef8537959fed3cef3ed7ef469f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7f267cef8537959fed3cef3ed7ef469f">PWM_CLK_PREA_CLK_DIV16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a7f267cef8537959fed3cef3ed7ef469f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/16  <br /></td></tr>
<tr class="separator:a7f267cef8537959fed3cef3ed7ef469f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38558e2ea043d4cca8f6c35c0bb0ff4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a38558e2ea043d4cca8f6c35c0bb0ff4e">PWM_CLK_PREA_CLK_DIV2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a38558e2ea043d4cca8f6c35c0bb0ff4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/2  <br /></td></tr>
<tr class="separator:a38558e2ea043d4cca8f6c35c0bb0ff4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6c73e5a4deebd5e429bd3aaadf837b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2b6c73e5a4deebd5e429bd3aaadf837b">PWM_CLK_PREA_CLK_DIV256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2b6c73e5a4deebd5e429bd3aaadf837b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/256  <br /></td></tr>
<tr class="separator:a2b6c73e5a4deebd5e429bd3aaadf837b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aef63cb91c8c22ddfd7b0cf2cedf0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1aef63cb91c8c22ddfd7b0cf2cedf0df">PWM_CLK_PREA_CLK_DIV32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a1aef63cb91c8c22ddfd7b0cf2cedf0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/32  <br /></td></tr>
<tr class="separator:a1aef63cb91c8c22ddfd7b0cf2cedf0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dadde787d0e63c8b8768808fe99a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a03dadde787d0e63c8b8768808fe99a2a">PWM_CLK_PREA_CLK_DIV4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a03dadde787d0e63c8b8768808fe99a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/4  <br /></td></tr>
<tr class="separator:a03dadde787d0e63c8b8768808fe99a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af721401087a93bac5aeb4bf8a9ac235e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af721401087a93bac5aeb4bf8a9ac235e">PWM_CLK_PREA_CLK_DIV512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af721401087a93bac5aeb4bf8a9ac235e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/512  <br /></td></tr>
<tr class="separator:af721401087a93bac5aeb4bf8a9ac235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178e412966e10c888eac32104042a581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a178e412966e10c888eac32104042a581">PWM_CLK_PREA_CLK_DIV64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a178e412966e10c888eac32104042a581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/64  <br /></td></tr>
<tr class="separator:a178e412966e10c888eac32104042a581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a88000ff27a08dbbeebf81334c5da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a75a88000ff27a08dbbeebf81334c5da6">PWM_CLK_PREA_CLK_DIV8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a75a88000ff27a08dbbeebf81334c5da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/8  <br /></td></tr>
<tr class="separator:a75a88000ff27a08dbbeebf81334c5da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb35b3639a0d9d55ca300d6d3bca442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)</td></tr>
<tr class="memdesc:adbb35b3639a0d9d55ca300d6d3bca442"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA Source Clock Selection  <br /></td></tr>
<tr class="separator:adbb35b3639a0d9d55ca300d6d3bca442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7994ea88a42a5f7e712d13777a421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1c7994ea88a42a5f7e712d13777a421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8fe1e42e8c243737138f76d097056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9e8fe1e42e8c243737138f76d097056b">PWM_CLK_PREB</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)))</td></tr>
<tr class="separator:a9e8fe1e42e8c243737138f76d097056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8a99142a42d9837ff2a44e705d2151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ada8a99142a42d9837ff2a44e705d2151">PWM_CLK_PREB_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ada8a99142a42d9837ff2a44e705d2151"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock  <br /></td></tr>
<tr class="separator:ada8a99142a42d9837ff2a44e705d2151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f6d0e24b13520c2a68e86b083210e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae9f6d0e24b13520c2a68e86b083210e2">PWM_CLK_PREB_CLK_DIV1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 24)</td></tr>
<tr class="memdesc:ae9f6d0e24b13520c2a68e86b083210e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/1024  <br /></td></tr>
<tr class="separator:ae9f6d0e24b13520c2a68e86b083210e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47109fac5979f7f7f1db16ae132e46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae47109fac5979f7f7f1db16ae132e46c">PWM_CLK_PREB_CLK_DIV128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ae47109fac5979f7f7f1db16ae132e46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/128  <br /></td></tr>
<tr class="separator:ae47109fac5979f7f7f1db16ae132e46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272798784c4448ea5da47865ea948ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a272798784c4448ea5da47865ea948ca8">PWM_CLK_PREB_CLK_DIV16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a272798784c4448ea5da47865ea948ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/16  <br /></td></tr>
<tr class="separator:a272798784c4448ea5da47865ea948ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb79daa408c2df519f53f37f31abd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9cb79daa408c2df519f53f37f31abd80">PWM_CLK_PREB_CLK_DIV2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a9cb79daa408c2df519f53f37f31abd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/2  <br /></td></tr>
<tr class="separator:a9cb79daa408c2df519f53f37f31abd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3614b1a76b5b63428c8231cc383504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf3614b1a76b5b63428c8231cc383504">PWM_CLK_PREB_CLK_DIV256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 24)</td></tr>
<tr class="memdesc:aaf3614b1a76b5b63428c8231cc383504"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/256  <br /></td></tr>
<tr class="separator:aaf3614b1a76b5b63428c8231cc383504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4de5b8ddb644118817ce6b1f79a8b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad4de5b8ddb644118817ce6b1f79a8b30">PWM_CLK_PREB_CLK_DIV32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ad4de5b8ddb644118817ce6b1f79a8b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/32  <br /></td></tr>
<tr class="separator:ad4de5b8ddb644118817ce6b1f79a8b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e2eea88e4ca9f8e81343ad1d9e89e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad2e2eea88e4ca9f8e81343ad1d9e89e7">PWM_CLK_PREB_CLK_DIV4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ad2e2eea88e4ca9f8e81343ad1d9e89e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/4  <br /></td></tr>
<tr class="separator:ad2e2eea88e4ca9f8e81343ad1d9e89e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53b1dd4e614b72e3637aa44763d1620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa53b1dd4e614b72e3637aa44763d1620">PWM_CLK_PREB_CLK_DIV512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 24)</td></tr>
<tr class="memdesc:aa53b1dd4e614b72e3637aa44763d1620"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/512  <br /></td></tr>
<tr class="separator:aa53b1dd4e614b72e3637aa44763d1620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a377f7927763346eff57e2098755ab1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a377f7927763346eff57e2098755ab1e2">PWM_CLK_PREB_CLK_DIV64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a377f7927763346eff57e2098755ab1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/64  <br /></td></tr>
<tr class="separator:a377f7927763346eff57e2098755ab1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb7053788983f89006d89f91cde9c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0bb7053788983f89006d89f91cde9c0a">PWM_CLK_PREB_CLK_DIV8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a0bb7053788983f89006d89f91cde9c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) Peripheral clock/8  <br /></td></tr>
<tr class="separator:a0bb7053788983f89006d89f91cde9c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018cb44fee3f5be1802a35baf46b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)</td></tr>
<tr class="memdesc:a018cb44fee3f5be1802a35baf46b8a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKB Source Clock Selection  <br /></td></tr>
<tr class="separator:a018cb44fee3f5be1802a35baf46b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f9538f09a306acf682d98930f2a954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad3f9538f09a306acf682d98930f2a954">PWM_CMPM_CEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad3f9538f09a306acf682d98930f2a954"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Enable  <br /></td></tr>
<tr class="separator:ad3f9538f09a306acf682d98930f2a954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d54748d1536414c80dac1643bebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a42d54748d1536414c80dac1643bebbf1">PWM_CMPM_CPR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)))</td></tr>
<tr class="separator:a42d54748d1536414c80dac1643bebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)</td></tr>
<tr class="memdesc:a7951fd10abe22d74f4c2c6e9802a3f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period  <br /></td></tr>
<tr class="separator:a7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a29a209b1ea5b419265afa240cdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a081a29a209b1ea5b419265afa240cdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3be5e55b87abd7e1687d9be77595a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac3be5e55b87abd7e1687d9be77595a26">PWM_CMPM_CPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)))</td></tr>
<tr class="separator:ac3be5e55b87abd7e1687d9be77595a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2945c884ad4aab06150ae99c19542202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)</td></tr>
<tr class="memdesc:a2945c884ad4aab06150ae99c19542202"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period Counter  <br /></td></tr>
<tr class="separator:a2945c884ad4aab06150ae99c19542202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836c4e58d85e35a123223da621292f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a836c4e58d85e35a123223da621292f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20d4465cd3dc1f875cfe5060df67630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac20d4465cd3dc1f875cfe5060df67630">PWM_CMPM_CTR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)))</td></tr>
<tr class="separator:ac20d4465cd3dc1f875cfe5060df67630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b8e7533c5db154116c6f8797e18bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)</td></tr>
<tr class="memdesc:a32b8e7533c5db154116c6f8797e18bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Trigger  <br /></td></tr>
<tr class="separator:a32b8e7533c5db154116c6f8797e18bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57626ea1939e8f352300ecf93be1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:af57626ea1939e8f352300ecf93be1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133c06bab5d24a9d97b1c7f44c698ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a133c06bab5d24a9d97b1c7f44c698ae4">PWM_CMPM_CUPR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)))</td></tr>
<tr class="separator:a133c06bab5d24a9d97b1c7f44c698ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd54a225ed379648b3693dfbcc56a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)</td></tr>
<tr class="memdesc:aadd54a225ed379648b3693dfbcc56a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period  <br /></td></tr>
<tr class="separator:aadd54a225ed379648b3693dfbcc56a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487940e89e6d4b4a554a13b88e876c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a487940e89e6d4b4a554a13b88e876c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1103977edb4f7f53e3050ded3900262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae1103977edb4f7f53e3050ded3900262">PWM_CMPM_CUPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)))</td></tr>
<tr class="separator:ae1103977edb4f7f53e3050ded3900262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbf78eae63da097297b020afcf6febe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)</td></tr>
<tr class="memdesc:a2fbf78eae63da097297b020afcf6febe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period Counter  <br /></td></tr>
<tr class="separator:a2fbf78eae63da097297b020afcf6febe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046611de8ee0cc576937fed666f286ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a046611de8ee0cc576937fed666f286ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63120711aff24e164abacbf8283ad2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a63120711aff24e164abacbf8283ad2f0">PWM_CMPMUPD_CENUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a63120711aff24e164abacbf8283ad2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Enable Update  <br /></td></tr>
<tr class="separator:a63120711aff24e164abacbf8283ad2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55aea1151db2640b6a1fafb9a7cc023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a55aea1151db2640b6a1fafb9a7cc023e">PWM_CMPMUPD_CPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)))</td></tr>
<tr class="separator:a55aea1151db2640b6a1fafb9a7cc023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)</td></tr>
<tr class="memdesc:a9a42f6b4ac753fe27df637c3cfba9ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Period Update  <br /></td></tr>
<tr class="separator:a9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172bcf93f25ed51f493dff85c9ab569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a172bcf93f25ed51f493dff85c9ab569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb8523c1acf3002ed4e7e9097af440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa7fb8523c1acf3002ed4e7e9097af440">PWM_CMPMUPD_CTRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)))</td></tr>
<tr class="separator:aa7fb8523c1acf3002ed4e7e9097af440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4963293459d57314102b2a14c2d9c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)</td></tr>
<tr class="memdesc:ae4963293459d57314102b2a14c2d9c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Trigger Update  <br /></td></tr>
<tr class="separator:ae4963293459d57314102b2a14c2d9c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51d75e45c3eb87cf7a0c94d36919e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aa51d75e45c3eb87cf7a0c94d36919e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62488dad3ad02edd4b9f10186f329f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a62488dad3ad02edd4b9f10186f329f91">PWM_CMPMUPD_CUPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)))</td></tr>
<tr class="separator:a62488dad3ad02edd4b9f10186f329f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54677fe388d0a3e54a38a078f36137bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)</td></tr>
<tr class="memdesc:a54677fe388d0a3e54a38a078f36137bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Update Period Update  <br /></td></tr>
<tr class="separator:a54677fe388d0a3e54a38a078f36137bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215cfa6f967c8c69cb03500156c783e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a215cfa6f967c8c69cb03500156c783e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c785b8594eae01c0c8b1c52b823f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a91c785b8594eae01c0c8b1c52b823f36">PWM_CMPV_CV</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)))</td></tr>
<tr class="separator:a91c785b8594eae01c0c8b1c52b823f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f836e7af802c562b6c84db59f333e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)</td></tr>
<tr class="memdesc:a6f836e7af802c562b6c84db59f333e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value  <br /></td></tr>
<tr class="separator:a6f836e7af802c562b6c84db59f333e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4299c4528ffdef7d23c13e1e9a975bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4299c4528ffdef7d23c13e1e9a975bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cfa2d6b73b73550360250af30a5224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a24cfa2d6b73b73550360250af30a5224">PWM_CMPV_CVM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a24cfa2d6b73b73550360250af30a5224"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value Mode  <br /></td></tr>
<tr class="separator:a24cfa2d6b73b73550360250af30a5224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588c81afa5376f6abb27ce1dbe05578f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a588c81afa5376f6abb27ce1dbe05578f">PWM_CMPVUPD_CVMUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a588c81afa5376f6abb27ce1dbe05578f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Mode Update  <br /></td></tr>
<tr class="separator:a588c81afa5376f6abb27ce1dbe05578f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289a10af1c9e1d2817c5394ca5ab052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a289a10af1c9e1d2817c5394ca5ab052f">PWM_CMPVUPD_CVUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)))</td></tr>
<tr class="separator:a289a10af1c9e1d2817c5394ca5ab052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814522233f8137b734c794b115c82d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)</td></tr>
<tr class="memdesc:a814522233f8137b734c794b115c82d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Update  <br /></td></tr>
<tr class="separator:a814522233f8137b734c794b115c82d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d9ce6aa5ce448194cfda50721bd5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a00d9ce6aa5ce448194cfda50721bd5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a389acb2fd3cb962a815dc9bebf0d8c3b">PWM_CMR_CALG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a389acb2fd3cb962a815dc9bebf0d8c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Alignment  <br /></td></tr>
<tr class="separator:a389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb07f5754d14efb326e0a4a6d0d275c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0bb07f5754d14efb326e0a4a6d0d275c">PWM_CMR_CES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a0bb07f5754d14efb326e0a4a6d0d275c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Counter Event Selection  <br /></td></tr>
<tr class="separator:a0bb07f5754d14efb326e0a4a6d0d275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf63b55ca5a5fca06ef63e14542b6d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf63b55ca5a5fca06ef63e14542b6d80">PWM_CMR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aaf63b55ca5a5fca06ef63e14542b6d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Polarity  <br /></td></tr>
<tr class="separator:aaf63b55ca5a5fca06ef63e14542b6d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e7defd2dba13c0fff86d6496e86bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae06e7defd2dba13c0fff86d6496e86bd">PWM_CMR_CPRE</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)))</td></tr>
<tr class="separator:ae06e7defd2dba13c0fff86d6496e86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc71e46b25f8e3523370fac72f5d033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8bc71e46b25f8e3523370fac72f5d033">PWM_CMR_CPRE_CLKA</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8bc71e46b25f8e3523370fac72f5d033"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock A  <br /></td></tr>
<tr class="separator:a8bc71e46b25f8e3523370fac72f5d033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f75d57082c66e697b6e9a0d1c7a871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a61f75d57082c66e697b6e9a0d1c7a871">PWM_CMR_CPRE_CLKB</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a61f75d57082c66e697b6e9a0d1c7a871"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock B  <br /></td></tr>
<tr class="separator:a61f75d57082c66e697b6e9a0d1c7a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3f3920d928ba2aa52de186a445d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d3f3920d928ba2aa52de186a445d0f4">PWM_CMR_CPRE_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5d3f3920d928ba2aa52de186a445d0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock  <br /></td></tr>
<tr class="separator:a5d3f3920d928ba2aa52de186a445d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaead3bc15fbccd0c23d23c9f357c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afaead3bc15fbccd0c23d23c9f357c33e">PWM_CMR_CPRE_MCK_DIV_1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:afaead3bc15fbccd0c23d23c9f357c33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/1024  <br /></td></tr>
<tr class="separator:afaead3bc15fbccd0c23d23c9f357c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a10a7bb26e066c5898b0e543488c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6a10a7bb26e066c5898b0e543488c024">PWM_CMR_CPRE_MCK_DIV_128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6a10a7bb26e066c5898b0e543488c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/128  <br /></td></tr>
<tr class="separator:a6a10a7bb26e066c5898b0e543488c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891db67f708bac4e03b331dbe2b9b736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a891db67f708bac4e03b331dbe2b9b736">PWM_CMR_CPRE_MCK_DIV_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a891db67f708bac4e03b331dbe2b9b736"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/16  <br /></td></tr>
<tr class="separator:a891db67f708bac4e03b331dbe2b9b736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ce0b9a18a244345e0bfa53ca090dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37ce0b9a18a244345e0bfa53ca090dae">PWM_CMR_CPRE_MCK_DIV_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a37ce0b9a18a244345e0bfa53ca090dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/2  <br /></td></tr>
<tr class="separator:a37ce0b9a18a244345e0bfa53ca090dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9225f1847a5fd90ee574dcb2621d1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9225f1847a5fd90ee574dcb2621d1837">PWM_CMR_CPRE_MCK_DIV_256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9225f1847a5fd90ee574dcb2621d1837"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/256  <br /></td></tr>
<tr class="separator:a9225f1847a5fd90ee574dcb2621d1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46686466d77516d464299debf2704d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab46686466d77516d464299debf2704d1">PWM_CMR_CPRE_MCK_DIV_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab46686466d77516d464299debf2704d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/32  <br /></td></tr>
<tr class="separator:ab46686466d77516d464299debf2704d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64626b14684edb5448046b2ba3ddcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa64626b14684edb5448046b2ba3ddcdf">PWM_CMR_CPRE_MCK_DIV_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa64626b14684edb5448046b2ba3ddcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/4  <br /></td></tr>
<tr class="separator:aa64626b14684edb5448046b2ba3ddcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab1f378d7d346306ac6c6db37fcbf3a4e">PWM_CMR_CPRE_MCK_DIV_512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab1f378d7d346306ac6c6db37fcbf3a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/512  <br /></td></tr>
<tr class="separator:ab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf069ffac1c8b10527ca0aa9172007f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abf069ffac1c8b10527ca0aa9172007f7">PWM_CMR_CPRE_MCK_DIV_64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:abf069ffac1c8b10527ca0aa9172007f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/64  <br /></td></tr>
<tr class="separator:abf069ffac1c8b10527ca0aa9172007f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae7938e69e6d1c6f171c8f0cc14c18f61">PWM_CMR_CPRE_MCK_DIV_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae7938e69e6d1c6f171c8f0cc14c18f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Peripheral clock/8  <br /></td></tr>
<tr class="separator:ae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cd448e4b8d4338768b6d3c01087a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)</td></tr>
<tr class="memdesc:aa7cd448e4b8d4338768b6d3c01087a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Pre-scaler  <br /></td></tr>
<tr class="separator:aa7cd448e4b8d4338768b6d3c01087a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5badf58a9dad60e51cc93b3bd3b50857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5badf58a9dad60e51cc93b3bd3b50857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e1477bf352624727ff3a58db213be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad4e1477bf352624727ff3a58db213be8">PWM_CMR_DPOLI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad4e1477bf352624727ff3a58db213be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Disabled Polarity Inverted  <br /></td></tr>
<tr class="separator:ad4e1477bf352624727ff3a58db213be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a10f3a5ee3f69d0a8a1c74b8d439b0383">PWM_CMR_DTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time Generator Enable  <br /></td></tr>
<tr class="separator:a10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab717ec6a8d10c26426079bd5f86e9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aab717ec6a8d10c26426079bd5f86e9b2">PWM_CMR_DTHI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aab717ec6a8d10c26426079bd5f86e9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMHx Output Inverted  <br /></td></tr>
<tr class="separator:aab717ec6a8d10c26426079bd5f86e9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa403af8b6427a80c569435793bc32a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa403af8b6427a80c569435793bc32a30">PWM_CMR_DTLI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aa403af8b6427a80c569435793bc32a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMLx Output Inverted  <br /></td></tr>
<tr class="separator:aa403af8b6427a80c569435793bc32a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3a78a54d45a88c4de5489532254612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8e3a78a54d45a88c4de5489532254612">PWM_CMR_PPM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a8e3a78a54d45a88c4de5489532254612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Push-Pull Mode  <br /></td></tr>
<tr class="separator:a8e3a78a54d45a88c4de5489532254612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0bd8f4431c759ed715d81de18a8eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5b0bd8f4431c759ed715d81de18a8eac">PWM_CMR_TCTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a5b0bd8f4431c759ed715d81de18a8eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Timer Counter Trigger Selection  <br /></td></tr>
<tr class="separator:a5b0bd8f4431c759ed715d81de18a8eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0286fa373fce5c6a2e8a5caa773fa792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0286fa373fce5c6a2e8a5caa773fa792">PWM_CMR_UPDS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a0286fa373fce5c6a2e8a5caa773fa792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Update Selection  <br /></td></tr>
<tr class="separator:a0286fa373fce5c6a2e8a5caa773fa792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacc079939259afb417d8e9fb9ff4300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aeacc079939259afb417d8e9fb9ff4300">PWM_CMUPD0_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aeacc079939259afb417d8e9fb9ff4300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD0) Channel Polarity Inversion Update  <br /></td></tr>
<tr class="separator:aeacc079939259afb417d8e9fb9ff4300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fd5395da2c945ec0e94ebde1670a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a56fd5395da2c945ec0e94ebde1670a25">PWM_CMUPD0_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a56fd5395da2c945ec0e94ebde1670a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD0) Channel Polarity Update  <br /></td></tr>
<tr class="separator:a56fd5395da2c945ec0e94ebde1670a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50bff84255cf8d47bb7e2c4e775b5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa50bff84255cf8d47bb7e2c4e775b5ee">PWM_CMUPD1_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aa50bff84255cf8d47bb7e2c4e775b5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD1) Channel Polarity Inversion Update  <br /></td></tr>
<tr class="separator:aa50bff84255cf8d47bb7e2c4e775b5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383258dd68353cc8e9cdb6e4685da924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a383258dd68353cc8e9cdb6e4685da924">PWM_CMUPD1_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a383258dd68353cc8e9cdb6e4685da924"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD1) Channel Polarity Update  <br /></td></tr>
<tr class="separator:a383258dd68353cc8e9cdb6e4685da924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b747b7dce5a1fc7f53615b8965d928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a41b747b7dce5a1fc7f53615b8965d928">PWM_CMUPD2_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a41b747b7dce5a1fc7f53615b8965d928"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD2) Channel Polarity Inversion Update  <br /></td></tr>
<tr class="separator:a41b747b7dce5a1fc7f53615b8965d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dff80eff38ba41b19437319c77f17b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5dff80eff38ba41b19437319c77f17b1">PWM_CMUPD2_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a5dff80eff38ba41b19437319c77f17b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD2) Channel Polarity Update  <br /></td></tr>
<tr class="separator:a5dff80eff38ba41b19437319c77f17b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2999f989a5f1c10f4662d070919f8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae2999f989a5f1c10f4662d070919f8b5">PWM_CMUPD3_CPOLINVUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ae2999f989a5f1c10f4662d070919f8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD3) Channel Polarity Inversion Update  <br /></td></tr>
<tr class="separator:ae2999f989a5f1c10f4662d070919f8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14cfa3eca93d568658b9f59641473437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a14cfa3eca93d568658b9f59641473437">PWM_CMUPD3_CPOLUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a14cfa3eca93d568658b9f59641473437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMUPD3) Channel Polarity Update  <br /></td></tr>
<tr class="separator:a14cfa3eca93d568658b9f59641473437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436c7760905f428657aa5b449947a798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a436c7760905f428657aa5b449947a798">PWM_CPRD_CPRD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)))</td></tr>
<tr class="separator:a436c7760905f428657aa5b449947a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5af6b617a5d5e4da51ade21024e340d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)</td></tr>
<tr class="memdesc:ae5af6b617a5d5e4da51ade21024e340d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRD) Channel Period  <br /></td></tr>
<tr class="separator:ae5af6b617a5d5e4da51ade21024e340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e63c47355a0e697cf879301bdcfe97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a15e63c47355a0e697cf879301bdcfe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3793ebbd314a96f51223948b4e525a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3793ebbd314a96f51223948b4e525a12">PWM_CPRDUPD_CPRDUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)))</td></tr>
<tr class="separator:a3793ebbd314a96f51223948b4e525a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdc0c18ef2194e73b094365eb792fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)</td></tr>
<tr class="memdesc:a1fdc0c18ef2194e73b094365eb792fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRDUPD) Channel Period Update  <br /></td></tr>
<tr class="separator:a1fdc0c18ef2194e73b094365eb792fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4091417cf1ab606fbb4763bb93ba4740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4091417cf1ab606fbb4763bb93ba4740">PWM_DIS_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4091417cf1ab606fbb4763bb93ba4740"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a4091417cf1ab606fbb4763bb93ba4740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018c7471f812f9bbbfb758e7d1d95a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a018c7471f812f9bbbfb758e7d1d95a35">PWM_DIS_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a018c7471f812f9bbbfb758e7d1d95a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a018c7471f812f9bbbfb758e7d1d95a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c86b68ac70aee9bb151eae80a19190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a74c86b68ac70aee9bb151eae80a19190">PWM_DIS_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a74c86b68ac70aee9bb151eae80a19190"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a74c86b68ac70aee9bb151eae80a19190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036f740d5b634027628c0f87918132d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a036f740d5b634027628c0f87918132d1">PWM_DIS_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a036f740d5b634027628c0f87918132d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a036f740d5b634027628c0f87918132d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d763361bb0e63d1343e4926eb3f75af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2d763361bb0e63d1343e4926eb3f75af">PWM_DMAR_DMADUTY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a5f39eb994ea9e8db2aa770e1f2b14c70">PWM_DMAR_DMADUTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>)))</td></tr>
<tr class="separator:a2d763361bb0e63d1343e4926eb3f75af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f39eb994ea9e8db2aa770e1f2b14c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5f39eb994ea9e8db2aa770e1f2b14c70">PWM_DMAR_DMADUTY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#aba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>)</td></tr>
<tr class="memdesc:a5f39eb994ea9e8db2aa770e1f2b14c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DMAR) Duty-Cycle Holding Register for DMA Access  <br /></td></tr>
<tr class="separator:a5f39eb994ea9e8db2aa770e1f2b14c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2b66143d74767aec3100fd3f744b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aba2b66143d74767aec3100fd3f744b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4541374ddf744a071541a6e30503c469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4541374ddf744a071541a6e30503c469">PWM_DT_DTH</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)))</td></tr>
<tr class="separator:a4541374ddf744a071541a6e30503c469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d5f3ed5aa973fb64575d526a76d299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)</td></tr>
<tr class="memdesc:aa2d5f3ed5aa973fb64575d526a76d299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMHx Output  <br /></td></tr>
<tr class="separator:aa2d5f3ed5aa973fb64575d526a76d299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6342d6ab56ac200cdc15b607e006f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acd6342d6ab56ac200cdc15b607e006f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235770b0d3489660b457979691bc4ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a235770b0d3489660b457979691bc4ffc">PWM_DT_DTL</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)))</td></tr>
<tr class="separator:a235770b0d3489660b457979691bc4ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a24dbb50ac3be38a85033a53f91b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)</td></tr>
<tr class="memdesc:a94a24dbb50ac3be38a85033a53f91b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMLx Output  <br /></td></tr>
<tr class="separator:a94a24dbb50ac3be38a85033a53f91b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023ec46a8230cb758371e0f3e0358a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a023ec46a8230cb758371e0f3e0358a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe8d0acfd4ae28378e6a670c7da8609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3fe8d0acfd4ae28378e6a670c7da8609">PWM_DTUPD_DTHUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)))</td></tr>
<tr class="separator:a3fe8d0acfd4ae28378e6a670c7da8609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ae02641d423c938151d286815103df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)</td></tr>
<tr class="memdesc:a57ae02641d423c938151d286815103df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMHx Output  <br /></td></tr>
<tr class="separator:a57ae02641d423c938151d286815103df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d565acd6fcde451487298836d3cd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a57d565acd6fcde451487298836d3cd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca97073704403153057db53eb67395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1ca97073704403153057db53eb67395d">PWM_DTUPD_DTLUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)))</td></tr>
<tr class="separator:a1ca97073704403153057db53eb67395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745c5dc8738555fd8ccbdf9340af5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)</td></tr>
<tr class="memdesc:a745c5dc8738555fd8ccbdf9340af5af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMLx Output  <br /></td></tr>
<tr class="separator:a745c5dc8738555fd8ccbdf9340af5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e46448671db77abc6a8c3b5e9fc07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4e46448671db77abc6a8c3b5e9fc07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469a975b28cf04cd35f871f253b7a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a469a975b28cf04cd35f871f253b7a3b3">PWM_ELMR_CSEL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a469a975b28cf04cd35f871f253b7a3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 0 Selection  <br /></td></tr>
<tr class="separator:a469a975b28cf04cd35f871f253b7a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f6b7258c6bc91e429811ccd14a8310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a08f6b7258c6bc91e429811ccd14a8310">PWM_ELMR_CSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a08f6b7258c6bc91e429811ccd14a8310"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 1 Selection  <br /></td></tr>
<tr class="separator:a08f6b7258c6bc91e429811ccd14a8310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec0c8acd271024f3e167e644a3d2d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abec0c8acd271024f3e167e644a3d2d27">PWM_ELMR_CSEL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abec0c8acd271024f3e167e644a3d2d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 2 Selection  <br /></td></tr>
<tr class="separator:abec0c8acd271024f3e167e644a3d2d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a02f65ca00c0fbbfe5b44af28f6a73f63">PWM_ELMR_CSEL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a02f65ca00c0fbbfe5b44af28f6a73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 3 Selection  <br /></td></tr>
<tr class="separator:a02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0348a9525eb00101b564a982be4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5c0348a9525eb00101b564a982be4c8d">PWM_ELMR_CSEL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5c0348a9525eb00101b564a982be4c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 4 Selection  <br /></td></tr>
<tr class="separator:a5c0348a9525eb00101b564a982be4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afa8d31d1dfabab5ddc3c1d025f1e49a1">PWM_ELMR_CSEL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:afa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 5 Selection  <br /></td></tr>
<tr class="separator:afa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f1b104829914629dce9a552a3be037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a88f1b104829914629dce9a552a3be037">PWM_ELMR_CSEL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a88f1b104829914629dce9a552a3be037"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 6 Selection  <br /></td></tr>
<tr class="separator:a88f1b104829914629dce9a552a3be037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049921051c31567a21f2ca271a7c56c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a049921051c31567a21f2ca271a7c56c9">PWM_ELMR_CSEL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a049921051c31567a21f2ca271a7c56c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[8]) Comparison 7 Selection  <br /></td></tr>
<tr class="separator:a049921051c31567a21f2ca271a7c56c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c0afa3572c801d2b6cd0290b28aa4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a77c0afa3572c801d2b6cd0290b28aa4b">PWM_ENA_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a77c0afa3572c801d2b6cd0290b28aa4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a77c0afa3572c801d2b6cd0290b28aa4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4948f507b7d676ab5b011710d94d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0a4948f507b7d676ab5b011710d94d5a">PWM_ENA_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0a4948f507b7d676ab5b011710d94d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a0a4948f507b7d676ab5b011710d94d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de33fe21d0568c5af66072ea224b374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8de33fe21d0568c5af66072ea224b374">PWM_ENA_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8de33fe21d0568c5af66072ea224b374"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a8de33fe21d0568c5af66072ea224b374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51ecf03f17443c907a60d29f7e63ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa51ecf03f17443c907a60d29f7e63ffb">PWM_ENA_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa51ecf03f17443c907a60d29f7e63ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:aa51ecf03f17443c907a60d29f7e63ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9aa87930b869a1ddf671d0144142fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9aa87930b869a1ddf671d0144142fb6">PWM_ETRG1_MAXCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a40e436b483863606b48f361c07907623">PWM_ETRG1_MAXCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>)))</td></tr>
<tr class="separator:aa9aa87930b869a1ddf671d0144142fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e436b483863606b48f361c07907623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a40e436b483863606b48f361c07907623">PWM_ETRG1_MAXCNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>)</td></tr>
<tr class="memdesc:a40e436b483863606b48f361c07907623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Maximum Counter value  <br /></td></tr>
<tr class="separator:a40e436b483863606b48f361c07907623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07652b57aad184fdb87e8a849d38175e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a07652b57aad184fdb87e8a849d38175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62f0bc7d9db8450ab1c1ecde517d9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af62f0bc7d9db8450ab1c1ecde517d9a2">PWM_ETRG1_RFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:af62f0bc7d9db8450ab1c1ecde517d9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Recoverable Fault Enable  <br /></td></tr>
<tr class="separator:af62f0bc7d9db8450ab1c1ecde517d9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0120437d89414d59690742b3efa100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf0120437d89414d59690742b3efa100">PWM_ETRG1_TRGEDGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:aaf0120437d89414d59690742b3efa100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Edge Selection  <br /></td></tr>
<tr class="separator:aaf0120437d89414d59690742b3efa100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac266df7e4f0b79f5bcb40bb827b592fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac266df7e4f0b79f5bcb40bb827b592fb">PWM_ETRG1_TRGEDGE_FALLING_ZERO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ac266df7e4f0b79f5bcb40bb827b592fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0  <br /></td></tr>
<tr class="separator:ac266df7e4f0b79f5bcb40bb827b592fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b672d5ab66c44eda17f0224b2117447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6b672d5ab66c44eda17f0224b2117447">PWM_ETRG1_TRGEDGE_RISING_ONE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a6b672d5ab66c44eda17f0224b2117447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1  <br /></td></tr>
<tr class="separator:a6b672d5ab66c44eda17f0224b2117447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31025a4e43c73075e8035dace5874ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a31025a4e43c73075e8035dace5874ffa">PWM_ETRG1_TRGFILT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a31025a4e43c73075e8035dace5874ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Filtered input  <br /></td></tr>
<tr class="separator:a31025a4e43c73075e8035dace5874ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abd3c28a286b3dad7348286a5aef75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2abd3c28a286b3dad7348286a5aef75b">PWM_ETRG1_TRGMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aec425b88b6c97857d3997c8344b36320">PWM_ETRG1_TRGMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>)))</td></tr>
<tr class="separator:a2abd3c28a286b3dad7348286a5aef75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6f77af5ddfbe450441c05ef8c03986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8e6f77af5ddfbe450441c05ef8c03986">PWM_ETRG1_TRGMODE_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a8e6f77af5ddfbe450441c05ef8c03986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External PWM Reset Mode  <br /></td></tr>
<tr class="separator:a8e6f77af5ddfbe450441c05ef8c03986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d2b1a7d8f9be6ebe009a60434084ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad3d2b1a7d8f9be6ebe009a60434084ee">PWM_ETRG1_TRGMODE_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ad3d2b1a7d8f9be6ebe009a60434084ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External PWM Start Mode  <br /></td></tr>
<tr class="separator:ad3d2b1a7d8f9be6ebe009a60434084ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cd934d93706f2eaad1f8daa1bb004e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a59cd934d93706f2eaad1f8daa1bb004e">PWM_ETRG1_TRGMODE_MODE3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a59cd934d93706f2eaad1f8daa1bb004e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Cycle-by-cycle Duty Mode  <br /></td></tr>
<tr class="separator:a59cd934d93706f2eaad1f8daa1bb004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec425b88b6c97857d3997c8344b36320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aec425b88b6c97857d3997c8344b36320">PWM_ETRG1_TRGMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#ab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>)</td></tr>
<tr class="memdesc:aec425b88b6c97857d3997c8344b36320"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External Trigger Mode  <br /></td></tr>
<tr class="separator:aec425b88b6c97857d3997c8344b36320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78ee7b73c5e1f7bbdf482379c2327a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab78ee7b73c5e1f7bbdf482379c2327a4">PWM_ETRG1_TRGMODE_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ab78ee7b73c5e1f7bbdf482379c2327a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) External trigger is not enabled.  <br /></td></tr>
<tr class="separator:ab78ee7b73c5e1f7bbdf482379c2327a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab807eb0d6e77c0e2ac87d90c3df8df2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ab807eb0d6e77c0e2ac87d90c3df8df2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616ec21bb9207fdb750346ff7c510f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a616ec21bb9207fdb750346ff7c510f20">PWM_ETRG1_TRGSRC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a616ec21bb9207fdb750346ff7c510f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG1) Trigger Source  <br /></td></tr>
<tr class="separator:a616ec21bb9207fdb750346ff7c510f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1868ebe4d3b7d64681fec31e900d9c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1868ebe4d3b7d64681fec31e900d9c9e">PWM_ETRG2_MAXCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a33d9ea63bd5af4f285fe8136c552b1c3">PWM_ETRG2_MAXCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>)))</td></tr>
<tr class="separator:a1868ebe4d3b7d64681fec31e900d9c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d9ea63bd5af4f285fe8136c552b1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a33d9ea63bd5af4f285fe8136c552b1c3">PWM_ETRG2_MAXCNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>)</td></tr>
<tr class="memdesc:a33d9ea63bd5af4f285fe8136c552b1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Maximum Counter value  <br /></td></tr>
<tr class="separator:a33d9ea63bd5af4f285fe8136c552b1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b403ea09b3a0706ab8857a1ddd7a841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2b403ea09b3a0706ab8857a1ddd7a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1578b27277cba0582ea65c620ea5005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac1578b27277cba0582ea65c620ea5005">PWM_ETRG2_RFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ac1578b27277cba0582ea65c620ea5005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Recoverable Fault Enable  <br /></td></tr>
<tr class="separator:ac1578b27277cba0582ea65c620ea5005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad870723726d1dcc162f83d624855b12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad870723726d1dcc162f83d624855b12b">PWM_ETRG2_TRGEDGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ad870723726d1dcc162f83d624855b12b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Edge Selection  <br /></td></tr>
<tr class="separator:ad870723726d1dcc162f83d624855b12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934e06adba09c635569c96f999d80f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a934e06adba09c635569c96f999d80f0a">PWM_ETRG2_TRGEDGE_FALLING_ZERO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a934e06adba09c635569c96f999d80f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0  <br /></td></tr>
<tr class="separator:a934e06adba09c635569c96f999d80f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b0ef66c25c92f2cb53dc982aa679c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a60b0ef66c25c92f2cb53dc982aa679c9">PWM_ETRG2_TRGEDGE_RISING_ONE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a60b0ef66c25c92f2cb53dc982aa679c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1  <br /></td></tr>
<tr class="separator:a60b0ef66c25c92f2cb53dc982aa679c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abd54fd12e1034101295c7f1517ad99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7abd54fd12e1034101295c7f1517ad99">PWM_ETRG2_TRGFILT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a7abd54fd12e1034101295c7f1517ad99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Filtered input  <br /></td></tr>
<tr class="separator:a7abd54fd12e1034101295c7f1517ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad123f7c9576d72ef6f9ec2360315b504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad123f7c9576d72ef6f9ec2360315b504">PWM_ETRG2_TRGMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a45abf04dad528ecca6bb48ce802e1604">PWM_ETRG2_TRGMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>)))</td></tr>
<tr class="separator:ad123f7c9576d72ef6f9ec2360315b504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b9d07ea4fb954ac651e771ea2950b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac5b9d07ea4fb954ac651e771ea2950b3">PWM_ETRG2_TRGMODE_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ac5b9d07ea4fb954ac651e771ea2950b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External PWM Reset Mode  <br /></td></tr>
<tr class="separator:ac5b9d07ea4fb954ac651e771ea2950b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62131ad36ab4ee457cfb8b7802748cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a62131ad36ab4ee457cfb8b7802748cf4">PWM_ETRG2_TRGMODE_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a62131ad36ab4ee457cfb8b7802748cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External PWM Start Mode  <br /></td></tr>
<tr class="separator:a62131ad36ab4ee457cfb8b7802748cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1301375474c413ec7b447e16a169f3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1301375474c413ec7b447e16a169f3ba">PWM_ETRG2_TRGMODE_MODE3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a1301375474c413ec7b447e16a169f3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Cycle-by-cycle Duty Mode  <br /></td></tr>
<tr class="separator:a1301375474c413ec7b447e16a169f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45abf04dad528ecca6bb48ce802e1604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a45abf04dad528ecca6bb48ce802e1604">PWM_ETRG2_TRGMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#a27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>)</td></tr>
<tr class="memdesc:a45abf04dad528ecca6bb48ce802e1604"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External Trigger Mode  <br /></td></tr>
<tr class="separator:a45abf04dad528ecca6bb48ce802e1604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d89a826b5465b0522869c23cecaf7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6d89a826b5465b0522869c23cecaf7b0">PWM_ETRG2_TRGMODE_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a6d89a826b5465b0522869c23cecaf7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) External trigger is not enabled.  <br /></td></tr>
<tr class="separator:a6d89a826b5465b0522869c23cecaf7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27dd47acf013b989ecb49f90f0d07a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a27dd47acf013b989ecb49f90f0d07a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0be694bd13e2e7e8638e7f3b96b631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4f0be694bd13e2e7e8638e7f3b96b631">PWM_ETRG2_TRGSRC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a4f0be694bd13e2e7e8638e7f3b96b631"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ETRG2) Trigger Source  <br /></td></tr>
<tr class="separator:a4f0be694bd13e2e7e8638e7f3b96b631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1a37797e7e5cc1256b587608743d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afd1a37797e7e5cc1256b587608743d13">PWM_FCR_FCLR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)))</td></tr>
<tr class="separator:afd1a37797e7e5cc1256b587608743d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b106c3333dda59d174be43cfa1f1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)</td></tr>
<tr class="memdesc:a18b106c3333dda59d174be43cfa1f1cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FCR) Fault Clear  <br /></td></tr>
<tr class="separator:a18b106c3333dda59d174be43cfa1f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9db555297dfc8e34241e67be8e91a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac9db555297dfc8e34241e67be8e91a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18673d610bbe3705b20be59eaebe74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad18673d610bbe3705b20be59eaebe74b">PWM_FMR_FFIL</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)))</td></tr>
<tr class="separator:ad18673d610bbe3705b20be59eaebe74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb9a9873718d4de4ab8016c38a4fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)</td></tr>
<tr class="memdesc:a3eb9a9873718d4de4ab8016c38a4fd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Filtering  <br /></td></tr>
<tr class="separator:a3eb9a9873718d4de4ab8016c38a4fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a6c9843313f55b7aac95c522a55f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a22a6c9843313f55b7aac95c522a55f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e5770a33ef31d1f805ccb5c914d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa4e5770a33ef31d1f805ccb5c914d98c">PWM_FMR_FMOD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)))</td></tr>
<tr class="separator:aa4e5770a33ef31d1f805ccb5c914d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8048bcc1d303fea3232cebe782730f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)</td></tr>
<tr class="memdesc:a8e8048bcc1d303fea3232cebe782730f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Activation Mode  <br /></td></tr>
<tr class="separator:a8e8048bcc1d303fea3232cebe782730f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6ec8c475004c1c6e08d7e5577789a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acb6ec8c475004c1c6e08d7e5577789a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddaf8401cea31513467570b92aef719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acddaf8401cea31513467570b92aef719">PWM_FMR_FPOL</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)))</td></tr>
<tr class="separator:acddaf8401cea31513467570b92aef719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e0dfb24ebce067ba3f136672da8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)</td></tr>
<tr class="memdesc:a68e0dfb24ebce067ba3f136672da8cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Polarity  <br /></td></tr>
<tr class="separator:a68e0dfb24ebce067ba3f136672da8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafda9a8aefe508ed618db6b0d7f221fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aafda9a8aefe508ed618db6b0d7f221fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada304e1da29948064fdb0d3398e71dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ada304e1da29948064fdb0d3398e71dd7">PWM_FPE_FPE0</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a883b1a6b32d3255fe62e1e584659cb30">PWM_FPE_FPE0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>)))</td></tr>
<tr class="separator:ada304e1da29948064fdb0d3398e71dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883b1a6b32d3255fe62e1e584659cb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a883b1a6b32d3255fe62e1e584659cb30">PWM_FPE_FPE0_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>)</td></tr>
<tr class="memdesc:a883b1a6b32d3255fe62e1e584659cb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 0  <br /></td></tr>
<tr class="separator:a883b1a6b32d3255fe62e1e584659cb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44078a843929dc1c69281b78ac024c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a44078a843929dc1c69281b78ac024c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155166e5eb3a0258dbd1afe05a73e4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a155166e5eb3a0258dbd1afe05a73e4dc">PWM_FPE_FPE1</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a41c1d32975b17740532d30eb42912879">PWM_FPE_FPE1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>)))</td></tr>
<tr class="separator:a155166e5eb3a0258dbd1afe05a73e4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c1d32975b17740532d30eb42912879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a41c1d32975b17740532d30eb42912879">PWM_FPE_FPE1_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#af8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>)</td></tr>
<tr class="memdesc:a41c1d32975b17740532d30eb42912879"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 1  <br /></td></tr>
<tr class="separator:a41c1d32975b17740532d30eb42912879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d476de94ddf131fcc23c23cbbf4402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af8d476de94ddf131fcc23c23cbbf4402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a562170cbf8ff1723eab2792c2f6590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3a562170cbf8ff1723eab2792c2f6590">PWM_FPE_FPE2</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3dbe9d68d6f74bdebf54e40585180117">PWM_FPE_FPE2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>)))</td></tr>
<tr class="separator:a3a562170cbf8ff1723eab2792c2f6590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbe9d68d6f74bdebf54e40585180117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3dbe9d68d6f74bdebf54e40585180117">PWM_FPE_FPE2_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>)</td></tr>
<tr class="memdesc:a3dbe9d68d6f74bdebf54e40585180117"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 2  <br /></td></tr>
<tr class="separator:a3dbe9d68d6f74bdebf54e40585180117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f498501f20a5815cbe734e7423e6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a21f498501f20a5815cbe734e7423e6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f3977d54926be1c1452956df6b820f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a56f3977d54926be1c1452956df6b820f">PWM_FPE_FPE3</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aca9a5e5dcb472caf52d3c2c8b0321657">PWM_FPE_FPE3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>)))</td></tr>
<tr class="separator:a56f3977d54926be1c1452956df6b820f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9a5e5dcb472caf52d3c2c8b0321657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aca9a5e5dcb472caf52d3c2c8b0321657">PWM_FPE_FPE3_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>)</td></tr>
<tr class="memdesc:aca9a5e5dcb472caf52d3c2c8b0321657"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 3  <br /></td></tr>
<tr class="separator:aca9a5e5dcb472caf52d3c2c8b0321657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab088806ad2c20b9973854e3b8a0fd33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ab088806ad2c20b9973854e3b8a0fd33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69f6f654ef50e2b12545007e8360951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac69f6f654ef50e2b12545007e8360951">PWM_FPV1_FPVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac69f6f654ef50e2b12545007e8360951"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 0  <br /></td></tr>
<tr class="separator:ac69f6f654ef50e2b12545007e8360951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17ed6828277d3e71a7e375d725983e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af17ed6828277d3e71a7e375d725983e2">PWM_FPV1_FPVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af17ed6828277d3e71a7e375d725983e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 1  <br /></td></tr>
<tr class="separator:af17ed6828277d3e71a7e375d725983e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be1a208d6bea23cc71e08ee12e1783c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4be1a208d6bea23cc71e08ee12e1783c">PWM_FPV1_FPVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a4be1a208d6bea23cc71e08ee12e1783c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 2  <br /></td></tr>
<tr class="separator:a4be1a208d6bea23cc71e08ee12e1783c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ff5e7140ed04927720166f280e9377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a21ff5e7140ed04927720166f280e9377">PWM_FPV1_FPVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a21ff5e7140ed04927720166f280e9377"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWMH output on channel 3  <br /></td></tr>
<tr class="separator:a21ff5e7140ed04927720166f280e9377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328cc66ab3c535588096aea0b7ae21e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a328cc66ab3c535588096aea0b7ae21e5">PWM_FPV1_FPVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a328cc66ab3c535588096aea0b7ae21e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 0  <br /></td></tr>
<tr class="separator:a328cc66ab3c535588096aea0b7ae21e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d587b4254153c0fe30eaa3ef5443e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a25d587b4254153c0fe30eaa3ef5443e8">PWM_FPV1_FPVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a25d587b4254153c0fe30eaa3ef5443e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 1  <br /></td></tr>
<tr class="separator:a25d587b4254153c0fe30eaa3ef5443e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe428a8ac4e577fcc2b578452b10fa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afe428a8ac4e577fcc2b578452b10fa4f">PWM_FPV1_FPVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:afe428a8ac4e577fcc2b578452b10fa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 2  <br /></td></tr>
<tr class="separator:afe428a8ac4e577fcc2b578452b10fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0af5cbe9fed2f4df286fc02af113bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7e0af5cbe9fed2f4df286fc02af113bf">PWM_FPV1_FPVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a7e0af5cbe9fed2f4df286fc02af113bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV1) Fault Protection Value for PWML output on channel 3  <br /></td></tr>
<tr class="separator:a7e0af5cbe9fed2f4df286fc02af113bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40bdd04578cb341f6d6d1f02db82135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af40bdd04578cb341f6d6d1f02db82135">PWM_FPV2_FPZH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af40bdd04578cb341f6d6d1f02db82135"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 0  <br /></td></tr>
<tr class="separator:af40bdd04578cb341f6d6d1f02db82135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00852771fbfc71aff94b61036421cef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a00852771fbfc71aff94b61036421cef2">PWM_FPV2_FPZH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a00852771fbfc71aff94b61036421cef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 1  <br /></td></tr>
<tr class="separator:a00852771fbfc71aff94b61036421cef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd5ede76d1d9f0eb5df161a76c9aa33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abdd5ede76d1d9f0eb5df161a76c9aa33">PWM_FPV2_FPZH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abdd5ede76d1d9f0eb5df161a76c9aa33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 2  <br /></td></tr>
<tr class="separator:abdd5ede76d1d9f0eb5df161a76c9aa33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59d7dd046e39434bffb3cf9898a1300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa59d7dd046e39434bffb3cf9898a1300">PWM_FPV2_FPZH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa59d7dd046e39434bffb3cf9898a1300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 3  <br /></td></tr>
<tr class="separator:aa59d7dd046e39434bffb3cf9898a1300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d62ea6f94ef657bc673108d69c2fb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6d62ea6f94ef657bc673108d69c2fb0c">PWM_FPV2_FPZL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6d62ea6f94ef657bc673108d69c2fb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 0  <br /></td></tr>
<tr class="separator:a6d62ea6f94ef657bc673108d69c2fb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147127b7839716910ce218d2d95a6bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a147127b7839716910ce218d2d95a6bfb">PWM_FPV2_FPZL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a147127b7839716910ce218d2d95a6bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 1  <br /></td></tr>
<tr class="separator:a147127b7839716910ce218d2d95a6bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfd8292ee88bbc5d29dfbd95ee13fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8dfd8292ee88bbc5d29dfbd95ee13fa5">PWM_FPV2_FPZL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a8dfd8292ee88bbc5d29dfbd95ee13fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 2  <br /></td></tr>
<tr class="separator:a8dfd8292ee88bbc5d29dfbd95ee13fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e13917da26fc4f78fbfe7fd4e427bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac0e13917da26fc4f78fbfe7fd4e427bd">PWM_FPV2_FPZL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ac0e13917da26fc4f78fbfe7fd4e427bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 3  <br /></td></tr>
<tr class="separator:ac0e13917da26fc4f78fbfe7fd4e427bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90ff794843da9f1701ae359a063c0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab90ff794843da9f1701ae359a063c0e6">PWM_FSR_FIV_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>)</td></tr>
<tr class="memdesc:ab90ff794843da9f1701ae359a063c0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Input Value  <br /></td></tr>
<tr class="separator:ab90ff794843da9f1701ae359a063c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca73a5219e79e2cef1417d2085fc37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abca73a5219e79e2cef1417d2085fc37a">PWM_FSR_FS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>)</td></tr>
<tr class="memdesc:abca73a5219e79e2cef1417d2085fc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Status  <br /></td></tr>
<tr class="separator:abca73a5219e79e2cef1417d2085fc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20071978cef798a324e7013e10e855fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a20071978cef798a324e7013e10e855fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aac74a9e06fc4dd8a1c2e30bcaaa6dd17">PWM_IDR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:aac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cc87b54b89b298d6bf32700df8cb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a80cc87b54b89b298d6bf32700df8cb9a">PWM_IDR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a80cc87b54b89b298d6bf32700df8cb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a80cc87b54b89b298d6bf32700df8cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668fe202fa0cdba3d8e740339740a455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a668fe202fa0cdba3d8e740339740a455">PWM_IDR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a668fe202fa0cdba3d8e740339740a455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:a668fe202fa0cdba3d8e740339740a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5436d6d3d46e185a265960da08b61718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5436d6d3d46e185a265960da08b61718">PWM_IDR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a5436d6d3d46e185a265960da08b61718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:a5436d6d3d46e185a265960da08b61718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0b864d7c46d711e67f258576bdb695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d0b864d7c46d711e67f258576bdb695">PWM_IDR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a5d0b864d7c46d711e67f258576bdb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:a5d0b864d7c46d711e67f258576bdb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976e7c6018476e56eb5499fe014ecd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a976e7c6018476e56eb5499fe014ecd91">PWM_IDR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a976e7c6018476e56eb5499fe014ecd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a976e7c6018476e56eb5499fe014ecd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1441d80727769a23cf3938e11040fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae1441d80727769a23cf3938e11040fe2">PWM_IDR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae1441d80727769a23cf3938e11040fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:ae1441d80727769a23cf3938e11040fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba474b42f512547290bc189f1241469a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba474b42f512547290bc189f1241469a">PWM_IDR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:aba474b42f512547290bc189f1241469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:aba474b42f512547290bc189f1241469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45de8d48554f6be73fd3e08949cea86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab45de8d48554f6be73fd3e08949cea86">PWM_IDR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ab45de8d48554f6be73fd3e08949cea86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:ab45de8d48554f6be73fd3e08949cea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f97bd578e09de48d19582ba4d00e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac6f97bd578e09de48d19582ba4d00e96">PWM_IDR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ac6f97bd578e09de48d19582ba4d00e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:ac6f97bd578e09de48d19582ba4d00e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e538a4712ff4289a80c371e32fa69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae7e538a4712ff4289a80c371e32fa69c">PWM_IDR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ae7e538a4712ff4289a80c371e32fa69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:ae7e538a4712ff4289a80c371e32fa69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5b6201a3eeb9896bdb992a8fe2abdee3">PWM_IDR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a5b6201a3eeb9896bdb992a8fe2abdee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:a5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26d7d76c444b2109535e143c1e18e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af26d7d76c444b2109535e143c1e18e77">PWM_IDR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:af26d7d76c444b2109535e143c1e18e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:af26d7d76c444b2109535e143c1e18e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeddaa7bca051fe5112906cd2c9393cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaeddaa7bca051fe5112906cd2c9393cd">PWM_IDR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aaeddaa7bca051fe5112906cd2c9393cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:aaeddaa7bca051fe5112906cd2c9393cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd11a0634a985265b9aade0459a91e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8cd11a0634a985265b9aade0459a91e6">PWM_IDR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a8cd11a0634a985265b9aade0459a91e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:a8cd11a0634a985265b9aade0459a91e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7b93057992ff6fc2052969a73a7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abc7b93057992ff6fc2052969a73a7654">PWM_IDR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:abc7b93057992ff6fc2052969a73a7654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:abc7b93057992ff6fc2052969a73a7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127c7d3f21eebb3c2404e5295c373567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a127c7d3f21eebb3c2404e5295c373567">PWM_IDR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a127c7d3f21eebb3c2404e5295c373567"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a127c7d3f21eebb3c2404e5295c373567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5a299736bbcce28d62a005a967fd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5c5a299736bbcce28d62a005a967fd6d">PWM_IDR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5c5a299736bbcce28d62a005a967fd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a5c5a299736bbcce28d62a005a967fd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4148bf2bb9caba0bcab82cd29f5019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8c4148bf2bb9caba0bcab82cd29f5019">PWM_IDR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a8c4148bf2bb9caba0bcab82cd29f5019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a8c4148bf2bb9caba0bcab82cd29f5019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07119f650f026cfc4c411d07c1944889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07119f650f026cfc4c411d07c1944889">PWM_IDR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a07119f650f026cfc4c411d07c1944889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a07119f650f026cfc4c411d07c1944889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3342a146f8a948c8f0af9d0c46b05a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3342a146f8a948c8f0af9d0c46b05a99">PWM_IDR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a3342a146f8a948c8f0af9d0c46b05a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a3342a146f8a948c8f0af9d0c46b05a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63645d38973d3aa9467ab216d8cdf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac63645d38973d3aa9467ab216d8cdf5d">PWM_IDR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ac63645d38973d3aa9467ab216d8cdf5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:ac63645d38973d3aa9467ab216d8cdf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad620b71a34180707bcdf2f9da09ee749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad620b71a34180707bcdf2f9da09ee749">PWM_IDR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ad620b71a34180707bcdf2f9da09ee749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:ad620b71a34180707bcdf2f9da09ee749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb08f9b69c0bb9eacf4667c27e94549b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aeb08f9b69c0bb9eacf4667c27e94549b">PWM_IDR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aeb08f9b69c0bb9eacf4667c27e94549b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:aeb08f9b69c0bb9eacf4667c27e94549b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94428564f270df1c0e1605970f49f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a94428564f270df1c0e1605970f49f669">PWM_IDR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a94428564f270df1c0e1605970f49f669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable  <br /></td></tr>
<tr class="separator:a94428564f270df1c0e1605970f49f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ee7de3368f975b0eea10fcefb8c2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a98ee7de3368f975b0eea10fcefb8c2f2">PWM_IDR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a98ee7de3368f975b0eea10fcefb8c2f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a98ee7de3368f975b0eea10fcefb8c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec10dad8055a8b5b3c7d901efc11c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acec10dad8055a8b5b3c7d901efc11c44">PWM_IER1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acec10dad8055a8b5b3c7d901efc11c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:acec10dad8055a8b5b3c7d901efc11c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1bd2e8c79a879b4137063f1c78db41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adf1bd2e8c79a879b4137063f1c78db41">PWM_IER1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:adf1bd2e8c79a879b4137063f1c78db41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:adf1bd2e8c79a879b4137063f1c78db41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa396fa0bb6991b994c66401939fdabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa396fa0bb6991b994c66401939fdabc8">PWM_IER1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa396fa0bb6991b994c66401939fdabc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:aa396fa0bb6991b994c66401939fdabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7cf8ae79684535dd2b5461dd9dae96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6a7cf8ae79684535dd2b5461dd9dae96">PWM_IER1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a6a7cf8ae79684535dd2b5461dd9dae96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:a6a7cf8ae79684535dd2b5461dd9dae96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddf859bc39129c1ea60d629dec93bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adddf859bc39129c1ea60d629dec93bb4">PWM_IER1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:adddf859bc39129c1ea60d629dec93bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:adddf859bc39129c1ea60d629dec93bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6b66691e3a876e5b8307b16f579550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba6b66691e3a876e5b8307b16f579550">PWM_IER1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aba6b66691e3a876e5b8307b16f579550"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:aba6b66691e3a876e5b8307b16f579550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694d6928071c3f4655ebabbcc6dbca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9694d6928071c3f4655ebabbcc6dbca3">PWM_IER1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a9694d6928071c3f4655ebabbcc6dbca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a9694d6928071c3f4655ebabbcc6dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b0794397320c6bed971ab0a638f6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab9b0794397320c6bed971ab0a638f6c3">PWM_IER1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ab9b0794397320c6bed971ab0a638f6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:ab9b0794397320c6bed971ab0a638f6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0d36911f0ab55b9c3a3c5c74cfe952d0">PWM_IER2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:a0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf86f969f8c5bf773eb2b16c06206b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf86f969f8c5bf773eb2b16c06206b4f">PWM_IER2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aaf86f969f8c5bf773eb2b16c06206b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:aaf86f969f8c5bf773eb2b16c06206b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18263d30e12ee83892d12a627bd5b2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a18263d30e12ee83892d12a627bd5b2d9">PWM_IER2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a18263d30e12ee83892d12a627bd5b2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:a18263d30e12ee83892d12a627bd5b2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76789bb910bb6be7e33f80e7ab61478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af76789bb910bb6be7e33f80e7ab61478">PWM_IER2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:af76789bb910bb6be7e33f80e7ab61478"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:af76789bb910bb6be7e33f80e7ab61478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34069cf0d0a952ec93e25ab6e0393f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad34069cf0d0a952ec93e25ab6e0393f0">PWM_IER2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad34069cf0d0a952ec93e25ab6e0393f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:ad34069cf0d0a952ec93e25ab6e0393f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85a721c9751d05ea064ca180b45d98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac85a721c9751d05ea064ca180b45d98a">PWM_IER2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac85a721c9751d05ea064ca180b45d98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:ac85a721c9751d05ea064ca180b45d98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a109538ada1094ded88aa1e09d0aca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5a109538ada1094ded88aa1e09d0aca6">PWM_IER2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a5a109538ada1094ded88aa1e09d0aca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:a5a109538ada1094ded88aa1e09d0aca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9a7c0c83f409e3d87e205bc17d3c5e5">PWM_IER2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:aa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396a39569076b54e9a66a796b9d293d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af396a39569076b54e9a66a796b9d293d">PWM_IER2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:af396a39569076b54e9a66a796b9d293d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:af396a39569076b54e9a66a796b9d293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9967f725c1d96722b8fad64a5f64aa5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9967f725c1d96722b8fad64a5f64aa5f">PWM_IER2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a9967f725c1d96722b8fad64a5f64aa5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a9967f725c1d96722b8fad64a5f64aa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae667128f8fa9c5f9bbd69e95e1048d5b">PWM_IER2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae667128f8fa9c5f9bbd69e95e1048d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:ae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8102890a171428ceb327609ef13a6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8102890a171428ceb327609ef13a6fbe">PWM_IER2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a8102890a171428ceb327609ef13a6fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a8102890a171428ceb327609ef13a6fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f7af77460aa19da719827f6fbf8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58f7af77460aa19da719827f6fbf8ed8">PWM_IER2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a58f7af77460aa19da719827f6fbf8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a58f7af77460aa19da719827f6fbf8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affffa6f11a120f504a27311afad72182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#affffa6f11a120f504a27311afad72182">PWM_IER2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:affffa6f11a120f504a27311afad72182"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:affffa6f11a120f504a27311afad72182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4540e6876cf084b0b43a3babddcb6eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4540e6876cf084b0b43a3babddcb6eeb">PWM_IER2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a4540e6876cf084b0b43a3babddcb6eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a4540e6876cf084b0b43a3babddcb6eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e0f7f0a72e26960e25d864347fd490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a61e0f7f0a72e26960e25d864347fd490">PWM_IER2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a61e0f7f0a72e26960e25d864347fd490"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a61e0f7f0a72e26960e25d864347fd490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953a62894cdd41fbc9ce21d6017efd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a953a62894cdd41fbc9ce21d6017efd2d">PWM_IER2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a953a62894cdd41fbc9ce21d6017efd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a953a62894cdd41fbc9ce21d6017efd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a80cfa2e47a93ae5d84efefd8bef8bf84">PWM_IER2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a80cfa2e47a93ae5d84efefd8bef8bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee97f78b7948e40e46566ffbbcbe47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9ee97f78b7948e40e46566ffbbcbe47c">PWM_IMR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9ee97f78b7948e40e46566ffbbcbe47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:a9ee97f78b7948e40e46566ffbbcbe47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ed6030cac5bfa5316be0546d17d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a828ed6030cac5bfa5316be0546d17d94">PWM_IMR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a828ed6030cac5bfa5316be0546d17d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a828ed6030cac5bfa5316be0546d17d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1acc4c35ff8edd7f942f7373df293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6f1acc4c35ff8edd7f942f7373df293c">PWM_IMR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a6f1acc4c35ff8edd7f942f7373df293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:a6f1acc4c35ff8edd7f942f7373df293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e15587fb7becf372540aa69cb05eb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2e15587fb7becf372540aa69cb05eb80">PWM_IMR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a2e15587fb7becf372540aa69cb05eb80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:a2e15587fb7becf372540aa69cb05eb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36c2ed812ff1a0db8cdf19b99a638c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af36c2ed812ff1a0db8cdf19b99a638c5">PWM_IMR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:af36c2ed812ff1a0db8cdf19b99a638c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:af36c2ed812ff1a0db8cdf19b99a638c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1b162661cc04e05022140e326c28de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7b1b162661cc04e05022140e326c28de">PWM_IMR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7b1b162661cc04e05022140e326c28de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a7b1b162661cc04e05022140e326c28de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6186867169ba180d0a2d5577ffdc7ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6186867169ba180d0a2d5577ffdc7ec9">PWM_IMR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a6186867169ba180d0a2d5577ffdc7ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:a6186867169ba180d0a2d5577ffdc7ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76de31d226d65cee7647b5528702f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac76de31d226d65cee7647b5528702f38">PWM_IMR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ac76de31d226d65cee7647b5528702f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:ac76de31d226d65cee7647b5528702f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37414bfbc6978c6fe9b00fa217792ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37414bfbc6978c6fe9b00fa217792ca5">PWM_IMR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a37414bfbc6978c6fe9b00fa217792ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a37414bfbc6978c6fe9b00fa217792ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea81ef42b970526d8bbd56cb4b5d423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3ea81ef42b970526d8bbd56cb4b5d423">PWM_IMR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a3ea81ef42b970526d8bbd56cb4b5d423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a3ea81ef42b970526d8bbd56cb4b5d423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c940d51b51456920df0a6a30166023d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9c940d51b51456920df0a6a30166023d">PWM_IMR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a9c940d51b51456920df0a6a30166023d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a9c940d51b51456920df0a6a30166023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2106152052701756a91b5189fb60dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2106152052701756a91b5189fb60dcea">PWM_IMR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a2106152052701756a91b5189fb60dcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a2106152052701756a91b5189fb60dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaa95dd3bb04cc7fdd7affa78ad408a42">PWM_IMR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aaa95dd3bb04cc7fdd7affa78ad408a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:aaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82183a2b2704e9c4c33a9190303c6dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a82183a2b2704e9c4c33a9190303c6dbe">PWM_IMR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a82183a2b2704e9c4c33a9190303c6dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a82183a2b2704e9c4c33a9190303c6dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dda52ca8fbf33351bcd40f7613d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a99dda52ca8fbf33351bcd40f7613d8fd">PWM_IMR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a99dda52ca8fbf33351bcd40f7613d8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a99dda52ca8fbf33351bcd40f7613d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17da40db8d060c5b8c549373979ba5d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a17da40db8d060c5b8c549373979ba5d6">PWM_IMR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a17da40db8d060c5b8c549373979ba5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a17da40db8d060c5b8c549373979ba5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9fe93ef57317fb571b13fb3f02acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#add9fe93ef57317fb571b13fb3f02acce">PWM_IMR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:add9fe93ef57317fb571b13fb3f02acce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:add9fe93ef57317fb571b13fb3f02acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85320c2964e2273799154cbb6df51f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a85320c2964e2273799154cbb6df51f85">PWM_IMR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a85320c2964e2273799154cbb6df51f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a85320c2964e2273799154cbb6df51f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aabbf03b3890a7cd9119c68c26c5fbb9a">PWM_IMR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aabbf03b3890a7cd9119c68c26c5fbb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:aabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572a55bdb93d2b19940818b363020729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a572a55bdb93d2b19940818b363020729">PWM_IMR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a572a55bdb93d2b19940818b363020729"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a572a55bdb93d2b19940818b363020729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e94e5f08d7ededb0365897d87afa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07e94e5f08d7ededb0365897d87afa87">PWM_IMR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a07e94e5f08d7ededb0365897d87afa87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a07e94e5f08d7ededb0365897d87afa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633f24c044b3b8358d110b14aba452f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a633f24c044b3b8358d110b14aba452f5">PWM_IMR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a633f24c044b3b8358d110b14aba452f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a633f24c044b3b8358d110b14aba452f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7ae09ceed0ec6e5a56c4231c5a36a0fb">PWM_IMR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef112cbcbce269750a6c549c01becafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aef112cbcbce269750a6c549c01becafb">PWM_IMR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aef112cbcbce269750a6c549c01becafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:aef112cbcbce269750a6c549c01becafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e7cc43a764e203d90db792459a49c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a85e7cc43a764e203d90db792459a49c7">PWM_IMR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a85e7cc43a764e203d90db792459a49c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask  <br /></td></tr>
<tr class="separator:a85e7cc43a764e203d90db792459a49c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e160d048da79f139239f215faa2ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a81e160d048da79f139239f215faa2ac7">PWM_IMR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a81e160d048da79f139239f215faa2ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a81e160d048da79f139239f215faa2ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a88a70dbfc521ccca132513e74e24df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9a88a70dbfc521ccca132513e74e24df">PWM_ISR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9a88a70dbfc521ccca132513e74e24df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 0  <br /></td></tr>
<tr class="separator:a9a88a70dbfc521ccca132513e74e24df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c811d09679a3521831806584ba9e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a59c811d09679a3521831806584ba9e78">PWM_ISR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a59c811d09679a3521831806584ba9e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 1  <br /></td></tr>
<tr class="separator:a59c811d09679a3521831806584ba9e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d53e5a7f56b6fa1a120a152504a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a877d53e5a7f56b6fa1a120a152504a75">PWM_ISR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a877d53e5a7f56b6fa1a120a152504a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 2  <br /></td></tr>
<tr class="separator:a877d53e5a7f56b6fa1a120a152504a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bfd7b941b6dd602ec557c93b048b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9bfd7b941b6dd602ec557c93b048b7c">PWM_ISR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa9bfd7b941b6dd602ec557c93b048b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 3  <br /></td></tr>
<tr class="separator:aa9bfd7b941b6dd602ec557c93b048b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57d6aa67fe3a37f1fa0ab36d04be164f">PWM_ISR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a57d6aa67fe3a37f1fa0ab36d04be164f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 0  <br /></td></tr>
<tr class="separator:a57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440b312b3cdf88e66ac626741fbc5427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a440b312b3cdf88e66ac626741fbc5427">PWM_ISR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a440b312b3cdf88e66ac626741fbc5427"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 1  <br /></td></tr>
<tr class="separator:a440b312b3cdf88e66ac626741fbc5427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4258f3fafae81aa9d871e8bf9d656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aff4258f3fafae81aa9d871e8bf9d656e">PWM_ISR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aff4258f3fafae81aa9d871e8bf9d656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 2  <br /></td></tr>
<tr class="separator:aff4258f3fafae81aa9d871e8bf9d656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad44b49b584c2c3f42c4b3ca78d9e86bf">PWM_ISR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 3  <br /></td></tr>
<tr class="separator:ad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5045773e8d5d53f330ed573b419623e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5045773e8d5d53f330ed573b419623e4">PWM_ISR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a5045773e8d5d53f330ed573b419623e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Match  <br /></td></tr>
<tr class="separator:a5045773e8d5d53f330ed573b419623e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e6a85fe528741a0a1c32a8a8bb3755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af3e6a85fe528741a0a1c32a8a8bb3755">PWM_ISR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:af3e6a85fe528741a0a1c32a8a8bb3755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Match  <br /></td></tr>
<tr class="separator:af3e6a85fe528741a0a1c32a8a8bb3755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a26aa7d6e543c00c9b4c5e5ba6c89a20e">PWM_ISR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Match  <br /></td></tr>
<tr class="separator:a26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70463799be2768ca584ccdb80f89257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae70463799be2768ca584ccdb80f89257">PWM_ISR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ae70463799be2768ca584ccdb80f89257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Match  <br /></td></tr>
<tr class="separator:ae70463799be2768ca584ccdb80f89257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9fd7834754a7d163c36dfecb729558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3c9fd7834754a7d163c36dfecb729558">PWM_ISR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a3c9fd7834754a7d163c36dfecb729558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Match  <br /></td></tr>
<tr class="separator:a3c9fd7834754a7d163c36dfecb729558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cc637e69f50bd5682836481a62e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac8cc637e69f50bd5682836481a62e263">PWM_ISR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac8cc637e69f50bd5682836481a62e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Match  <br /></td></tr>
<tr class="separator:ac8cc637e69f50bd5682836481a62e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a1ca405f983245488c8d2a490ce122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a65a1ca405f983245488c8d2a490ce122">PWM_ISR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a65a1ca405f983245488c8d2a490ce122"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Match  <br /></td></tr>
<tr class="separator:a65a1ca405f983245488c8d2a490ce122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9288ab7206493566c1f4823a40906da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9288ab7206493566c1f4823a40906da">PWM_ISR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa9288ab7206493566c1f4823a40906da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Match  <br /></td></tr>
<tr class="separator:aa9288ab7206493566c1f4823a40906da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f013f1f640aef78a30bedbb45bcd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a31f013f1f640aef78a30bedbb45bcd7a">PWM_ISR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a31f013f1f640aef78a30bedbb45bcd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Update  <br /></td></tr>
<tr class="separator:a31f013f1f640aef78a30bedbb45bcd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0e3b8371adc4fdd3c09e92b64d7f80bf">PWM_ISR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Update  <br /></td></tr>
<tr class="separator:a0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab580d9ce9fe7ad120ddb0ce37af4a032">PWM_ISR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ab580d9ce9fe7ad120ddb0ce37af4a032"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Update  <br /></td></tr>
<tr class="separator:ab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36833b4a117c2855f8a1f23aa6b7c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae36833b4a117c2855f8a1f23aa6b7c21">PWM_ISR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ae36833b4a117c2855f8a1f23aa6b7c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Update  <br /></td></tr>
<tr class="separator:ae36833b4a117c2855f8a1f23aa6b7c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0de560e45856c32c10b0f8999d0638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba0de560e45856c32c10b0f8999d0638">PWM_ISR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aba0de560e45856c32c10b0f8999d0638"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Update  <br /></td></tr>
<tr class="separator:aba0de560e45856c32c10b0f8999d0638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569332e5e110b0690938fe2dc211fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a569332e5e110b0690938fe2dc211fa3c">PWM_ISR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a569332e5e110b0690938fe2dc211fa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Update  <br /></td></tr>
<tr class="separator:a569332e5e110b0690938fe2dc211fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eebe660ee3605cf6488686a2aed84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a62eebe660ee3605cf6488686a2aed84c">PWM_ISR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a62eebe660ee3605cf6488686a2aed84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Update  <br /></td></tr>
<tr class="separator:a62eebe660ee3605cf6488686a2aed84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a23f4a640d8df4bcf64a7be7bc7041f9d">PWM_ISR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a23f4a640d8df4bcf64a7be7bc7041f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Update  <br /></td></tr>
<tr class="separator:a23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f891ac664df435c654fac36302a55e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4f891ac664df435c654fac36302a55e4">PWM_ISR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a4f891ac664df435c654fac36302a55e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Synchronous Channels Update Underrun Error  <br /></td></tr>
<tr class="separator:a4f891ac664df435c654fac36302a55e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d3d12903c694f9effd628984b7d198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab0d3d12903c694f9effd628984b7d198">PWM_ISR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab0d3d12903c694f9effd628984b7d198"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Write Ready for Synchronous Channels Update  <br /></td></tr>
<tr class="separator:ab0d3d12903c694f9effd628984b7d198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891308bf34bdc2cf6054a01820a4e32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a891308bf34bdc2cf6054a01820a4e32e">PWM_LEBR1_LEBDELAY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a80e118631de809b0488bbfbcc5c1ade2">PWM_LEBR1_LEBDELAY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>)))</td></tr>
<tr class="separator:a891308bf34bdc2cf6054a01820a4e32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e118631de809b0488bbfbcc5c1ade2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a80e118631de809b0488bbfbcc5c1ade2">PWM_LEBR1_LEBDELAY_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="pwm_8h.html#a5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>)</td></tr>
<tr class="memdesc:a80e118631de809b0488bbfbcc5c1ade2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) Leading-Edge Blanking Delay for TRGINx  <br /></td></tr>
<tr class="separator:a80e118631de809b0488bbfbcc5c1ade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5973634d62b8e525c44969baf1841f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5973634d62b8e525c44969baf1841f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3097a80df30369f61b77e3759b2fb168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3097a80df30369f61b77e3759b2fb168">PWM_LEBR1_PWMHFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a3097a80df30369f61b77e3759b2fb168"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWMH Falling Edge Enable  <br /></td></tr>
<tr class="separator:a3097a80df30369f61b77e3759b2fb168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666994d0422c9658261cb2ba94bda345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a666994d0422c9658261cb2ba94bda345">PWM_LEBR1_PWMHREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a666994d0422c9658261cb2ba94bda345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWMH Rising Edge Enable  <br /></td></tr>
<tr class="separator:a666994d0422c9658261cb2ba94bda345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c148eb9b70c985a577669a6115a7731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0c148eb9b70c985a577669a6115a7731">PWM_LEBR1_PWMLFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a0c148eb9b70c985a577669a6115a7731"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWML Falling Edge Enable  <br /></td></tr>
<tr class="separator:a0c148eb9b70c985a577669a6115a7731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0d10aa0794ea08fa5a4137d9648a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a21c0d10aa0794ea08fa5a4137d9648a3">PWM_LEBR1_PWMLREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a21c0d10aa0794ea08fa5a4137d9648a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR1) PWML Rising Edge Enable  <br /></td></tr>
<tr class="separator:a21c0d10aa0794ea08fa5a4137d9648a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d193321d2e282e547e2cfbc15d344f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3d193321d2e282e547e2cfbc15d344f0">PWM_LEBR2_LEBDELAY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6217bfce3c3d3fc7be8b1ebdbeee8a7b">PWM_LEBR2_LEBDELAY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>)))</td></tr>
<tr class="separator:a3d193321d2e282e547e2cfbc15d344f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6217bfce3c3d3fc7be8b1ebdbeee8a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6217bfce3c3d3fc7be8b1ebdbeee8a7b">PWM_LEBR2_LEBDELAY_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="pwm_8h.html#a081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>)</td></tr>
<tr class="memdesc:a6217bfce3c3d3fc7be8b1ebdbeee8a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) Leading-Edge Blanking Delay for TRGINx  <br /></td></tr>
<tr class="separator:a6217bfce3c3d3fc7be8b1ebdbeee8a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081e1b637eb742c88f009c93b397f831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a081e1b637eb742c88f009c93b397f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae015ab5851301e4bfc757130818ae196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae015ab5851301e4bfc757130818ae196">PWM_LEBR2_PWMHFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae015ab5851301e4bfc757130818ae196"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWMH Falling Edge Enable  <br /></td></tr>
<tr class="separator:ae015ab5851301e4bfc757130818ae196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ec5866d3fca1b57c1d71a4ec7ced29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a33ec5866d3fca1b57c1d71a4ec7ced29">PWM_LEBR2_PWMHREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a33ec5866d3fca1b57c1d71a4ec7ced29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWMH Rising Edge Enable  <br /></td></tr>
<tr class="separator:a33ec5866d3fca1b57c1d71a4ec7ced29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed17098b3cf97e2d00a6198259e93a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6ed17098b3cf97e2d00a6198259e93a8">PWM_LEBR2_PWMLFEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6ed17098b3cf97e2d00a6198259e93a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWML Falling Edge Enable  <br /></td></tr>
<tr class="separator:a6ed17098b3cf97e2d00a6198259e93a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284196fdc7b855a2f550855d437dd86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a284196fdc7b855a2f550855d437dd86e">PWM_LEBR2_PWMLREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a284196fdc7b855a2f550855d437dd86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_LEBR2) PWML Rising Edge Enable  <br /></td></tr>
<tr class="separator:a284196fdc7b855a2f550855d437dd86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ff439e0779f5f91ca132cd943648b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae6ff439e0779f5f91ca132cd943648b4">PWM_OOV_OOVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae6ff439e0779f5f91ca132cd943648b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:ae6ff439e0779f5f91ca132cd943648b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6776a2f64781a242093125db11b9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3e6776a2f64781a242093125db11b9dc">PWM_OOV_OOVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a3e6776a2f64781a242093125db11b9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a3e6776a2f64781a242093125db11b9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa354da8e120d09e39c8917d54dd0d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaa354da8e120d09e39c8917d54dd0d31">PWM_OOV_OOVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aaa354da8e120d09e39c8917d54dd0d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:aaa354da8e120d09e39c8917d54dd0d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074772692beb617e0cda4ac7cb69e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a074772692beb617e0cda4ac7cb69e214">PWM_OOV_OOVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a074772692beb617e0cda4ac7cb69e214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a074772692beb617e0cda4ac7cb69e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28d79c8662129fb9f656199e0c77ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa28d79c8662129fb9f656199e0c77ff9">PWM_OOV_OOVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aa28d79c8662129fb9f656199e0c77ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:aa28d79c8662129fb9f656199e0c77ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fde71f06f7907e95816dc62b79a48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7fde71f06f7907e95816dc62b79a48e6">PWM_OOV_OOVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7fde71f06f7907e95816dc62b79a48e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a7fde71f06f7907e95816dc62b79a48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96833b545645028bb8085ee770f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae96833b545645028bb8085ee770f712b">PWM_OOV_OOVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae96833b545645028bb8085ee770f712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:ae96833b545645028bb8085ee770f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9f80a389f9b126dddbe088c413c859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0f9f80a389f9b126dddbe088c413c859">PWM_OOV_OOVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a0f9f80a389f9b126dddbe088c413c859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a0f9f80a389f9b126dddbe088c413c859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f8b6e5987a53e6f03c4a28b00fd809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a25f8b6e5987a53e6f03c4a28b00fd809">PWM_OS_OSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a25f8b6e5987a53e6f03c4a28b00fd809"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:a25f8b6e5987a53e6f03c4a28b00fd809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d959066b2b74f028b75b4cef458006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af2d959066b2b74f028b75b4cef458006">PWM_OS_OSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af2d959066b2b74f028b75b4cef458006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:af2d959066b2b74f028b75b4cef458006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea1c76332c521897e0888298fa86f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6ea1c76332c521897e0888298fa86f28">PWM_OS_OSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a6ea1c76332c521897e0888298fa86f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a6ea1c76332c521897e0888298fa86f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb61ef4930de967d5130142686da648a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abb61ef4930de967d5130142686da648a">PWM_OS_OSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:abb61ef4930de967d5130142686da648a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:abb61ef4930de967d5130142686da648a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e0b471cd3204dfae585a01b6a1e851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac5e0b471cd3204dfae585a01b6a1e851">PWM_OS_OSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ac5e0b471cd3204dfae585a01b6a1e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:ac5e0b471cd3204dfae585a01b6a1e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115f4e7c105beaee094189329a78b554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a115f4e7c105beaee094189329a78b554">PWM_OS_OSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a115f4e7c105beaee094189329a78b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a115f4e7c105beaee094189329a78b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535f3886f72b58bcbf46a36a96c3c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a535f3886f72b58bcbf46a36a96c3c81f">PWM_OS_OSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a535f3886f72b58bcbf46a36a96c3c81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a535f3886f72b58bcbf46a36a96c3c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5ee0efb0c79c2dc5afdc67fe709ce250">PWM_OS_OSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a5ee0efb0c79c2dc5afdc67fe709ce250"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7e8bd8aaa8a760a9801f47dc4eec6303">PWM_OSC_OSCH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7e8bd8aaa8a760a9801f47dc4eec6303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:a7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27bd1571e08fa6f9365471735b389044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a27bd1571e08fa6f9365471735b389044">PWM_OSC_OSCH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a27bd1571e08fa6f9365471735b389044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a27bd1571e08fa6f9365471735b389044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1636c8fa741f023032b2e32029ed7348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1636c8fa741f023032b2e32029ed7348">PWM_OSC_OSCH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a1636c8fa741f023032b2e32029ed7348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a1636c8fa741f023032b2e32029ed7348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1655a5d0e0ec43389976542ca2cf1e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1655a5d0e0ec43389976542ca2cf1e86">PWM_OSC_OSCH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a1655a5d0e0ec43389976542ca2cf1e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a1655a5d0e0ec43389976542ca2cf1e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806e103e8db2498f0bde225ca98c6c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a806e103e8db2498f0bde225ca98c6c62">PWM_OSC_OSCL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a806e103e8db2498f0bde225ca98c6c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:a806e103e8db2498f0bde225ca98c6c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf59242655abf415765e59bc22c1e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acdf59242655abf415765e59bc22c1e3b">PWM_OSC_OSCL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:acdf59242655abf415765e59bc22c1e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:acdf59242655abf415765e59bc22c1e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f8a22b816cc12034d75e9ad8c36cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a24f8a22b816cc12034d75e9ad8c36cbd">PWM_OSC_OSCL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a24f8a22b816cc12034d75e9ad8c36cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a24f8a22b816cc12034d75e9ad8c36cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705966b35a8986fdd48a787130c95e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a705966b35a8986fdd48a787130c95e18">PWM_OSC_OSCL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a705966b35a8986fdd48a787130c95e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a705966b35a8986fdd48a787130c95e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19f80cf218be24bc6d033802d46735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af19f80cf218be24bc6d033802d46735d">PWM_OSCUPD_OSCUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af19f80cf218be24bc6d033802d46735d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:af19f80cf218be24bc6d033802d46735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7520de992c0db573287f89908f651fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7520de992c0db573287f89908f651fa7">PWM_OSCUPD_OSCUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a7520de992c0db573287f89908f651fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a7520de992c0db573287f89908f651fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09453efb5b8e52407f7e5e822e427272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a09453efb5b8e52407f7e5e822e427272">PWM_OSCUPD_OSCUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a09453efb5b8e52407f7e5e822e427272"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a09453efb5b8e52407f7e5e822e427272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775e037072deb539a7e9f50a2b4b35b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a775e037072deb539a7e9f50a2b4b35b8">PWM_OSCUPD_OSCUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a775e037072deb539a7e9f50a2b4b35b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a775e037072deb539a7e9f50a2b4b35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4ddd7412fdfc47dfb81c44b81df30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aee4ddd7412fdfc47dfb81c44b81df30f">PWM_OSCUPD_OSCUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aee4ddd7412fdfc47dfb81c44b81df30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:aee4ddd7412fdfc47dfb81c44b81df30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec215d05bca7caec5091a8d90a7e777f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aec215d05bca7caec5091a8d90a7e777f">PWM_OSCUPD_OSCUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aec215d05bca7caec5091a8d90a7e777f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:aec215d05bca7caec5091a8d90a7e777f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193aa5a47d8158d172b4fb8a9d676a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a193aa5a47d8158d172b4fb8a9d676a7c">PWM_OSCUPD_OSCUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a193aa5a47d8158d172b4fb8a9d676a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a193aa5a47d8158d172b4fb8a9d676a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a71cf7ec9223cf781b0684f601c4643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9a71cf7ec9223cf781b0684f601c4643">PWM_OSCUPD_OSCUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a9a71cf7ec9223cf781b0684f601c4643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a9a71cf7ec9223cf781b0684f601c4643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6b23c4f15ea5bb0ec47783c25aa9e237">PWM_OSS_OSSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6b23c4f15ea5bb0ec47783c25aa9e237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:a6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dace49061f8c9618e0aa69286efaf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8dace49061f8c9618e0aa69286efaf67">PWM_OSS_OSSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8dace49061f8c9618e0aa69286efaf67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a8dace49061f8c9618e0aa69286efaf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45be524b44aa437dd5b450c73453673e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a45be524b44aa437dd5b450c73453673e">PWM_OSS_OSSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a45be524b44aa437dd5b450c73453673e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a45be524b44aa437dd5b450c73453673e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3dd2a5be39e742b7fb03897a7469460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac3dd2a5be39e742b7fb03897a7469460">PWM_OSS_OSSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac3dd2a5be39e742b7fb03897a7469460"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:ac3dd2a5be39e742b7fb03897a7469460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf27227163d1b122a0851ec9e8ca8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf27227163d1b122a0851ec9e8ca8675">PWM_OSS_OSSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aaf27227163d1b122a0851ec9e8ca8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:aaf27227163d1b122a0851ec9e8ca8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2aa22a2ea9308f31791f9df7d568df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7d2aa22a2ea9308f31791f9df7d568df">PWM_OSS_OSSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7d2aa22a2ea9308f31791f9df7d568df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a7d2aa22a2ea9308f31791f9df7d568df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b4e9807df91f7e90f0137b1af1b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a17b4e9807df91f7e90f0137b1af1b411">PWM_OSS_OSSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a17b4e9807df91f7e90f0137b1af1b411"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a17b4e9807df91f7e90f0137b1af1b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449887747a9e6596f5ae12b16018d485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a449887747a9e6596f5ae12b16018d485">PWM_OSS_OSSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a449887747a9e6596f5ae12b16018d485"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a449887747a9e6596f5ae12b16018d485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf27588b697195288e1645c01de1aa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf27588b697195288e1645c01de1aa8a">PWM_OSSUPD_OSSUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aaf27588b697195288e1645c01de1aa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:aaf27588b697195288e1645c01de1aa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb78ee3b72236f21a37dcf5c45f6347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2fb78ee3b72236f21a37dcf5c45f6347">PWM_OSSUPD_OSSUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a2fb78ee3b72236f21a37dcf5c45f6347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a2fb78ee3b72236f21a37dcf5c45f6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9957d849685620c2b1386135c01bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abd9957d849685620c2b1386135c01bfe">PWM_OSSUPD_OSSUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abd9957d849685620c2b1386135c01bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:abd9957d849685620c2b1386135c01bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a205af3b8a9ec5ffab21ef4cb55df79bf">PWM_OSSUPD_OSSUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a205af3b8a9ec5ffab21ef4cb55df79bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35e76bcb2b7795022e5117eec690bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac35e76bcb2b7795022e5117eec690bfc">PWM_OSSUPD_OSSUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ac35e76bcb2b7795022e5117eec690bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:ac35e76bcb2b7795022e5117eec690bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3326e4bb5f84da296e7ac992ac029553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3326e4bb5f84da296e7ac992ac029553">PWM_OSSUPD_OSSUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a3326e4bb5f84da296e7ac992ac029553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a3326e4bb5f84da296e7ac992ac029553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9d15e834de3bb5db7f1549d86f1a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3e9d15e834de3bb5db7f1549d86f1a57">PWM_OSSUPD_OSSUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a3e9d15e834de3bb5db7f1549d86f1a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a3e9d15e834de3bb5db7f1549d86f1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e53b31cb8b3a9ce73db36088eb131f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2e53b31cb8b3a9ce73db36088eb131f1">PWM_OSSUPD_OSSUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a2e53b31cb8b3a9ce73db36088eb131f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a2e53b31cb8b3a9ce73db36088eb131f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07be61c3ff901842ad052eaae33e4ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07be61c3ff901842ad052eaae33e4ecd">PWM_SCM_PTRCS</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)))</td></tr>
<tr class="separator:a07be61c3ff901842ad052eaae33e4ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd366737be0232f74583c2232b8876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)</td></tr>
<tr class="memdesc:ae9dd366737be0232f74583c2232b8876"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) DMA Transfer Request Comparison Selection  <br /></td></tr>
<tr class="separator:ae9dd366737be0232f74583c2232b8876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1264bf08a1e9bccb101711725529f141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1264bf08a1e9bccb101711725529f141">PWM_SCM_PTRM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a1264bf08a1e9bccb101711725529f141"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) DMA Transfer Request Mode  <br /></td></tr>
<tr class="separator:a1264bf08a1e9bccb101711725529f141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5a800dc0108c6efdf60e6e87946071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba5a800dc0108c6efdf60e6e87946071">PWM_SCM_SYNC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aba5a800dc0108c6efdf60e6e87946071"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 0  <br /></td></tr>
<tr class="separator:aba5a800dc0108c6efdf60e6e87946071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8238b59e1eedc70791a3c2ac21b6198c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8238b59e1eedc70791a3c2ac21b6198c">PWM_SCM_SYNC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8238b59e1eedc70791a3c2ac21b6198c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 1  <br /></td></tr>
<tr class="separator:a8238b59e1eedc70791a3c2ac21b6198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d1db9baeea99e727a31c8968e3a5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a10d1db9baeea99e727a31c8968e3a5f7">PWM_SCM_SYNC2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a10d1db9baeea99e727a31c8968e3a5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 2  <br /></td></tr>
<tr class="separator:a10d1db9baeea99e727a31c8968e3a5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c6cd52a750aa0343f28d6fccc7e077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58c6cd52a750aa0343f28d6fccc7e077">PWM_SCM_SYNC3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a58c6cd52a750aa0343f28d6fccc7e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 3  <br /></td></tr>
<tr class="separator:a58c6cd52a750aa0343f28d6fccc7e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53453db685eed6860845fbbbc1fdd918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a53453db685eed6860845fbbbc1fdd918">PWM_SCM_UPDM</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)))</td></tr>
<tr class="separator:a53453db685eed6860845fbbbc1fdd918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07abbb7fd1bdf195ef742e35afb09eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07abbb7fd1bdf195ef742e35afb09eb6">PWM_SCM_UPDM_MODE0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a07abbb7fd1bdf195ef742e35afb09eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels  <br /></td></tr>
<tr class="separator:a07abbb7fd1bdf195ef742e35afb09eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1b5e8907d68adc1a06118c8683fe42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8d1b5e8907d68adc1a06118c8683fe42">PWM_SCM_UPDM_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a8d1b5e8907d68adc1a06118c8683fe42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels  <br /></td></tr>
<tr class="separator:a8d1b5e8907d68adc1a06118c8683fe42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf6218250178d29f413eec64ff66ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abbf6218250178d29f413eec64ff66ef1">PWM_SCM_UPDM_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:abbf6218250178d29f413eec64ff66ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Automatic write of duty-cycle update registers by the DMA and automatic update of synchronous channels  <br /></td></tr>
<tr class="separator:abbf6218250178d29f413eec64ff66ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3588984289a0472559bc899f4d5d6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)</td></tr>
<tr class="memdesc:ae3588984289a0472559bc899f4d5d6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channels Update Mode  <br /></td></tr>
<tr class="separator:ae3588984289a0472559bc899f4d5d6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:adbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad27e1647e1d8274a07c4212e6c63ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acad27e1647e1d8274a07c4212e6c63ab">PWM_SCUC_UPDULOCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acad27e1647e1d8274a07c4212e6c63ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUC) Synchronous Channels Update Unlock  <br /></td></tr>
<tr class="separator:acad27e1647e1d8274a07c4212e6c63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1fb56fd3ffaeddc93632bc07b0c3e950">PWM_SCUP_UPR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)))</td></tr>
<tr class="separator:a1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e79603be90932d4a539f0414c8c027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)</td></tr>
<tr class="memdesc:a42e79603be90932d4a539f0414c8c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period  <br /></td></tr>
<tr class="separator:a42e79603be90932d4a539f0414c8c027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecca905f6dcaa6990dfca85331fed831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aecca905f6dcaa6990dfca85331fed831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b418ca774b875b519254c4473544bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a05b418ca774b875b519254c4473544bf">PWM_SCUP_UPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)))</td></tr>
<tr class="separator:a05b418ca774b875b519254c4473544bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)</td></tr>
<tr class="memdesc:ae5b2ddfd6f0cceb76e954d3879e0af41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period Counter  <br /></td></tr>
<tr class="separator:ae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3534269b1c6a9b346fb9c941a8e980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5e3534269b1c6a9b346fb9c941a8e980">PWM_SCUPUPD_UPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#abccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)))</td></tr>
<tr class="separator:a5e3534269b1c6a9b346fb9c941a8e980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccff81cd80055e4a74e218b0b5f0345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)</td></tr>
<tr class="memdesc:abccff81cd80055e4a74e218b0b5f0345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUPUPD) Update Period Update  <br /></td></tr>
<tr class="separator:abccff81cd80055e4a74e218b0b5f0345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062cef0f8665cc8a0374a4ee3bcf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a062cef0f8665cc8a0374a4ee3bcf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761056425aa02bd82bc39edfd3c0be2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a761056425aa02bd82bc39edfd3c0be2a">PWM_SMMR_DOWN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a761056425aa02bd82bc39edfd3c0be2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <br /></td></tr>
<tr class="separator:a761056425aa02bd82bc39edfd3c0be2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fac8e2f4988eb9487755679b524baea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9fac8e2f4988eb9487755679b524baea">PWM_SMMR_DOWN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a9fac8e2f4988eb9487755679b524baea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <br /></td></tr>
<tr class="separator:a9fac8e2f4988eb9487755679b524baea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1518a1da5a4c1b5d32067575f8a739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af1518a1da5a4c1b5d32067575f8a739d">PWM_SMMR_GCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af1518a1da5a4c1b5d32067575f8a739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <br /></td></tr>
<tr class="separator:af1518a1da5a4c1b5d32067575f8a739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada70734e4809b9886a051c44ae10bdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ada70734e4809b9886a051c44ae10bdea">PWM_SMMR_GCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ada70734e4809b9886a051c44ae10bdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <br /></td></tr>
<tr class="separator:ada70734e4809b9886a051c44ae10bdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0feb323f0888fcc4eb26f8475021e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8a0feb323f0888fcc4eb26f8475021e8">PWM_SR_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8a0feb323f0888fcc4eb26f8475021e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:a8a0feb323f0888fcc4eb26f8475021e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d055995397c049308dbbbc862d2b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a02d055995397c049308dbbbc862d2b3c">PWM_SR_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a02d055995397c049308dbbbc862d2b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:a02d055995397c049308dbbbc862d2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0340aa3419df5dd39b9cd56c4b98862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad0340aa3419df5dd39b9cd56c4b98862">PWM_SR_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ad0340aa3419df5dd39b9cd56c4b98862"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:ad0340aa3419df5dd39b9cd56c4b98862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c704ff17cd4890571f8794c0ae0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab8c704ff17cd4890571f8794c0ae0ecc">PWM_SR_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab8c704ff17cd4890571f8794c0ae0ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:ab8c704ff17cd4890571f8794c0ae0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8ec3acc073fb648bcb99ceee812528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5c8ec3acc073fb648bcb99ceee812528">PWM_SSPR_SPRD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a421a427ef76bfe8a7ac611ee5b4d1783">PWM_SSPR_SPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>)))</td></tr>
<tr class="separator:a5c8ec3acc073fb648bcb99ceee812528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421a427ef76bfe8a7ac611ee5b4d1783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a421a427ef76bfe8a7ac611ee5b4d1783">PWM_SSPR_SPRD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>)</td></tr>
<tr class="memdesc:a421a427ef76bfe8a7ac611ee5b4d1783"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SSPR) Spread Spectrum Limit Value  <br /></td></tr>
<tr class="separator:a421a427ef76bfe8a7ac611ee5b4d1783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ce35a75b91aca1b5f9f5324197fd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a52ce35a75b91aca1b5f9f5324197fd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38272eac614983e443be09671c7acb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac38272eac614983e443be09671c7acb3">PWM_SSPR_SPRDM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ac38272eac614983e443be09671c7acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SSPR) Spread Spectrum Counter Mode  <br /></td></tr>
<tr class="separator:ac38272eac614983e443be09671c7acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac11630876c03f883d6f180ebed8bfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aac11630876c03f883d6f180ebed8bfe7">PWM_SSPUP_SPRDUP</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a76e5eb1a58cd894374de72674e5dbe4b">PWM_SSPUP_SPRDUP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>)))</td></tr>
<tr class="separator:aac11630876c03f883d6f180ebed8bfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e5eb1a58cd894374de72674e5dbe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a76e5eb1a58cd894374de72674e5dbe4b">PWM_SSPUP_SPRDUP_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>)</td></tr>
<tr class="memdesc:a76e5eb1a58cd894374de72674e5dbe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SSPUP) Spread Spectrum Limit Value Update  <br /></td></tr>
<tr class="separator:a76e5eb1a58cd894374de72674e5dbe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0552f7f19fc957ec2d0e2720f40c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2e0552f7f19fc957ec2d0e2720f40c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd292a702c696b699dc37da54b7cef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afcd292a702c696b699dc37da54b7cef6">PWM_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="pwm_8h.html#a4033040790f6a665c6084567f9ad3fa5">PWM_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:afcd292a702c696b699dc37da54b7cef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:afcd292a702c696b699dc37da54b7cef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4033040790f6a665c6084567f9ad3fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4033040790f6a665c6084567f9ad3fa5">PWM_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4033040790f6a665c6084567f9ad3fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb467131264027263b117a0e574990ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aeb467131264027263b117a0e574990ce">PWM_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="pwm_8h.html#ac88a96168a6298f242f3c78dcdb29bd9">PWM_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:aeb467131264027263b117a0e574990ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_VERSION) Version of the Hardware Module  <br /></td></tr>
<tr class="separator:aeb467131264027263b117a0e574990ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88a96168a6298f242f3c78dcdb29bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac88a96168a6298f242f3c78dcdb29bd9">PWM_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac88a96168a6298f242f3c78dcdb29bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d93360b848ae878f968ec1de4f78a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a56d93360b848ae878f968ec1de4f78a5">PWM_WPCR_WPCMD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)))</td></tr>
<tr class="separator:a56d93360b848ae878f968ec1de4f78a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d512be66c678ac9d977f2bc8cd01ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab2d512be66c678ac9d977f2bc8cd01ea">PWM_WPCR_WPCMD_DISABLE_SW_PROT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab2d512be66c678ac9d977f2bc8cd01ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Disables the software write protection of the register groups of which the bit WPRGx is at '1'.  <br /></td></tr>
<tr class="separator:ab2d512be66c678ac9d977f2bc8cd01ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc00a56188165fb09bc3482cb2728946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acc00a56188165fb09bc3482cb2728946">PWM_WPCR_WPCMD_ENABLE_HW_PROT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acc00a56188165fb09bc3482cb2728946"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'.  <br /></td></tr>
<tr class="separator:acc00a56188165fb09bc3482cb2728946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d48ff8ca75be8265e7caf42e9c8e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad0d48ff8ca75be8265e7caf42e9c8e37">PWM_WPCR_WPCMD_ENABLE_SW_PROT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad0d48ff8ca75be8265e7caf42e9c8e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Enables the software write protection of the register groups of which the bit WPRGx is at '1'.  <br /></td></tr>
<tr class="separator:ad0d48ff8ca75be8265e7caf42e9c8e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5808d6cf04c4e5212002b099d4005be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)</td></tr>
<tr class="memdesc:a5808d6cf04c4e5212002b099d4005be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Command  <br /></td></tr>
<tr class="separator:a5808d6cf04c4e5212002b099d4005be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c519a2fcf5e2c16257d782d075ab6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0c519a2fcf5e2c16257d782d075ab6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37888e300dec55b413e04072f650e229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37888e300dec55b413e04072f650e229">PWM_WPCR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a37888e300dec55b413e04072f650e229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53d9a5deef4b7978ed39cb2195ceb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:ac53d9a5deef4b7978ed39cb2195ceb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Key  <br /></td></tr>
<tr class="separator:ac53d9a5deef4b7978ed39cb2195ceb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2631576285918b7f18551b347adaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4e2631576285918b7f18551b347adaf9">PWM_WPCR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x50574Du &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4e2631576285918b7f18551b347adaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0  <br /></td></tr>
<tr class="separator:a4e2631576285918b7f18551b347adaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ecb09b0534c3d7d743fd515061015a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a75ecb09b0534c3d7d743fd515061015a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa18dd34b9952720314eaac4d894f935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afa18dd34b9952720314eaac4d894f935">PWM_WPCR_WPRG0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:afa18dd34b9952720314eaac4d894f935"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 0  <br /></td></tr>
<tr class="separator:afa18dd34b9952720314eaac4d894f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bbd2f5f339ce837464c918b42947e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a22bbd2f5f339ce837464c918b42947e4">PWM_WPCR_WPRG1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a22bbd2f5f339ce837464c918b42947e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 1  <br /></td></tr>
<tr class="separator:a22bbd2f5f339ce837464c918b42947e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac162ea420e73732f2377033303f5513e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac162ea420e73732f2377033303f5513e">PWM_WPCR_WPRG2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ac162ea420e73732f2377033303f5513e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 2  <br /></td></tr>
<tr class="separator:ac162ea420e73732f2377033303f5513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2459c32b0e27b05eacfdd943c706fad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2459c32b0e27b05eacfdd943c706fad5">PWM_WPCR_WPRG3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a2459c32b0e27b05eacfdd943c706fad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 3  <br /></td></tr>
<tr class="separator:a2459c32b0e27b05eacfdd943c706fad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c582a235a049238238cde31dffd8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a76c582a235a049238238cde31dffd8ed">PWM_WPCR_WPRG4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a76c582a235a049238238cde31dffd8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 4  <br /></td></tr>
<tr class="separator:a76c582a235a049238238cde31dffd8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d7f99067043f6c0384045de15cefe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa3d7f99067043f6c0384045de15cefe2">PWM_WPCR_WPRG5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa3d7f99067043f6c0384045de15cefe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protection Register Group 5  <br /></td></tr>
<tr class="separator:aa3d7f99067043f6c0384045de15cefe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92af4f31403a7b45edfd344b249ff40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a92af4f31403a7b45edfd344b249ff40e">PWM_WPSR_WPHWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a92af4f31403a7b45edfd344b249ff40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a92af4f31403a7b45edfd344b249ff40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0356fdd944bdf6354e5bd9ae32517b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0356fdd944bdf6354e5bd9ae32517b67">PWM_WPSR_WPHWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a0356fdd944bdf6354e5bd9ae32517b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a0356fdd944bdf6354e5bd9ae32517b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7a12e5a417e07a06c23cba3e64b3ab6e">PWM_WPSR_WPHWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a7a12e5a417e07a06c23cba3e64b3ab6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30c95e1f9f0698094737ff0d0148ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae30c95e1f9f0698094737ff0d0148ae0">PWM_WPSR_WPHWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ae30c95e1f9f0698094737ff0d0148ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:ae30c95e1f9f0698094737ff0d0148ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f5378f620fbaebd02aedb7ef54c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a70f5378f620fbaebd02aedb7ef54c5fb">PWM_WPSR_WPHWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a70f5378f620fbaebd02aedb7ef54c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a70f5378f620fbaebd02aedb7ef54c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b73f74236c8fefeb78205a385c9a895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3b73f74236c8fefeb78205a385c9a895">PWM_WPSR_WPHWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a3b73f74236c8fefeb78205a385c9a895"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a3b73f74236c8fefeb78205a385c9a895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559d91595e9dc987ce9b85428625ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a559d91595e9dc987ce9b85428625ec37">PWM_WPSR_WPSWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a559d91595e9dc987ce9b85428625ec37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a559d91595e9dc987ce9b85428625ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c2d89aefda18e6d8a2fbf9233c8002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a46c2d89aefda18e6d8a2fbf9233c8002">PWM_WPSR_WPSWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a46c2d89aefda18e6d8a2fbf9233c8002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a46c2d89aefda18e6d8a2fbf9233c8002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232173f80b5d95a0dc3f3e3ed98973de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a232173f80b5d95a0dc3f3e3ed98973de">PWM_WPSR_WPSWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a232173f80b5d95a0dc3f3e3ed98973de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a232173f80b5d95a0dc3f3e3ed98973de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c27c13adebee1cdd31dfe24d11d747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab2c27c13adebee1cdd31dfe24d11d747">PWM_WPSR_WPSWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab2c27c13adebee1cdd31dfe24d11d747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:ab2c27c13adebee1cdd31dfe24d11d747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1554655175492c6bf1cc86448650ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d1554655175492c6bf1cc86448650ef">PWM_WPSR_WPSWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5d1554655175492c6bf1cc86448650ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a5d1554655175492c6bf1cc86448650ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0768cfcf47672715e0123a7fb345e3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0768cfcf47672715e0123a7fb345e3c8">PWM_WPSR_WPSWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a0768cfcf47672715e0123a7fb345e3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a0768cfcf47672715e0123a7fb345e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8d57bf1b1bfac2bf2e2e752c5175df37">PWM_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a8d57bf1b1bfac2bf2e2e752c5175df37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Status  <br /></td></tr>
<tr class="separator:a8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac48a1ab59a4e311dbdd1abba533a1ef2">PWM_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:ac48a1ab59a4e311dbdd1abba533a1ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Source  <br /></td></tr>
<tr class="separator:ac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0094684a5f44b6b03640baa9fdc6135f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0094684a5f44b6b03640baa9fdc6135f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac490ccca2dabf7952b692754e13ef7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aac490ccca2dabf7952b692754e13ef7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace381626974919cd4b1106113a792dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ace381626974919cd4b1106113a792dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pwm.html">Pwm</a> hardware registers.  <br /></td></tr>
<tr class="separator:ace381626974919cd4b1106113a792dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a50ad77e55d2813cbaa887a2c3c3dac77" name="a50ad77e55d2813cbaa887a2c3c3dac77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ad77e55d2813cbaa887a2c3c3dac77">&#9670;&#160;</a></span>PWM_CCNT_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CCNT_CNT_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#aacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CCNT) Channel Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00575">575</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aacf83288cd3d60a64c5f5ca649d90787" name="aacf83288cd3d60a64c5f5ca649d90787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf83288cd3d60a64c5f5ca649d90787">&#9670;&#160;</a></span>PWM_CCNT_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CCNT_CNT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00574">574</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a41fa252ae7e9c1afb1ed033146edabff" name="a41fa252ae7e9c1afb1ed033146edabff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41fa252ae7e9c1afb1ed033146edabff">&#9670;&#160;</a></span>PWM_CDTY_CDTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_CDTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00560">560</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aed15d16af3f59ccddcf4f629ea3c5852" name="aed15d16af3f59ccddcf4f629ea3c5852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15d16af3f59ccddcf4f629ea3c5852">&#9670;&#160;</a></span>PWM_CDTY_CDTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_CDTY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CDTY) Channel Duty-Cycle </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00559">559</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad9c53da07d308aaa980f5d3e997be72c" name="ad9c53da07d308aaa980f5d3e997be72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c53da07d308aaa980f5d3e997be72c">&#9670;&#160;</a></span>PWM_CDTY_CDTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_CDTY_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00558">558</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a69460f40bbe07d9e2d8112525c0f6eb5" name="a69460f40bbe07d9e2d8112525c0f6eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69460f40bbe07d9e2d8112525c0f6eb5">&#9670;&#160;</a></span>PWM_CDTYUPD_CDTYUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTYUPD_CDTYUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00564">564</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4744918a2d9e85d39bfc066b0d9a6e3c" name="a4744918a2d9e85d39bfc066b0d9a6e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4744918a2d9e85d39bfc066b0d9a6e3c">&#9670;&#160;</a></span>PWM_CDTYUPD_CDTYUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTYUPD_CDTYUPD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CDTYUPD) Channel Duty-Cycle Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00563">563</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac8ebfb063219cd157b8360721811c4b2" name="ac8ebfb063219cd157b8360721811c4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ebfb063219cd157b8360721811c4b2">&#9670;&#160;</a></span>PWM_CDTYUPD_CDTYUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTYUPD_CDTYUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00562">562</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a16461ed8470a94e042b6b0c7b1eac316" name="a16461ed8470a94e042b6b0c7b1eac316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16461ed8470a94e042b6b0c7b1eac316">&#9670;&#160;</a></span>PWM_CLK_DIVA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00132">132</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af333c9ff5302685fd4ef18860428d30b" name="af333c9ff5302685fd4ef18860428d30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af333c9ff5302685fd4ef18860428d30b">&#9670;&#160;</a></span>PWM_CLK_DIVA_CLKA_POFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA_CLKA_POFF&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA clock is turned off </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00133">133</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a89c8665c750fe9e496bb150cfac30cd6" name="a89c8665c750fe9e496bb150cfac30cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c8665c750fe9e496bb150cfac30cd6">&#9670;&#160;</a></span>PWM_CLK_DIVA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA Divide Factor </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00131">131</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afd838365b1e8ff1cd90d647ab9f91bc8" name="afd838365b1e8ff1cd90d647ab9f91bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd838365b1e8ff1cd90d647ab9f91bc8">&#9670;&#160;</a></span>PWM_CLK_DIVA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00130">130</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a61ceccd8bb496ddef9650533b6168bd4" name="a61ceccd8bb496ddef9650533b6168bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ceccd8bb496ddef9650533b6168bd4">&#9670;&#160;</a></span>PWM_CLK_DIVA_PREA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA_PREA&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA clock is clock selected by PREA </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00134">134</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a78313c3c81971a4d15098efafe65705d" name="a78313c3c81971a4d15098efafe65705d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78313c3c81971a4d15098efafe65705d">&#9670;&#160;</a></span>PWM_CLK_DIVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00151">151</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae74dee51491421d03783282b256287e8" name="ae74dee51491421d03783282b256287e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74dee51491421d03783282b256287e8">&#9670;&#160;</a></span>PWM_CLK_DIVB_CLKB_POFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB_CLKB_POFF&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKB clock is turned off </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00152">152</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0f10b800816f89c333627527117fdf61" name="a0f10b800816f89c333627527117fdf61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f10b800816f89c333627527117fdf61">&#9670;&#160;</a></span>PWM_CLK_DIVB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKB Divide Factor </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00150">150</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4ad68719957eb425c8c4dc8c35a891b1" name="a4ad68719957eb425c8c4dc8c35a891b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad68719957eb425c8c4dc8c35a891b1">&#9670;&#160;</a></span>PWM_CLK_DIVB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00149">149</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aab33aacf0706fdcd8ca7363dc41ad65a" name="aab33aacf0706fdcd8ca7363dc41ad65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab33aacf0706fdcd8ca7363dc41ad65a">&#9670;&#160;</a></span>PWM_CLK_DIVB_PREB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB_PREB&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKB clock is clock selected by PREB </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00153">153</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad3ac408ebfd0225cef38195e24868d97" name="ad3ac408ebfd0225cef38195e24868d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ac408ebfd0225cef38195e24868d97">&#9670;&#160;</a></span>PWM_CLK_PREA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#adbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00137">137</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab300b068db4180313e75b24ddaa91f39" name="ab300b068db4180313e75b24ddaa91f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab300b068db4180313e75b24ddaa91f39">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00138">138</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4ac8af0adc0d5842914af03ef91e93ce" name="a4ac8af0adc0d5842914af03ef91e93ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac8af0adc0d5842914af03ef91e93ce">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV1024&#160;&#160;&#160;(0xAu &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/1024 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00148">148</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8dcee1a03b78b3780326312cee74a047" name="a8dcee1a03b78b3780326312cee74a047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dcee1a03b78b3780326312cee74a047">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV128&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/128 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00145">145</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7f267cef8537959fed3cef3ed7ef469f" name="a7f267cef8537959fed3cef3ed7ef469f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f267cef8537959fed3cef3ed7ef469f">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV16&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/16 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00142">142</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a38558e2ea043d4cca8f6c35c0bb0ff4e" name="a38558e2ea043d4cca8f6c35c0bb0ff4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38558e2ea043d4cca8f6c35c0bb0ff4e">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV2&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00139">139</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2b6c73e5a4deebd5e429bd3aaadf837b" name="a2b6c73e5a4deebd5e429bd3aaadf837b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6c73e5a4deebd5e429bd3aaadf837b">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV256&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/256 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00146">146</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1aef63cb91c8c22ddfd7b0cf2cedf0df" name="a1aef63cb91c8c22ddfd7b0cf2cedf0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aef63cb91c8c22ddfd7b0cf2cedf0df">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV32&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/32 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00143">143</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a03dadde787d0e63c8b8768808fe99a2a" name="a03dadde787d0e63c8b8768808fe99a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03dadde787d0e63c8b8768808fe99a2a">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV4&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00140">140</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af721401087a93bac5aeb4bf8a9ac235e" name="af721401087a93bac5aeb4bf8a9ac235e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af721401087a93bac5aeb4bf8a9ac235e">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV512&#160;&#160;&#160;(0x9u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/512 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00147">147</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a178e412966e10c888eac32104042a581" name="a178e412966e10c888eac32104042a581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178e412966e10c888eac32104042a581">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV64&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/64 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00144">144</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a75a88000ff27a08dbbeebf81334c5da6" name="a75a88000ff27a08dbbeebf81334c5da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a88000ff27a08dbbeebf81334c5da6">&#9670;&#160;</a></span>PWM_CLK_PREA_CLK_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_CLK_DIV8&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/8 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00141">141</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adbb35b3639a0d9d55ca300d6d3bca442" name="adbb35b3639a0d9d55ca300d6d3bca442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb35b3639a0d9d55ca300d6d3bca442">&#9670;&#160;</a></span>PWM_CLK_PREA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA Source Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00136">136</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1c7994ea88a42a5f7e712d13777a421c" name="a1c7994ea88a42a5f7e712d13777a421c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7994ea88a42a5f7e712d13777a421c">&#9670;&#160;</a></span>PWM_CLK_PREA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00135">135</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9e8fe1e42e8c243737138f76d097056b" name="a9e8fe1e42e8c243737138f76d097056b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8fe1e42e8c243737138f76d097056b">&#9670;&#160;</a></span>PWM_CLK_PREB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00156">156</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ada8a99142a42d9837ff2a44e705d2151" name="ada8a99142a42d9837ff2a44e705d2151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada8a99142a42d9837ff2a44e705d2151">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00157">157</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae9f6d0e24b13520c2a68e86b083210e2" name="ae9f6d0e24b13520c2a68e86b083210e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f6d0e24b13520c2a68e86b083210e2">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV1024&#160;&#160;&#160;(0xAu &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/1024 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00167">167</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae47109fac5979f7f7f1db16ae132e46c" name="ae47109fac5979f7f7f1db16ae132e46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47109fac5979f7f7f1db16ae132e46c">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV128&#160;&#160;&#160;(0x7u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/128 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00164">164</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a272798784c4448ea5da47865ea948ca8" name="a272798784c4448ea5da47865ea948ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272798784c4448ea5da47865ea948ca8">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV16&#160;&#160;&#160;(0x4u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/16 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00161">161</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9cb79daa408c2df519f53f37f31abd80" name="a9cb79daa408c2df519f53f37f31abd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb79daa408c2df519f53f37f31abd80">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV2&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00158">158</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf3614b1a76b5b63428c8231cc383504" name="aaf3614b1a76b5b63428c8231cc383504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3614b1a76b5b63428c8231cc383504">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV256&#160;&#160;&#160;(0x8u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/256 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00165">165</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad4de5b8ddb644118817ce6b1f79a8b30" name="ad4de5b8ddb644118817ce6b1f79a8b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4de5b8ddb644118817ce6b1f79a8b30">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV32&#160;&#160;&#160;(0x5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/32 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00162">162</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad2e2eea88e4ca9f8e81343ad1d9e89e7" name="ad2e2eea88e4ca9f8e81343ad1d9e89e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e2eea88e4ca9f8e81343ad1d9e89e7">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV4&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00159">159</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa53b1dd4e614b72e3637aa44763d1620" name="aa53b1dd4e614b72e3637aa44763d1620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53b1dd4e614b72e3637aa44763d1620">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV512&#160;&#160;&#160;(0x9u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/512 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00166">166</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a377f7927763346eff57e2098755ab1e2" name="a377f7927763346eff57e2098755ab1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a377f7927763346eff57e2098755ab1e2">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV64&#160;&#160;&#160;(0x6u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/64 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00163">163</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0bb7053788983f89006d89f91cde9c0a" name="a0bb7053788983f89006d89f91cde9c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb7053788983f89006d89f91cde9c0a">&#9670;&#160;</a></span>PWM_CLK_PREB_CLK_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_CLK_DIV8&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) Peripheral clock/8 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00160">160</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a018cb44fee3f5be1802a35baf46b8a25" name="a018cb44fee3f5be1802a35baf46b8a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018cb44fee3f5be1802a35baf46b8a25">&#9670;&#160;</a></span>PWM_CLK_PREB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKB Source Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00155">155</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad7eafce0edf069cbeca5d806e5b8ae8d" name="ad7eafce0edf069cbeca5d806e5b8ae8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eafce0edf069cbeca5d806e5b8ae8d">&#9670;&#160;</a></span>PWM_CLK_PREB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00154">154</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad3f9538f09a306acf682d98930f2a954" name="ad3f9538f09a306acf682d98930f2a954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f9538f09a306acf682d98930f2a954">&#9670;&#160;</a></span>PWM_CMPM_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00503">503</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a42d54748d1536414c80dac1643bebbf1" name="a42d54748d1536414c80dac1643bebbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d54748d1536414c80dac1643bebbf1">&#9670;&#160;</a></span>PWM_CMPM_CPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00509">509</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7951fd10abe22d74f4c2c6e9802a3f2d" name="a7951fd10abe22d74f4c2c6e9802a3f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7951fd10abe22d74f4c2c6e9802a3f2d">&#9670;&#160;</a></span>PWM_CMPM_CPR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00508">508</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a081a29a209b1ea5b419265afa240cdaa" name="a081a29a209b1ea5b419265afa240cdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a29a209b1ea5b419265afa240cdaa">&#9670;&#160;</a></span>PWM_CMPM_CPR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00507">507</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac3be5e55b87abd7e1687d9be77595a26" name="ac3be5e55b87abd7e1687d9be77595a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3be5e55b87abd7e1687d9be77595a26">&#9670;&#160;</a></span>PWM_CMPM_CPRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPRCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00512">512</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2945c884ad4aab06150ae99c19542202" name="a2945c884ad4aab06150ae99c19542202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2945c884ad4aab06150ae99c19542202">&#9670;&#160;</a></span>PWM_CMPM_CPRCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPRCNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Period Counter </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00511">511</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a836c4e58d85e35a123223da621292f63" name="a836c4e58d85e35a123223da621292f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836c4e58d85e35a123223da621292f63">&#9670;&#160;</a></span>PWM_CMPM_CPRCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPRCNT_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00510">510</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac20d4465cd3dc1f875cfe5060df67630" name="ac20d4465cd3dc1f875cfe5060df67630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20d4465cd3dc1f875cfe5060df67630">&#9670;&#160;</a></span>PWM_CMPM_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00506">506</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a32b8e7533c5db154116c6f8797e18bdc" name="a32b8e7533c5db154116c6f8797e18bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b8e7533c5db154116c6f8797e18bdc">&#9670;&#160;</a></span>PWM_CMPM_CTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CTR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Trigger </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00505">505</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af57626ea1939e8f352300ecf93be1439" name="af57626ea1939e8f352300ecf93be1439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57626ea1939e8f352300ecf93be1439">&#9670;&#160;</a></span>PWM_CMPM_CTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CTR_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00504">504</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a133c06bab5d24a9d97b1c7f44c698ae4" name="a133c06bab5d24a9d97b1c7f44c698ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133c06bab5d24a9d97b1c7f44c698ae4">&#9670;&#160;</a></span>PWM_CMPM_CUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00515">515</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aadd54a225ed379648b3693dfbcc56a15" name="aadd54a225ed379648b3693dfbcc56a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd54a225ed379648b3693dfbcc56a15">&#9670;&#160;</a></span>PWM_CMPM_CUPR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Update Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00514">514</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a487940e89e6d4b4a554a13b88e876c83" name="a487940e89e6d4b4a554a13b88e876c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487940e89e6d4b4a554a13b88e876c83">&#9670;&#160;</a></span>PWM_CMPM_CUPR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPR_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00513">513</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae1103977edb4f7f53e3050ded3900262" name="ae1103977edb4f7f53e3050ded3900262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1103977edb4f7f53e3050ded3900262">&#9670;&#160;</a></span>PWM_CMPM_CUPRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPRCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00518">518</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2fbf78eae63da097297b020afcf6febe" name="a2fbf78eae63da097297b020afcf6febe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbf78eae63da097297b020afcf6febe">&#9670;&#160;</a></span>PWM_CMPM_CUPRCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPRCNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Update Period Counter </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00517">517</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a046611de8ee0cc576937fed666f286ea" name="a046611de8ee0cc576937fed666f286ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046611de8ee0cc576937fed666f286ea">&#9670;&#160;</a></span>PWM_CMPM_CUPRCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPRCNT_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00516">516</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a63120711aff24e164abacbf8283ad2f0" name="a63120711aff24e164abacbf8283ad2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63120711aff24e164abacbf8283ad2f0">&#9670;&#160;</a></span>PWM_CMPMUPD_CENUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CENUPD&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Enable Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00520">520</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a55aea1151db2640b6a1fafb9a7cc023e" name="a55aea1151db2640b6a1fafb9a7cc023e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55aea1151db2640b6a1fafb9a7cc023e">&#9670;&#160;</a></span>PWM_CMPMUPD_CPRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CPRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00526">526</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a42f6b4ac753fe27df637c3cfba9ec7" name="a9a42f6b4ac753fe27df637c3cfba9ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a42f6b4ac753fe27df637c3cfba9ec7">&#9670;&#160;</a></span>PWM_CMPMUPD_CPRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CPRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00525">525</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a172bcf93f25ed51f493dff85c9ab569a" name="a172bcf93f25ed51f493dff85c9ab569a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172bcf93f25ed51f493dff85c9ab569a">&#9670;&#160;</a></span>PWM_CMPMUPD_CPRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CPRUPD_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00524">524</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa7fb8523c1acf3002ed4e7e9097af440" name="aa7fb8523c1acf3002ed4e7e9097af440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fb8523c1acf3002ed4e7e9097af440">&#9670;&#160;</a></span>PWM_CMPMUPD_CTRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CTRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00523">523</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae4963293459d57314102b2a14c2d9c89" name="ae4963293459d57314102b2a14c2d9c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4963293459d57314102b2a14c2d9c89">&#9670;&#160;</a></span>PWM_CMPMUPD_CTRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CTRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Trigger Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00522">522</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa51d75e45c3eb87cf7a0c94d36919e29" name="aa51d75e45c3eb87cf7a0c94d36919e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51d75e45c3eb87cf7a0c94d36919e29">&#9670;&#160;</a></span>PWM_CMPMUPD_CTRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CTRUPD_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00521">521</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a62488dad3ad02edd4b9f10186f329f91" name="a62488dad3ad02edd4b9f10186f329f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62488dad3ad02edd4b9f10186f329f91">&#9670;&#160;</a></span>PWM_CMPMUPD_CUPRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CUPRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00529">529</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a54677fe388d0a3e54a38a078f36137bf" name="a54677fe388d0a3e54a38a078f36137bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54677fe388d0a3e54a38a078f36137bf">&#9670;&#160;</a></span>PWM_CMPMUPD_CUPRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CUPRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Update Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00528">528</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a215cfa6f967c8c69cb03500156c783e3" name="a215cfa6f967c8c69cb03500156c783e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215cfa6f967c8c69cb03500156c783e3">&#9670;&#160;</a></span>PWM_CMPMUPD_CUPRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CUPRUPD_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00527">527</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a91c785b8594eae01c0c8b1c52b823f36" name="a91c785b8594eae01c0c8b1c52b823f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c785b8594eae01c0c8b1c52b823f36">&#9670;&#160;</a></span>PWM_CMPV_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00495">495</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6f836e7af802c562b6c84db59f333e93" name="a6f836e7af802c562b6c84db59f333e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f836e7af802c562b6c84db59f333e93">&#9670;&#160;</a></span>PWM_CMPV_CV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CV_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPV) Comparison x Value </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00494">494</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4299c4528ffdef7d23c13e1e9a975bee" name="a4299c4528ffdef7d23c13e1e9a975bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4299c4528ffdef7d23c13e1e9a975bee">&#9670;&#160;</a></span>PWM_CMPV_CV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CV_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00493">493</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a24cfa2d6b73b73550360250af30a5224" name="a24cfa2d6b73b73550360250af30a5224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24cfa2d6b73b73550360250af30a5224">&#9670;&#160;</a></span>PWM_CMPV_CVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CVM&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPV) Comparison x Value Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00496">496</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a588c81afa5376f6abb27ce1dbe05578f" name="a588c81afa5376f6abb27ce1dbe05578f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588c81afa5376f6abb27ce1dbe05578f">&#9670;&#160;</a></span>PWM_CMPVUPD_CVMUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVMUPD&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPVUPD) Comparison x Value Mode Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00501">501</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a289a10af1c9e1d2817c5394ca5ab052f" name="a289a10af1c9e1d2817c5394ca5ab052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289a10af1c9e1d2817c5394ca5ab052f">&#9670;&#160;</a></span>PWM_CMPVUPD_CVUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00500">500</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a814522233f8137b734c794b115c82d08" name="a814522233f8137b734c794b115c82d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814522233f8137b734c794b115c82d08">&#9670;&#160;</a></span>PWM_CMPVUPD_CVUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVUPD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPVUPD) Comparison x Value Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00499">499</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a00d9ce6aa5ce448194cfda50721bd5b0" name="a00d9ce6aa5ce448194cfda50721bd5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d9ce6aa5ce448194cfda50721bd5b0">&#9670;&#160;</a></span>PWM_CMPVUPD_CVUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00498">498</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a389acb2fd3cb962a815dc9bebf0d8c3b" name="a389acb2fd3cb962a815dc9bebf0d8c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389acb2fd3cb962a815dc9bebf0d8c3b">&#9670;&#160;</a></span>PWM_CMR_CALG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CALG&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Channel Alignment </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00547">547</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0bb07f5754d14efb326e0a4a6d0d275c" name="a0bb07f5754d14efb326e0a4a6d0d275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb07f5754d14efb326e0a4a6d0d275c">&#9670;&#160;</a></span>PWM_CMR_CES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Counter Event Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00549">549</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf63b55ca5a5fca06ef63e14542b6d80" name="aaf63b55ca5a5fca06ef63e14542b6d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf63b55ca5a5fca06ef63e14542b6d80">&#9670;&#160;</a></span>PWM_CMR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPOL&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Channel Polarity </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00548">548</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae06e7defd2dba13c0fff86d6496e86bd" name="ae06e7defd2dba13c0fff86d6496e86bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06e7defd2dba13c0fff86d6496e86bd">&#9670;&#160;</a></span>PWM_CMR_CPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00533">533</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8bc71e46b25f8e3523370fac72f5d033" name="a8bc71e46b25f8e3523370fac72f5d033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc71e46b25f8e3523370fac72f5d033">&#9670;&#160;</a></span>PWM_CMR_CPRE_CLKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_CLKA&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Clock A </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00545">545</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a61f75d57082c66e697b6e9a0d1c7a871" name="a61f75d57082c66e697b6e9a0d1c7a871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f75d57082c66e697b6e9a0d1c7a871">&#9670;&#160;</a></span>PWM_CMR_CPRE_CLKB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_CLKB&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Clock B </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00546">546</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d3f3920d928ba2aa52de186a445d0f4" name="a5d3f3920d928ba2aa52de186a445d0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3f3920d928ba2aa52de186a445d0f4">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00534">534</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afaead3bc15fbccd0c23d23c9f357c33e" name="afaead3bc15fbccd0c23d23c9f357c33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaead3bc15fbccd0c23d23c9f357c33e">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_1024&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/1024 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00544">544</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6a10a7bb26e066c5898b0e543488c024" name="a6a10a7bb26e066c5898b0e543488c024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a10a7bb26e066c5898b0e543488c024">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_128&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/128 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00541">541</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a891db67f708bac4e03b331dbe2b9b736" name="a891db67f708bac4e03b331dbe2b9b736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891db67f708bac4e03b331dbe2b9b736">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_16&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/16 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00538">538</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37ce0b9a18a244345e0bfa53ca090dae" name="a37ce0b9a18a244345e0bfa53ca090dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ce0b9a18a244345e0bfa53ca090dae">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_2&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00535">535</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9225f1847a5fd90ee574dcb2621d1837" name="a9225f1847a5fd90ee574dcb2621d1837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9225f1847a5fd90ee574dcb2621d1837">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_256&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/256 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00542">542</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab46686466d77516d464299debf2704d1" name="ab46686466d77516d464299debf2704d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46686466d77516d464299debf2704d1">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_32&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/32 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00539">539</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa64626b14684edb5448046b2ba3ddcdf" name="aa64626b14684edb5448046b2ba3ddcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa64626b14684edb5448046b2ba3ddcdf">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_4&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00536">536</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab1f378d7d346306ac6c6db37fcbf3a4e" name="ab1f378d7d346306ac6c6db37fcbf3a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f378d7d346306ac6c6db37fcbf3a4e">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_512&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/512 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00543">543</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abf069ffac1c8b10527ca0aa9172007f7" name="abf069ffac1c8b10527ca0aa9172007f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf069ffac1c8b10527ca0aa9172007f7">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_64&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/64 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00540">540</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae7938e69e6d1c6f171c8f0cc14c18f61" name="ae7938e69e6d1c6f171c8f0cc14c18f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7938e69e6d1c6f171c8f0cc14c18f61">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_8&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Peripheral clock/8 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00537">537</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa7cd448e4b8d4338768b6d3c01087a35" name="aa7cd448e4b8d4338768b6d3c01087a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cd448e4b8d4338768b6d3c01087a35">&#9670;&#160;</a></span>PWM_CMR_CPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Channel Pre-scaler </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00532">532</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5badf58a9dad60e51cc93b3bd3b50857" name="a5badf58a9dad60e51cc93b3bd3b50857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5badf58a9dad60e51cc93b3bd3b50857">&#9670;&#160;</a></span>PWM_CMR_CPRE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00531">531</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad4e1477bf352624727ff3a58db213be8" name="ad4e1477bf352624727ff3a58db213be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e1477bf352624727ff3a58db213be8">&#9670;&#160;</a></span>PWM_CMR_DPOLI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DPOLI&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Disabled Polarity Inverted </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00551">551</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a10f3a5ee3f69d0a8a1c74b8d439b0383" name="a10f3a5ee3f69d0a8a1c74b8d439b0383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f3a5ee3f69d0a8a1c74b8d439b0383">&#9670;&#160;</a></span>PWM_CMR_DTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DTE&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Dead-Time Generator Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00553">553</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aab717ec6a8d10c26426079bd5f86e9b2" name="aab717ec6a8d10c26426079bd5f86e9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab717ec6a8d10c26426079bd5f86e9b2">&#9670;&#160;</a></span>PWM_CMR_DTHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DTHI&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Dead-Time PWMHx Output Inverted </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00554">554</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa403af8b6427a80c569435793bc32a30" name="aa403af8b6427a80c569435793bc32a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa403af8b6427a80c569435793bc32a30">&#9670;&#160;</a></span>PWM_CMR_DTLI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DTLI&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Dead-Time PWMLx Output Inverted </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00555">555</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8e3a78a54d45a88c4de5489532254612" name="a8e3a78a54d45a88c4de5489532254612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3a78a54d45a88c4de5489532254612">&#9670;&#160;</a></span>PWM_CMR_PPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_PPM&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Push-Pull Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00556">556</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5b0bd8f4431c759ed715d81de18a8eac" name="a5b0bd8f4431c759ed715d81de18a8eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0bd8f4431c759ed715d81de18a8eac">&#9670;&#160;</a></span>PWM_CMR_TCTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_TCTS&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Timer Counter Trigger Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00552">552</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0286fa373fce5c6a2e8a5caa773fa792" name="a0286fa373fce5c6a2e8a5caa773fa792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0286fa373fce5c6a2e8a5caa773fa792">&#9670;&#160;</a></span>PWM_CMR_UPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_UPDS&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Update Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00550">550</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aeacc079939259afb417d8e9fb9ff4300" name="aeacc079939259afb417d8e9fb9ff4300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacc079939259afb417d8e9fb9ff4300">&#9670;&#160;</a></span>PWM_CMUPD0_CPOLINVUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD0_CPOLINVUP&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD0) Channel Polarity Inversion Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00592">592</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a56fd5395da2c945ec0e94ebde1670a25" name="a56fd5395da2c945ec0e94ebde1670a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fd5395da2c945ec0e94ebde1670a25">&#9670;&#160;</a></span>PWM_CMUPD0_CPOLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD0_CPOLUP&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD0) Channel Polarity Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00591">591</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa50bff84255cf8d47bb7e2c4e775b5ee" name="aa50bff84255cf8d47bb7e2c4e775b5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50bff84255cf8d47bb7e2c4e775b5ee">&#9670;&#160;</a></span>PWM_CMUPD1_CPOLINVUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD1_CPOLINVUP&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD1) Channel Polarity Inversion Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00595">595</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a383258dd68353cc8e9cdb6e4685da924" name="a383258dd68353cc8e9cdb6e4685da924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383258dd68353cc8e9cdb6e4685da924">&#9670;&#160;</a></span>PWM_CMUPD1_CPOLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD1_CPOLUP&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD1) Channel Polarity Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00594">594</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a41b747b7dce5a1fc7f53615b8965d928" name="a41b747b7dce5a1fc7f53615b8965d928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b747b7dce5a1fc7f53615b8965d928">&#9670;&#160;</a></span>PWM_CMUPD2_CPOLINVUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD2_CPOLINVUP&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD2) Channel Polarity Inversion Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00623">623</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5dff80eff38ba41b19437319c77f17b1" name="a5dff80eff38ba41b19437319c77f17b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dff80eff38ba41b19437319c77f17b1">&#9670;&#160;</a></span>PWM_CMUPD2_CPOLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD2_CPOLUP&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD2) Channel Polarity Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00622">622</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae2999f989a5f1c10f4662d070919f8b5" name="ae2999f989a5f1c10f4662d070919f8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2999f989a5f1c10f4662d070919f8b5">&#9670;&#160;</a></span>PWM_CMUPD3_CPOLINVUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD3_CPOLINVUP&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD3) Channel Polarity Inversion Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00651">651</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a14cfa3eca93d568658b9f59641473437" name="a14cfa3eca93d568658b9f59641473437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14cfa3eca93d568658b9f59641473437">&#9670;&#160;</a></span>PWM_CMUPD3_CPOLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMUPD3_CPOLUP&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMUPD3) Channel Polarity Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00650">650</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a436c7760905f428657aa5b449947a798" name="a436c7760905f428657aa5b449947a798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436c7760905f428657aa5b449947a798">&#9670;&#160;</a></span>PWM_CPRD_CPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_CPRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00568">568</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae5af6b617a5d5e4da51ade21024e340d" name="ae5af6b617a5d5e4da51ade21024e340d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5af6b617a5d5e4da51ade21024e340d">&#9670;&#160;</a></span>PWM_CPRD_CPRD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_CPRD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CPRD) Channel Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00567">567</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a15e63c47355a0e697cf879301bdcfe97" name="a15e63c47355a0e697cf879301bdcfe97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e63c47355a0e697cf879301bdcfe97">&#9670;&#160;</a></span>PWM_CPRD_CPRD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_CPRD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00566">566</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3793ebbd314a96f51223948b4e525a12" name="a3793ebbd314a96f51223948b4e525a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3793ebbd314a96f51223948b4e525a12">&#9670;&#160;</a></span>PWM_CPRDUPD_CPRDUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRDUPD_CPRDUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00572">572</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1fdc0c18ef2194e73b094365eb792fd2" name="a1fdc0c18ef2194e73b094365eb792fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fdc0c18ef2194e73b094365eb792fd2">&#9670;&#160;</a></span>PWM_CPRDUPD_CPRDUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRDUPD_CPRDUPD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CPRDUPD) Channel Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00571">571</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a87e884e8c0a0aafbd3a6af1ceea985d7" name="a87e884e8c0a0aafbd3a6af1ceea985d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e884e8c0a0aafbd3a6af1ceea985d7">&#9670;&#160;</a></span>PWM_CPRDUPD_CPRDUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRDUPD_CPRDUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00570">570</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4091417cf1ab606fbb4763bb93ba4740" name="a4091417cf1ab606fbb4763bb93ba4740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4091417cf1ab606fbb4763bb93ba4740">&#9670;&#160;</a></span>PWM_DIS_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00174">174</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a018c7471f812f9bbbfb758e7d1d95a35" name="a018c7471f812f9bbbfb758e7d1d95a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018c7471f812f9bbbfb758e7d1d95a35">&#9670;&#160;</a></span>PWM_DIS_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00175">175</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a74c86b68ac70aee9bb151eae80a19190" name="a74c86b68ac70aee9bb151eae80a19190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c86b68ac70aee9bb151eae80a19190">&#9670;&#160;</a></span>PWM_DIS_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00176">176</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a036f740d5b634027628c0f87918132d1" name="a036f740d5b634027628c0f87918132d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036f740d5b634027628c0f87918132d1">&#9670;&#160;</a></span>PWM_DIS_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00177">177</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2d763361bb0e63d1343e4926eb3f75af" name="a2d763361bb0e63d1343e4926eb3f75af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d763361bb0e63d1343e4926eb3f75af">&#9670;&#160;</a></span>PWM_DMAR_DMADUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DMAR_DMADUTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a5f39eb994ea9e8db2aa770e1f2b14c70">PWM_DMAR_DMADUTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00237">237</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5f39eb994ea9e8db2aa770e1f2b14c70" name="a5f39eb994ea9e8db2aa770e1f2b14c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f39eb994ea9e8db2aa770e1f2b14c70">&#9670;&#160;</a></span>PWM_DMAR_DMADUTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DMAR_DMADUTY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#aba2b66143d74767aec3100fd3f744b85">PWM_DMAR_DMADUTY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DMAR) Duty-Cycle Holding Register for DMA Access </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00236">236</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba2b66143d74767aec3100fd3f744b85" name="aba2b66143d74767aec3100fd3f744b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2b66143d74767aec3100fd3f744b85">&#9670;&#160;</a></span>PWM_DMAR_DMADUTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DMAR_DMADUTY_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00235">235</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4541374ddf744a071541a6e30503c469" name="a4541374ddf744a071541a6e30503c469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4541374ddf744a071541a6e30503c469">&#9670;&#160;</a></span>PWM_DT_DTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00579">579</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa2d5f3ed5aa973fb64575d526a76d299" name="aa2d5f3ed5aa973fb64575d526a76d299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d5f3ed5aa973fb64575d526a76d299">&#9670;&#160;</a></span>PWM_DT_DTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTH_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DT) Dead-Time Value for PWMHx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00578">578</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acd6342d6ab56ac200cdc15b607e006f5" name="acd6342d6ab56ac200cdc15b607e006f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6342d6ab56ac200cdc15b607e006f5">&#9670;&#160;</a></span>PWM_DT_DTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00577">577</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a235770b0d3489660b457979691bc4ffc" name="a235770b0d3489660b457979691bc4ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235770b0d3489660b457979691bc4ffc">&#9670;&#160;</a></span>PWM_DT_DTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00582">582</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a94a24dbb50ac3be38a85033a53f91b65" name="a94a24dbb50ac3be38a85033a53f91b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a24dbb50ac3be38a85033a53f91b65">&#9670;&#160;</a></span>PWM_DT_DTL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTL_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DT) Dead-Time Value for PWMLx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00581">581</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a023ec46a8230cb758371e0f3e0358a30" name="a023ec46a8230cb758371e0f3e0358a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023ec46a8230cb758371e0f3e0358a30">&#9670;&#160;</a></span>PWM_DT_DTL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTL_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00580">580</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3fe8d0acfd4ae28378e6a670c7da8609" name="a3fe8d0acfd4ae28378e6a670c7da8609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe8d0acfd4ae28378e6a670c7da8609">&#9670;&#160;</a></span>PWM_DTUPD_DTHUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTHUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00586">586</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57ae02641d423c938151d286815103df" name="a57ae02641d423c938151d286815103df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ae02641d423c938151d286815103df">&#9670;&#160;</a></span>PWM_DTUPD_DTHUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTHUPD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DTUPD) Dead-Time Value Update for PWMHx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00585">585</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57d565acd6fcde451487298836d3cd63" name="a57d565acd6fcde451487298836d3cd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d565acd6fcde451487298836d3cd63">&#9670;&#160;</a></span>PWM_DTUPD_DTHUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTHUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00584">584</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1ca97073704403153057db53eb67395d" name="a1ca97073704403153057db53eb67395d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca97073704403153057db53eb67395d">&#9670;&#160;</a></span>PWM_DTUPD_DTLUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTLUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00589">589</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a745c5dc8738555fd8ccbdf9340af5af9" name="a745c5dc8738555fd8ccbdf9340af5af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745c5dc8738555fd8ccbdf9340af5af9">&#9670;&#160;</a></span>PWM_DTUPD_DTLUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTLUPD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DTUPD) Dead-Time Value Update for PWMLx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00588">588</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4e46448671db77abc6a8c3b5e9fc07c5" name="a4e46448671db77abc6a8c3b5e9fc07c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e46448671db77abc6a8c3b5e9fc07c5">&#9670;&#160;</a></span>PWM_DTUPD_DTLUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTLUPD_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00587">587</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a469a975b28cf04cd35f871f253b7a3b3" name="a469a975b28cf04cd35f871f253b7a3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469a975b28cf04cd35f871f253b7a3b3">&#9670;&#160;</a></span>PWM_ELMR_CSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 0 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00423">423</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a08f6b7258c6bc91e429811ccd14a8310" name="a08f6b7258c6bc91e429811ccd14a8310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f6b7258c6bc91e429811ccd14a8310">&#9670;&#160;</a></span>PWM_ELMR_CSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 1 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00424">424</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abec0c8acd271024f3e167e644a3d2d27" name="abec0c8acd271024f3e167e644a3d2d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec0c8acd271024f3e167e644a3d2d27">&#9670;&#160;</a></span>PWM_ELMR_CSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 2 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00425">425</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a02f65ca00c0fbbfe5b44af28f6a73f63" name="a02f65ca00c0fbbfe5b44af28f6a73f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f65ca00c0fbbfe5b44af28f6a73f63">&#9670;&#160;</a></span>PWM_ELMR_CSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 3 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00426">426</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5c0348a9525eb00101b564a982be4c8d" name="a5c0348a9525eb00101b564a982be4c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0348a9525eb00101b564a982be4c8d">&#9670;&#160;</a></span>PWM_ELMR_CSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 4 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00427">427</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afa8d31d1dfabab5ddc3c1d025f1e49a1" name="afa8d31d1dfabab5ddc3c1d025f1e49a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8d31d1dfabab5ddc3c1d025f1e49a1">&#9670;&#160;</a></span>PWM_ELMR_CSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 5 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00428">428</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a88f1b104829914629dce9a552a3be037" name="a88f1b104829914629dce9a552a3be037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f1b104829914629dce9a552a3be037">&#9670;&#160;</a></span>PWM_ELMR_CSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 6 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00429">429</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a049921051c31567a21f2ca271a7c56c9" name="a049921051c31567a21f2ca271a7c56c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049921051c31567a21f2ca271a7c56c9">&#9670;&#160;</a></span>PWM_ELMR_CSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[8]) Comparison 7 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00430">430</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a77c0afa3572c801d2b6cd0290b28aa4b" name="a77c0afa3572c801d2b6cd0290b28aa4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c0afa3572c801d2b6cd0290b28aa4b">&#9670;&#160;</a></span>PWM_ENA_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00169">169</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0a4948f507b7d676ab5b011710d94d5a" name="a0a4948f507b7d676ab5b011710d94d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4948f507b7d676ab5b011710d94d5a">&#9670;&#160;</a></span>PWM_ENA_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00170">170</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8de33fe21d0568c5af66072ea224b374" name="a8de33fe21d0568c5af66072ea224b374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de33fe21d0568c5af66072ea224b374">&#9670;&#160;</a></span>PWM_ENA_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00171">171</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa51ecf03f17443c907a60d29f7e63ffb" name="aa51ecf03f17443c907a60d29f7e63ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51ecf03f17443c907a60d29f7e63ffb">&#9670;&#160;</a></span>PWM_ENA_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00172">172</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9aa87930b869a1ddf671d0144142fb6" name="aa9aa87930b869a1ddf671d0144142fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9aa87930b869a1ddf671d0144142fb6">&#9670;&#160;</a></span>PWM_ETRG1_MAXCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_MAXCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a40e436b483863606b48f361c07907623">PWM_ETRG1_MAXCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00599">599</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a40e436b483863606b48f361c07907623" name="a40e436b483863606b48f361c07907623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e436b483863606b48f361c07907623">&#9670;&#160;</a></span>PWM_ETRG1_MAXCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_MAXCNT_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a07652b57aad184fdb87e8a849d38175e">PWM_ETRG1_MAXCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) Maximum Counter value </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00598">598</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07652b57aad184fdb87e8a849d38175e" name="a07652b57aad184fdb87e8a849d38175e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07652b57aad184fdb87e8a849d38175e">&#9670;&#160;</a></span>PWM_ETRG1_MAXCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_MAXCNT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00597">597</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af62f0bc7d9db8450ab1c1ecde517d9a2" name="af62f0bc7d9db8450ab1c1ecde517d9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62f0bc7d9db8450ab1c1ecde517d9a2">&#9670;&#160;</a></span>PWM_ETRG1_RFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_RFEN&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) Recoverable Fault Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00612">612</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf0120437d89414d59690742b3efa100" name="aaf0120437d89414d59690742b3efa100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0120437d89414d59690742b3efa100">&#9670;&#160;</a></span>PWM_ETRG1_TRGEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGEDGE&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) Edge Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00607">607</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac266df7e4f0b79f5bcb40bb827b592fb" name="ac266df7e4f0b79f5bcb40bb827b592fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac266df7e4f0b79f5bcb40bb827b592fb">&#9670;&#160;</a></span>PWM_ETRG1_TRGEDGE_FALLING_ZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGEDGE_FALLING_ZERO&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00608">608</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6b672d5ab66c44eda17f0224b2117447" name="a6b672d5ab66c44eda17f0224b2117447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b672d5ab66c44eda17f0224b2117447">&#9670;&#160;</a></span>PWM_ETRG1_TRGEDGE_RISING_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGEDGE_RISING_ONE&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00609">609</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a31025a4e43c73075e8035dace5874ffa" name="a31025a4e43c73075e8035dace5874ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31025a4e43c73075e8035dace5874ffa">&#9670;&#160;</a></span>PWM_ETRG1_TRGFILT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGFILT&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) Filtered input </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00610">610</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2abd3c28a286b3dad7348286a5aef75b" name="a2abd3c28a286b3dad7348286a5aef75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abd3c28a286b3dad7348286a5aef75b">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aec425b88b6c97857d3997c8344b36320">PWM_ETRG1_TRGMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00602">602</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8e6f77af5ddfbe450441c05ef8c03986" name="a8e6f77af5ddfbe450441c05ef8c03986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6f77af5ddfbe450441c05ef8c03986">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE_MODE1&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) External PWM Reset Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00604">604</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad3d2b1a7d8f9be6ebe009a60434084ee" name="ad3d2b1a7d8f9be6ebe009a60434084ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d2b1a7d8f9be6ebe009a60434084ee">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE_MODE2&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) External PWM Start Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00605">605</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a59cd934d93706f2eaad1f8daa1bb004e" name="a59cd934d93706f2eaad1f8daa1bb004e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59cd934d93706f2eaad1f8daa1bb004e">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE_MODE3&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) Cycle-by-cycle Duty Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00606">606</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aec425b88b6c97857d3997c8344b36320" name="aec425b88b6c97857d3997c8344b36320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec425b88b6c97857d3997c8344b36320">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#ab807eb0d6e77c0e2ac87d90c3df8df2f">PWM_ETRG1_TRGMODE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) External Trigger Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00601">601</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab78ee7b73c5e1f7bbdf482379c2327a4" name="ab78ee7b73c5e1f7bbdf482379c2327a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78ee7b73c5e1f7bbdf482379c2327a4">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) External trigger is not enabled. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00603">603</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab807eb0d6e77c0e2ac87d90c3df8df2f" name="ab807eb0d6e77c0e2ac87d90c3df8df2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab807eb0d6e77c0e2ac87d90c3df8df2f">&#9670;&#160;</a></span>PWM_ETRG1_TRGMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGMODE_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00600">600</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a616ec21bb9207fdb750346ff7c510f20" name="a616ec21bb9207fdb750346ff7c510f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616ec21bb9207fdb750346ff7c510f20">&#9670;&#160;</a></span>PWM_ETRG1_TRGSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG1_TRGSRC&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG1) Trigger Source </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00611">611</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1868ebe4d3b7d64681fec31e900d9c9e" name="a1868ebe4d3b7d64681fec31e900d9c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1868ebe4d3b7d64681fec31e900d9c9e">&#9670;&#160;</a></span>PWM_ETRG2_MAXCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_MAXCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a33d9ea63bd5af4f285fe8136c552b1c3">PWM_ETRG2_MAXCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00627">627</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a33d9ea63bd5af4f285fe8136c552b1c3" name="a33d9ea63bd5af4f285fe8136c552b1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d9ea63bd5af4f285fe8136c552b1c3">&#9670;&#160;</a></span>PWM_ETRG2_MAXCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_MAXCNT_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a2b403ea09b3a0706ab8857a1ddd7a841">PWM_ETRG2_MAXCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) Maximum Counter value </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00626">626</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2b403ea09b3a0706ab8857a1ddd7a841" name="a2b403ea09b3a0706ab8857a1ddd7a841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b403ea09b3a0706ab8857a1ddd7a841">&#9670;&#160;</a></span>PWM_ETRG2_MAXCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_MAXCNT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00625">625</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac1578b27277cba0582ea65c620ea5005" name="ac1578b27277cba0582ea65c620ea5005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1578b27277cba0582ea65c620ea5005">&#9670;&#160;</a></span>PWM_ETRG2_RFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_RFEN&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) Recoverable Fault Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00640">640</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad870723726d1dcc162f83d624855b12b" name="ad870723726d1dcc162f83d624855b12b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad870723726d1dcc162f83d624855b12b">&#9670;&#160;</a></span>PWM_ETRG2_TRGEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGEDGE&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) Edge Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00635">635</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a934e06adba09c635569c96f999d80f0a" name="a934e06adba09c635569c96f999d80f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934e06adba09c635569c96f999d80f0a">&#9670;&#160;</a></span>PWM_ETRG2_TRGEDGE_FALLING_ZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGEDGE_FALLING_ZERO&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00636">636</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a60b0ef66c25c92f2cb53dc982aa679c9" name="a60b0ef66c25c92f2cb53dc982aa679c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b0ef66c25c92f2cb53dc982aa679c9">&#9670;&#160;</a></span>PWM_ETRG2_TRGEDGE_RISING_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGEDGE_RISING_ONE&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00637">637</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7abd54fd12e1034101295c7f1517ad99" name="a7abd54fd12e1034101295c7f1517ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abd54fd12e1034101295c7f1517ad99">&#9670;&#160;</a></span>PWM_ETRG2_TRGFILT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGFILT&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) Filtered input </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00638">638</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad123f7c9576d72ef6f9ec2360315b504" name="ad123f7c9576d72ef6f9ec2360315b504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad123f7c9576d72ef6f9ec2360315b504">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a45abf04dad528ecca6bb48ce802e1604">PWM_ETRG2_TRGMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00630">630</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac5b9d07ea4fb954ac651e771ea2950b3" name="ac5b9d07ea4fb954ac651e771ea2950b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b9d07ea4fb954ac651e771ea2950b3">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE_MODE1&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) External PWM Reset Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00632">632</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a62131ad36ab4ee457cfb8b7802748cf4" name="a62131ad36ab4ee457cfb8b7802748cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62131ad36ab4ee457cfb8b7802748cf4">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE_MODE2&#160;&#160;&#160;(0x2u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) External PWM Start Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00633">633</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1301375474c413ec7b447e16a169f3ba" name="a1301375474c413ec7b447e16a169f3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1301375474c413ec7b447e16a169f3ba">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE_MODE3&#160;&#160;&#160;(0x3u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) Cycle-by-cycle Duty Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00634">634</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a45abf04dad528ecca6bb48ce802e1604" name="a45abf04dad528ecca6bb48ce802e1604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45abf04dad528ecca6bb48ce802e1604">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#a27dd47acf013b989ecb49f90f0d07a32">PWM_ETRG2_TRGMODE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) External Trigger Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00629">629</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6d89a826b5465b0522869c23cecaf7b0" name="a6d89a826b5465b0522869c23cecaf7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d89a826b5465b0522869c23cecaf7b0">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) External trigger is not enabled. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00631">631</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a27dd47acf013b989ecb49f90f0d07a32" name="a27dd47acf013b989ecb49f90f0d07a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27dd47acf013b989ecb49f90f0d07a32">&#9670;&#160;</a></span>PWM_ETRG2_TRGMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGMODE_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00628">628</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4f0be694bd13e2e7e8638e7f3b96b631" name="a4f0be694bd13e2e7e8638e7f3b96b631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f0be694bd13e2e7e8638e7f3b96b631">&#9670;&#160;</a></span>PWM_ETRG2_TRGSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ETRG2_TRGSRC&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ETRG2) Trigger Source </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00639">639</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afd1a37797e7e5cc1256b587608743d13" name="afd1a37797e7e5cc1256b587608743d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1a37797e7e5cc1256b587608743d13">&#9670;&#160;</a></span>PWM_FCR_FCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FCR_FCLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00399">399</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a18b106c3333dda59d174be43cfa1f1cb" name="a18b106c3333dda59d174be43cfa1f1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b106c3333dda59d174be43cfa1f1cb">&#9670;&#160;</a></span>PWM_FCR_FCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FCR_FCLR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FCR) Fault Clear </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00398">398</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac9db555297dfc8e34241e67be8e91a6e" name="ac9db555297dfc8e34241e67be8e91a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9db555297dfc8e34241e67be8e91a6e">&#9670;&#160;</a></span>PWM_FCR_FCLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FCR_FCLR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00397">397</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad18673d610bbe3705b20be59eaebe74b" name="ad18673d610bbe3705b20be59eaebe74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18673d610bbe3705b20be59eaebe74b">&#9670;&#160;</a></span>PWM_FMR_FFIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FFIL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00390">390</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3eb9a9873718d4de4ab8016c38a4fd30" name="a3eb9a9873718d4de4ab8016c38a4fd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb9a9873718d4de4ab8016c38a4fd30">&#9670;&#160;</a></span>PWM_FMR_FFIL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FFIL_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FMR) Fault Filtering </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00389">389</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a22a6c9843313f55b7aac95c522a55f83" name="a22a6c9843313f55b7aac95c522a55f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a6c9843313f55b7aac95c522a55f83">&#9670;&#160;</a></span>PWM_FMR_FFIL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FFIL_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00388">388</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa4e5770a33ef31d1f805ccb5c914d98c" name="aa4e5770a33ef31d1f805ccb5c914d98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e5770a33ef31d1f805ccb5c914d98c">&#9670;&#160;</a></span>PWM_FMR_FMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00387">387</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8e8048bcc1d303fea3232cebe782730f" name="a8e8048bcc1d303fea3232cebe782730f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8048bcc1d303fea3232cebe782730f">&#9670;&#160;</a></span>PWM_FMR_FMOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FMOD_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FMR) Fault Activation Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00386">386</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acb6ec8c475004c1c6e08d7e5577789a2" name="acb6ec8c475004c1c6e08d7e5577789a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6ec8c475004c1c6e08d7e5577789a2">&#9670;&#160;</a></span>PWM_FMR_FMOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FMOD_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00385">385</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acddaf8401cea31513467570b92aef719" name="acddaf8401cea31513467570b92aef719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddaf8401cea31513467570b92aef719">&#9670;&#160;</a></span>PWM_FMR_FPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00384">384</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a68e0dfb24ebce067ba3f136672da8cbb" name="a68e0dfb24ebce067ba3f136672da8cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e0dfb24ebce067ba3f136672da8cbb">&#9670;&#160;</a></span>PWM_FMR_FPOL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FPOL_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FMR) Fault Polarity </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00383">383</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aafda9a8aefe508ed618db6b0d7f221fd" name="aafda9a8aefe508ed618db6b0d7f221fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafda9a8aefe508ed618db6b0d7f221fd">&#9670;&#160;</a></span>PWM_FMR_FPOL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FPOL_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00382">382</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ada304e1da29948064fdb0d3398e71dd7" name="ada304e1da29948064fdb0d3398e71dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada304e1da29948064fdb0d3398e71dd7">&#9670;&#160;</a></span>PWM_FPE_FPE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a883b1a6b32d3255fe62e1e584659cb30">PWM_FPE_FPE0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00412">412</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a883b1a6b32d3255fe62e1e584659cb30" name="a883b1a6b32d3255fe62e1e584659cb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883b1a6b32d3255fe62e1e584659cb30">&#9670;&#160;</a></span>PWM_FPE_FPE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE0_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a44078a843929dc1c69281b78ac024c86">PWM_FPE_FPE0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE) Fault Protection Enable for channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00411">411</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a44078a843929dc1c69281b78ac024c86" name="a44078a843929dc1c69281b78ac024c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44078a843929dc1c69281b78ac024c86">&#9670;&#160;</a></span>PWM_FPE_FPE0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00410">410</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a155166e5eb3a0258dbd1afe05a73e4dc" name="a155166e5eb3a0258dbd1afe05a73e4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155166e5eb3a0258dbd1afe05a73e4dc">&#9670;&#160;</a></span>PWM_FPE_FPE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a41c1d32975b17740532d30eb42912879">PWM_FPE_FPE1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00415">415</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a41c1d32975b17740532d30eb42912879" name="a41c1d32975b17740532d30eb42912879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c1d32975b17740532d30eb42912879">&#9670;&#160;</a></span>PWM_FPE_FPE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE1_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#af8d476de94ddf131fcc23c23cbbf4402">PWM_FPE_FPE1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE) Fault Protection Enable for channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00414">414</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af8d476de94ddf131fcc23c23cbbf4402" name="af8d476de94ddf131fcc23c23cbbf4402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d476de94ddf131fcc23c23cbbf4402">&#9670;&#160;</a></span>PWM_FPE_FPE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE1_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00413">413</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3a562170cbf8ff1723eab2792c2f6590" name="a3a562170cbf8ff1723eab2792c2f6590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a562170cbf8ff1723eab2792c2f6590">&#9670;&#160;</a></span>PWM_FPE_FPE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3dbe9d68d6f74bdebf54e40585180117">PWM_FPE_FPE2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00418">418</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3dbe9d68d6f74bdebf54e40585180117" name="a3dbe9d68d6f74bdebf54e40585180117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbe9d68d6f74bdebf54e40585180117">&#9670;&#160;</a></span>PWM_FPE_FPE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE2_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a21f498501f20a5815cbe734e7423e6f9">PWM_FPE_FPE2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE) Fault Protection Enable for channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00417">417</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a21f498501f20a5815cbe734e7423e6f9" name="a21f498501f20a5815cbe734e7423e6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f498501f20a5815cbe734e7423e6f9">&#9670;&#160;</a></span>PWM_FPE_FPE2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE2_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00416">416</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a56f3977d54926be1c1452956df6b820f" name="a56f3977d54926be1c1452956df6b820f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f3977d54926be1c1452956df6b820f">&#9670;&#160;</a></span>PWM_FPE_FPE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aca9a5e5dcb472caf52d3c2c8b0321657">PWM_FPE_FPE3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00421">421</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aca9a5e5dcb472caf52d3c2c8b0321657" name="aca9a5e5dcb472caf52d3c2c8b0321657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9a5e5dcb472caf52d3c2c8b0321657">&#9670;&#160;</a></span>PWM_FPE_FPE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE3_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ab088806ad2c20b9973854e3b8a0fd33c">PWM_FPE_FPE3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE) Fault Protection Enable for channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00420">420</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab088806ad2c20b9973854e3b8a0fd33c" name="ab088806ad2c20b9973854e3b8a0fd33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab088806ad2c20b9973854e3b8a0fd33c">&#9670;&#160;</a></span>PWM_FPE_FPE3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE_FPE3_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00419">419</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac69f6f654ef50e2b12545007e8360951" name="ac69f6f654ef50e2b12545007e8360951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69f6f654ef50e2b12545007e8360951">&#9670;&#160;</a></span>PWM_FPV1_FPVH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWMH output on channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00401">401</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af17ed6828277d3e71a7e375d725983e2" name="af17ed6828277d3e71a7e375d725983e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17ed6828277d3e71a7e375d725983e2">&#9670;&#160;</a></span>PWM_FPV1_FPVH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWMH output on channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00402">402</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4be1a208d6bea23cc71e08ee12e1783c" name="a4be1a208d6bea23cc71e08ee12e1783c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be1a208d6bea23cc71e08ee12e1783c">&#9670;&#160;</a></span>PWM_FPV1_FPVH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWMH output on channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00403">403</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a21ff5e7140ed04927720166f280e9377" name="a21ff5e7140ed04927720166f280e9377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ff5e7140ed04927720166f280e9377">&#9670;&#160;</a></span>PWM_FPV1_FPVH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWMH output on channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00404">404</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a328cc66ab3c535588096aea0b7ae21e5" name="a328cc66ab3c535588096aea0b7ae21e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328cc66ab3c535588096aea0b7ae21e5">&#9670;&#160;</a></span>PWM_FPV1_FPVL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWML output on channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00405">405</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a25d587b4254153c0fe30eaa3ef5443e8" name="a25d587b4254153c0fe30eaa3ef5443e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d587b4254153c0fe30eaa3ef5443e8">&#9670;&#160;</a></span>PWM_FPV1_FPVL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWML output on channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00406">406</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afe428a8ac4e577fcc2b578452b10fa4f" name="afe428a8ac4e577fcc2b578452b10fa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe428a8ac4e577fcc2b578452b10fa4f">&#9670;&#160;</a></span>PWM_FPV1_FPVL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWML output on channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00407">407</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7e0af5cbe9fed2f4df286fc02af113bf" name="a7e0af5cbe9fed2f4df286fc02af113bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0af5cbe9fed2f4df286fc02af113bf">&#9670;&#160;</a></span>PWM_FPV1_FPVL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV1_FPVL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV1) Fault Protection Value for PWML output on channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00408">408</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af40bdd04578cb341f6d6d1f02db82135" name="af40bdd04578cb341f6d6d1f02db82135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40bdd04578cb341f6d6d1f02db82135">&#9670;&#160;</a></span>PWM_FPV2_FPZH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00446">446</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a00852771fbfc71aff94b61036421cef2" name="a00852771fbfc71aff94b61036421cef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00852771fbfc71aff94b61036421cef2">&#9670;&#160;</a></span>PWM_FPV2_FPZH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00447">447</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abdd5ede76d1d9f0eb5df161a76c9aa33" name="abdd5ede76d1d9f0eb5df161a76c9aa33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd5ede76d1d9f0eb5df161a76c9aa33">&#9670;&#160;</a></span>PWM_FPV2_FPZH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00448">448</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa59d7dd046e39434bffb3cf9898a1300" name="aa59d7dd046e39434bffb3cf9898a1300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59d7dd046e39434bffb3cf9898a1300">&#9670;&#160;</a></span>PWM_FPV2_FPZH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00449">449</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6d62ea6f94ef657bc673108d69c2fb0c" name="a6d62ea6f94ef657bc673108d69c2fb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d62ea6f94ef657bc673108d69c2fb0c">&#9670;&#160;</a></span>PWM_FPV2_FPZL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00450">450</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a147127b7839716910ce218d2d95a6bfb" name="a147127b7839716910ce218d2d95a6bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147127b7839716910ce218d2d95a6bfb">&#9670;&#160;</a></span>PWM_FPV2_FPZL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00451">451</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8dfd8292ee88bbc5d29dfbd95ee13fa5" name="a8dfd8292ee88bbc5d29dfbd95ee13fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfd8292ee88bbc5d29dfbd95ee13fa5">&#9670;&#160;</a></span>PWM_FPV2_FPZL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00452">452</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac0e13917da26fc4f78fbfe7fd4e427bd" name="ac0e13917da26fc4f78fbfe7fd4e427bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e13917da26fc4f78fbfe7fd4e427bd">&#9670;&#160;</a></span>PWM_FPV2_FPZL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV2_FPZL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00453">453</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab90ff794843da9f1701ae359a063c0e6" name="ab90ff794843da9f1701ae359a063c0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90ff794843da9f1701ae359a063c0e6">&#9670;&#160;</a></span>PWM_FSR_FIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FIV_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FSR) Fault Input Value </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00393">393</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8cab7b9a14a97987c4ce2cd79bb71d30" name="a8cab7b9a14a97987c4ce2cd79bb71d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cab7b9a14a97987c4ce2cd79bb71d30">&#9670;&#160;</a></span>PWM_FSR_FIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FIV_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00392">392</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abca73a5219e79e2cef1417d2085fc37a" name="abca73a5219e79e2cef1417d2085fc37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca73a5219e79e2cef1417d2085fc37a">&#9670;&#160;</a></span>PWM_FSR_FS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FSR) Fault Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00395">395</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a20071978cef798a324e7013e10e855fe" name="a20071978cef798a324e7013e10e855fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20071978cef798a324e7013e10e855fe">&#9670;&#160;</a></span>PWM_FSR_FS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00394">394</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aac74a9e06fc4dd8a1c2e30bcaaa6dd17" name="aac74a9e06fc4dd8a1c2e30bcaaa6dd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac74a9e06fc4dd8a1c2e30bcaaa6dd17">&#9670;&#160;</a></span>PWM_IDR1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00193">193</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a80cc87b54b89b298d6bf32700df8cb9a" name="a80cc87b54b89b298d6bf32700df8cb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cc87b54b89b298d6bf32700df8cb9a">&#9670;&#160;</a></span>PWM_IDR1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00194">194</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a668fe202fa0cdba3d8e740339740a455" name="a668fe202fa0cdba3d8e740339740a455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668fe202fa0cdba3d8e740339740a455">&#9670;&#160;</a></span>PWM_IDR1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00195">195</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5436d6d3d46e185a265960da08b61718" name="a5436d6d3d46e185a265960da08b61718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5436d6d3d46e185a265960da08b61718">&#9670;&#160;</a></span>PWM_IDR1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00196">196</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d0b864d7c46d711e67f258576bdb695" name="a5d0b864d7c46d711e67f258576bdb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0b864d7c46d711e67f258576bdb695">&#9670;&#160;</a></span>PWM_IDR1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00197">197</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a976e7c6018476e56eb5499fe014ecd91" name="a976e7c6018476e56eb5499fe014ecd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976e7c6018476e56eb5499fe014ecd91">&#9670;&#160;</a></span>PWM_IDR1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00198">198</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae1441d80727769a23cf3938e11040fe2" name="ae1441d80727769a23cf3938e11040fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1441d80727769a23cf3938e11040fe2">&#9670;&#160;</a></span>PWM_IDR1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00199">199</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba474b42f512547290bc189f1241469a" name="aba474b42f512547290bc189f1241469a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba474b42f512547290bc189f1241469a">&#9670;&#160;</a></span>PWM_IDR1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00200">200</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab45de8d48554f6be73fd3e08949cea86" name="ab45de8d48554f6be73fd3e08949cea86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45de8d48554f6be73fd3e08949cea86">&#9670;&#160;</a></span>PWM_IDR2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 0 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00273">273</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac6f97bd578e09de48d19582ba4d00e96" name="ac6f97bd578e09de48d19582ba4d00e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f97bd578e09de48d19582ba4d00e96">&#9670;&#160;</a></span>PWM_IDR2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 1 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00274">274</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae7e538a4712ff4289a80c371e32fa69c" name="ae7e538a4712ff4289a80c371e32fa69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e538a4712ff4289a80c371e32fa69c">&#9670;&#160;</a></span>PWM_IDR2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 2 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00275">275</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5b6201a3eeb9896bdb992a8fe2abdee3" name="a5b6201a3eeb9896bdb992a8fe2abdee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6201a3eeb9896bdb992a8fe2abdee3">&#9670;&#160;</a></span>PWM_IDR2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 3 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00276">276</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af26d7d76c444b2109535e143c1e18e77" name="af26d7d76c444b2109535e143c1e18e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26d7d76c444b2109535e143c1e18e77">&#9670;&#160;</a></span>PWM_IDR2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 4 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00277">277</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaeddaa7bca051fe5112906cd2c9393cd" name="aaeddaa7bca051fe5112906cd2c9393cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeddaa7bca051fe5112906cd2c9393cd">&#9670;&#160;</a></span>PWM_IDR2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 5 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00278">278</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8cd11a0634a985265b9aade0459a91e6" name="a8cd11a0634a985265b9aade0459a91e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd11a0634a985265b9aade0459a91e6">&#9670;&#160;</a></span>PWM_IDR2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 6 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00279">279</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abc7b93057992ff6fc2052969a73a7654" name="abc7b93057992ff6fc2052969a73a7654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7b93057992ff6fc2052969a73a7654">&#9670;&#160;</a></span>PWM_IDR2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 7 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00280">280</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a127c7d3f21eebb3c2404e5295c373567" name="a127c7d3f21eebb3c2404e5295c373567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127c7d3f21eebb3c2404e5295c373567">&#9670;&#160;</a></span>PWM_IDR2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 0 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00281">281</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5c5a299736bbcce28d62a005a967fd6d" name="a5c5a299736bbcce28d62a005a967fd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5a299736bbcce28d62a005a967fd6d">&#9670;&#160;</a></span>PWM_IDR2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 1 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00282">282</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8c4148bf2bb9caba0bcab82cd29f5019" name="a8c4148bf2bb9caba0bcab82cd29f5019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4148bf2bb9caba0bcab82cd29f5019">&#9670;&#160;</a></span>PWM_IDR2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 2 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00283">283</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07119f650f026cfc4c411d07c1944889" name="a07119f650f026cfc4c411d07c1944889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07119f650f026cfc4c411d07c1944889">&#9670;&#160;</a></span>PWM_IDR2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 3 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00284">284</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3342a146f8a948c8f0af9d0c46b05a99" name="a3342a146f8a948c8f0af9d0c46b05a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3342a146f8a948c8f0af9d0c46b05a99">&#9670;&#160;</a></span>PWM_IDR2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 4 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00285">285</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac63645d38973d3aa9467ab216d8cdf5d" name="ac63645d38973d3aa9467ab216d8cdf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63645d38973d3aa9467ab216d8cdf5d">&#9670;&#160;</a></span>PWM_IDR2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 5 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00286">286</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad620b71a34180707bcdf2f9da09ee749" name="ad620b71a34180707bcdf2f9da09ee749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad620b71a34180707bcdf2f9da09ee749">&#9670;&#160;</a></span>PWM_IDR2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 6 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00287">287</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aeb08f9b69c0bb9eacf4667c27e94549b" name="aeb08f9b69c0bb9eacf4667c27e94549b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb08f9b69c0bb9eacf4667c27e94549b">&#9670;&#160;</a></span>PWM_IDR2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 7 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00288">288</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a94428564f270df1c0e1605970f49f669" name="a94428564f270df1c0e1605970f49f669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94428564f270df1c0e1605970f49f669">&#9670;&#160;</a></span>PWM_IDR2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00272">272</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a98ee7de3368f975b0eea10fcefb8c2f2" name="a98ee7de3368f975b0eea10fcefb8c2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ee7de3368f975b0eea10fcefb8c2f2">&#9670;&#160;</a></span>PWM_IDR2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00271">271</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acec10dad8055a8b5b3c7d901efc11c44" name="acec10dad8055a8b5b3c7d901efc11c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec10dad8055a8b5b3c7d901efc11c44">&#9670;&#160;</a></span>PWM_IER1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00184">184</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adf1bd2e8c79a879b4137063f1c78db41" name="adf1bd2e8c79a879b4137063f1c78db41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1bd2e8c79a879b4137063f1c78db41">&#9670;&#160;</a></span>PWM_IER1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00185">185</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa396fa0bb6991b994c66401939fdabc8" name="aa396fa0bb6991b994c66401939fdabc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa396fa0bb6991b994c66401939fdabc8">&#9670;&#160;</a></span>PWM_IER1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00186">186</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6a7cf8ae79684535dd2b5461dd9dae96" name="a6a7cf8ae79684535dd2b5461dd9dae96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7cf8ae79684535dd2b5461dd9dae96">&#9670;&#160;</a></span>PWM_IER1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00187">187</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adddf859bc39129c1ea60d629dec93bb4" name="adddf859bc39129c1ea60d629dec93bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddf859bc39129c1ea60d629dec93bb4">&#9670;&#160;</a></span>PWM_IER1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00188">188</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba6b66691e3a876e5b8307b16f579550" name="aba6b66691e3a876e5b8307b16f579550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6b66691e3a876e5b8307b16f579550">&#9670;&#160;</a></span>PWM_IER1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00189">189</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9694d6928071c3f4655ebabbcc6dbca3" name="a9694d6928071c3f4655ebabbcc6dbca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694d6928071c3f4655ebabbcc6dbca3">&#9670;&#160;</a></span>PWM_IER1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00190">190</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab9b0794397320c6bed971ab0a638f6c3" name="ab9b0794397320c6bed971ab0a638f6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b0794397320c6bed971ab0a638f6c3">&#9670;&#160;</a></span>PWM_IER1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00191">191</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0d36911f0ab55b9c3a3c5c74cfe952d0" name="a0d36911f0ab55b9c3a3c5c74cfe952d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d36911f0ab55b9c3a3c5c74cfe952d0">&#9670;&#160;</a></span>PWM_IER2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 0 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00254">254</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf86f969f8c5bf773eb2b16c06206b4f" name="aaf86f969f8c5bf773eb2b16c06206b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf86f969f8c5bf773eb2b16c06206b4f">&#9670;&#160;</a></span>PWM_IER2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 1 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00255">255</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a18263d30e12ee83892d12a627bd5b2d9" name="a18263d30e12ee83892d12a627bd5b2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18263d30e12ee83892d12a627bd5b2d9">&#9670;&#160;</a></span>PWM_IER2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 2 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00256">256</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af76789bb910bb6be7e33f80e7ab61478" name="af76789bb910bb6be7e33f80e7ab61478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76789bb910bb6be7e33f80e7ab61478">&#9670;&#160;</a></span>PWM_IER2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 3 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00257">257</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad34069cf0d0a952ec93e25ab6e0393f0" name="ad34069cf0d0a952ec93e25ab6e0393f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34069cf0d0a952ec93e25ab6e0393f0">&#9670;&#160;</a></span>PWM_IER2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 4 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00258">258</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac85a721c9751d05ea064ca180b45d98a" name="ac85a721c9751d05ea064ca180b45d98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac85a721c9751d05ea064ca180b45d98a">&#9670;&#160;</a></span>PWM_IER2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 5 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00259">259</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5a109538ada1094ded88aa1e09d0aca6" name="a5a109538ada1094ded88aa1e09d0aca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a109538ada1094ded88aa1e09d0aca6">&#9670;&#160;</a></span>PWM_IER2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 6 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00260">260</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9a7c0c83f409e3d87e205bc17d3c5e5" name="aa9a7c0c83f409e3d87e205bc17d3c5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a7c0c83f409e3d87e205bc17d3c5e5">&#9670;&#160;</a></span>PWM_IER2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 7 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00261">261</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af396a39569076b54e9a66a796b9d293d" name="af396a39569076b54e9a66a796b9d293d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396a39569076b54e9a66a796b9d293d">&#9670;&#160;</a></span>PWM_IER2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 0 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00262">262</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9967f725c1d96722b8fad64a5f64aa5f" name="a9967f725c1d96722b8fad64a5f64aa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9967f725c1d96722b8fad64a5f64aa5f">&#9670;&#160;</a></span>PWM_IER2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 1 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00263">263</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae667128f8fa9c5f9bbd69e95e1048d5b" name="ae667128f8fa9c5f9bbd69e95e1048d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae667128f8fa9c5f9bbd69e95e1048d5b">&#9670;&#160;</a></span>PWM_IER2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 2 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00264">264</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8102890a171428ceb327609ef13a6fbe" name="a8102890a171428ceb327609ef13a6fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8102890a171428ceb327609ef13a6fbe">&#9670;&#160;</a></span>PWM_IER2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 3 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00265">265</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58f7af77460aa19da719827f6fbf8ed8" name="a58f7af77460aa19da719827f6fbf8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f7af77460aa19da719827f6fbf8ed8">&#9670;&#160;</a></span>PWM_IER2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 4 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00266">266</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="affffa6f11a120f504a27311afad72182" name="affffa6f11a120f504a27311afad72182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affffa6f11a120f504a27311afad72182">&#9670;&#160;</a></span>PWM_IER2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 5 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00267">267</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4540e6876cf084b0b43a3babddcb6eeb" name="a4540e6876cf084b0b43a3babddcb6eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4540e6876cf084b0b43a3babddcb6eeb">&#9670;&#160;</a></span>PWM_IER2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 6 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00268">268</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a61e0f7f0a72e26960e25d864347fd490" name="a61e0f7f0a72e26960e25d864347fd490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e0f7f0a72e26960e25d864347fd490">&#9670;&#160;</a></span>PWM_IER2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 7 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00269">269</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a953a62894cdd41fbc9ce21d6017efd2d" name="a953a62894cdd41fbc9ce21d6017efd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953a62894cdd41fbc9ce21d6017efd2d">&#9670;&#160;</a></span>PWM_IER2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00253">253</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a80cfa2e47a93ae5d84efefd8bef8bf84" name="a80cfa2e47a93ae5d84efefd8bef8bf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cfa2e47a93ae5d84efefd8bef8bf84">&#9670;&#160;</a></span>PWM_IER2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00252">252</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9ee97f78b7948e40e46566ffbbcbe47c" name="a9ee97f78b7948e40e46566ffbbcbe47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee97f78b7948e40e46566ffbbcbe47c">&#9670;&#160;</a></span>PWM_IMR1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00202">202</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a828ed6030cac5bfa5316be0546d17d94" name="a828ed6030cac5bfa5316be0546d17d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828ed6030cac5bfa5316be0546d17d94">&#9670;&#160;</a></span>PWM_IMR1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00203">203</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6f1acc4c35ff8edd7f942f7373df293c" name="a6f1acc4c35ff8edd7f942f7373df293c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1acc4c35ff8edd7f942f7373df293c">&#9670;&#160;</a></span>PWM_IMR1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00204">204</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2e15587fb7becf372540aa69cb05eb80" name="a2e15587fb7becf372540aa69cb05eb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e15587fb7becf372540aa69cb05eb80">&#9670;&#160;</a></span>PWM_IMR1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00205">205</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af36c2ed812ff1a0db8cdf19b99a638c5" name="af36c2ed812ff1a0db8cdf19b99a638c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36c2ed812ff1a0db8cdf19b99a638c5">&#9670;&#160;</a></span>PWM_IMR1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00206">206</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7b1b162661cc04e05022140e326c28de" name="a7b1b162661cc04e05022140e326c28de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1b162661cc04e05022140e326c28de">&#9670;&#160;</a></span>PWM_IMR1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00207">207</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6186867169ba180d0a2d5577ffdc7ec9" name="a6186867169ba180d0a2d5577ffdc7ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6186867169ba180d0a2d5577ffdc7ec9">&#9670;&#160;</a></span>PWM_IMR1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00208">208</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac76de31d226d65cee7647b5528702f38" name="ac76de31d226d65cee7647b5528702f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76de31d226d65cee7647b5528702f38">&#9670;&#160;</a></span>PWM_IMR1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00209">209</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37414bfbc6978c6fe9b00fa217792ca5" name="a37414bfbc6978c6fe9b00fa217792ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37414bfbc6978c6fe9b00fa217792ca5">&#9670;&#160;</a></span>PWM_IMR2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 0 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00292">292</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3ea81ef42b970526d8bbd56cb4b5d423" name="a3ea81ef42b970526d8bbd56cb4b5d423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea81ef42b970526d8bbd56cb4b5d423">&#9670;&#160;</a></span>PWM_IMR2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 1 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00293">293</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9c940d51b51456920df0a6a30166023d" name="a9c940d51b51456920df0a6a30166023d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c940d51b51456920df0a6a30166023d">&#9670;&#160;</a></span>PWM_IMR2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 2 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00294">294</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2106152052701756a91b5189fb60dcea" name="a2106152052701756a91b5189fb60dcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2106152052701756a91b5189fb60dcea">&#9670;&#160;</a></span>PWM_IMR2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 3 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00295">295</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaa95dd3bb04cc7fdd7affa78ad408a42" name="aaa95dd3bb04cc7fdd7affa78ad408a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa95dd3bb04cc7fdd7affa78ad408a42">&#9670;&#160;</a></span>PWM_IMR2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 4 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00296">296</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a82183a2b2704e9c4c33a9190303c6dbe" name="a82183a2b2704e9c4c33a9190303c6dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82183a2b2704e9c4c33a9190303c6dbe">&#9670;&#160;</a></span>PWM_IMR2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 5 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00297">297</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a99dda52ca8fbf33351bcd40f7613d8fd" name="a99dda52ca8fbf33351bcd40f7613d8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dda52ca8fbf33351bcd40f7613d8fd">&#9670;&#160;</a></span>PWM_IMR2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 6 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00298">298</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a17da40db8d060c5b8c549373979ba5d6" name="a17da40db8d060c5b8c549373979ba5d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17da40db8d060c5b8c549373979ba5d6">&#9670;&#160;</a></span>PWM_IMR2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 7 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00299">299</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="add9fe93ef57317fb571b13fb3f02acce" name="add9fe93ef57317fb571b13fb3f02acce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9fe93ef57317fb571b13fb3f02acce">&#9670;&#160;</a></span>PWM_IMR2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 0 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00300">300</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a85320c2964e2273799154cbb6df51f85" name="a85320c2964e2273799154cbb6df51f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85320c2964e2273799154cbb6df51f85">&#9670;&#160;</a></span>PWM_IMR2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 1 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00301">301</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aabbf03b3890a7cd9119c68c26c5fbb9a" name="aabbf03b3890a7cd9119c68c26c5fbb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbf03b3890a7cd9119c68c26c5fbb9a">&#9670;&#160;</a></span>PWM_IMR2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 2 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00302">302</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a572a55bdb93d2b19940818b363020729" name="a572a55bdb93d2b19940818b363020729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572a55bdb93d2b19940818b363020729">&#9670;&#160;</a></span>PWM_IMR2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 3 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00303">303</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07e94e5f08d7ededb0365897d87afa87" name="a07e94e5f08d7ededb0365897d87afa87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e94e5f08d7ededb0365897d87afa87">&#9670;&#160;</a></span>PWM_IMR2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 4 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00304">304</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a633f24c044b3b8358d110b14aba452f5" name="a633f24c044b3b8358d110b14aba452f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633f24c044b3b8358d110b14aba452f5">&#9670;&#160;</a></span>PWM_IMR2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 5 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00305">305</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7ae09ceed0ec6e5a56c4231c5a36a0fb" name="a7ae09ceed0ec6e5a56c4231c5a36a0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae09ceed0ec6e5a56c4231c5a36a0fb">&#9670;&#160;</a></span>PWM_IMR2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 6 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00306">306</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aef112cbcbce269750a6c549c01becafb" name="aef112cbcbce269750a6c549c01becafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef112cbcbce269750a6c549c01becafb">&#9670;&#160;</a></span>PWM_IMR2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 7 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00307">307</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a85e7cc43a764e203d90db792459a49c7" name="a85e7cc43a764e203d90db792459a49c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e7cc43a764e203d90db792459a49c7">&#9670;&#160;</a></span>PWM_IMR2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00291">291</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a81e160d048da79f139239f215faa2ac7" name="a81e160d048da79f139239f215faa2ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e160d048da79f139239f215faa2ac7">&#9670;&#160;</a></span>PWM_IMR2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00290">290</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a88a70dbfc521ccca132513e74e24df" name="a9a88a70dbfc521ccca132513e74e24df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a88a70dbfc521ccca132513e74e24df">&#9670;&#160;</a></span>PWM_ISR1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00211">211</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a59c811d09679a3521831806584ba9e78" name="a59c811d09679a3521831806584ba9e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c811d09679a3521831806584ba9e78">&#9670;&#160;</a></span>PWM_ISR1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00212">212</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a877d53e5a7f56b6fa1a120a152504a75" name="a877d53e5a7f56b6fa1a120a152504a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877d53e5a7f56b6fa1a120a152504a75">&#9670;&#160;</a></span>PWM_ISR1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00213">213</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9bfd7b941b6dd602ec557c93b048b7c" name="aa9bfd7b941b6dd602ec557c93b048b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bfd7b941b6dd602ec557c93b048b7c">&#9670;&#160;</a></span>PWM_ISR1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00214">214</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57d6aa67fe3a37f1fa0ab36d04be164f" name="a57d6aa67fe3a37f1fa0ab36d04be164f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d6aa67fe3a37f1fa0ab36d04be164f">&#9670;&#160;</a></span>PWM_ISR1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00215">215</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a440b312b3cdf88e66ac626741fbc5427" name="a440b312b3cdf88e66ac626741fbc5427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440b312b3cdf88e66ac626741fbc5427">&#9670;&#160;</a></span>PWM_ISR1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00216">216</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aff4258f3fafae81aa9d871e8bf9d656e" name="aff4258f3fafae81aa9d871e8bf9d656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4258f3fafae81aa9d871e8bf9d656e">&#9670;&#160;</a></span>PWM_ISR1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00217">217</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad44b49b584c2c3f42c4b3ca78d9e86bf" name="ad44b49b584c2c3f42c4b3ca78d9e86bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44b49b584c2c3f42c4b3ca78d9e86bf">&#9670;&#160;</a></span>PWM_ISR1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00218">218</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5045773e8d5d53f330ed573b419623e4" name="a5045773e8d5d53f330ed573b419623e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5045773e8d5d53f330ed573b419623e4">&#9670;&#160;</a></span>PWM_ISR2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 0 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00311">311</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af3e6a85fe528741a0a1c32a8a8bb3755" name="af3e6a85fe528741a0a1c32a8a8bb3755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e6a85fe528741a0a1c32a8a8bb3755">&#9670;&#160;</a></span>PWM_ISR2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 1 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00312">312</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a26aa7d6e543c00c9b4c5e5ba6c89a20e" name="a26aa7d6e543c00c9b4c5e5ba6c89a20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26aa7d6e543c00c9b4c5e5ba6c89a20e">&#9670;&#160;</a></span>PWM_ISR2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 2 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00313">313</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae70463799be2768ca584ccdb80f89257" name="ae70463799be2768ca584ccdb80f89257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70463799be2768ca584ccdb80f89257">&#9670;&#160;</a></span>PWM_ISR2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 3 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00314">314</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3c9fd7834754a7d163c36dfecb729558" name="a3c9fd7834754a7d163c36dfecb729558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9fd7834754a7d163c36dfecb729558">&#9670;&#160;</a></span>PWM_ISR2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 4 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00315">315</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac8cc637e69f50bd5682836481a62e263" name="ac8cc637e69f50bd5682836481a62e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cc637e69f50bd5682836481a62e263">&#9670;&#160;</a></span>PWM_ISR2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 5 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00316">316</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a65a1ca405f983245488c8d2a490ce122" name="a65a1ca405f983245488c8d2a490ce122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a1ca405f983245488c8d2a490ce122">&#9670;&#160;</a></span>PWM_ISR2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 6 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00317">317</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9288ab7206493566c1f4823a40906da" name="aa9288ab7206493566c1f4823a40906da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9288ab7206493566c1f4823a40906da">&#9670;&#160;</a></span>PWM_ISR2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 7 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00318">318</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a31f013f1f640aef78a30bedbb45bcd7a" name="a31f013f1f640aef78a30bedbb45bcd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f013f1f640aef78a30bedbb45bcd7a">&#9670;&#160;</a></span>PWM_ISR2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 0 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00319">319</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0e3b8371adc4fdd3c09e92b64d7f80bf" name="a0e3b8371adc4fdd3c09e92b64d7f80bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3b8371adc4fdd3c09e92b64d7f80bf">&#9670;&#160;</a></span>PWM_ISR2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 1 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00320">320</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab580d9ce9fe7ad120ddb0ce37af4a032" name="ab580d9ce9fe7ad120ddb0ce37af4a032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab580d9ce9fe7ad120ddb0ce37af4a032">&#9670;&#160;</a></span>PWM_ISR2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 2 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00321">321</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae36833b4a117c2855f8a1f23aa6b7c21" name="ae36833b4a117c2855f8a1f23aa6b7c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36833b4a117c2855f8a1f23aa6b7c21">&#9670;&#160;</a></span>PWM_ISR2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 3 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00322">322</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba0de560e45856c32c10b0f8999d0638" name="aba0de560e45856c32c10b0f8999d0638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0de560e45856c32c10b0f8999d0638">&#9670;&#160;</a></span>PWM_ISR2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 4 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00323">323</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a569332e5e110b0690938fe2dc211fa3c" name="a569332e5e110b0690938fe2dc211fa3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569332e5e110b0690938fe2dc211fa3c">&#9670;&#160;</a></span>PWM_ISR2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 5 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00324">324</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a62eebe660ee3605cf6488686a2aed84c" name="a62eebe660ee3605cf6488686a2aed84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62eebe660ee3605cf6488686a2aed84c">&#9670;&#160;</a></span>PWM_ISR2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 6 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00325">325</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a23f4a640d8df4bcf64a7be7bc7041f9d" name="a23f4a640d8df4bcf64a7be7bc7041f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f4a640d8df4bcf64a7be7bc7041f9d">&#9670;&#160;</a></span>PWM_ISR2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 7 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00326">326</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4f891ac664df435c654fac36302a55e4" name="a4f891ac664df435c654fac36302a55e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f891ac664df435c654fac36302a55e4">&#9670;&#160;</a></span>PWM_ISR2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Synchronous Channels Update Underrun Error </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00310">310</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab0d3d12903c694f9effd628984b7d198" name="ab0d3d12903c694f9effd628984b7d198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d3d12903c694f9effd628984b7d198">&#9670;&#160;</a></span>PWM_ISR2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Write Ready for Synchronous Channels Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00309">309</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a891308bf34bdc2cf6054a01820a4e32e" name="a891308bf34bdc2cf6054a01820a4e32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891308bf34bdc2cf6054a01820a4e32e">&#9670;&#160;</a></span>PWM_LEBR1_LEBDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_LEBDELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a80e118631de809b0488bbfbcc5c1ade2">PWM_LEBR1_LEBDELAY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00616">616</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a80e118631de809b0488bbfbcc5c1ade2" name="a80e118631de809b0488bbfbcc5c1ade2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e118631de809b0488bbfbcc5c1ade2">&#9670;&#160;</a></span>PWM_LEBR1_LEBDELAY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_LEBDELAY_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="pwm_8h.html#a5973634d62b8e525c44969baf1841f96">PWM_LEBR1_LEBDELAY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR1) Leading-Edge Blanking Delay for TRGINx </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00615">615</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5973634d62b8e525c44969baf1841f96" name="a5973634d62b8e525c44969baf1841f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5973634d62b8e525c44969baf1841f96">&#9670;&#160;</a></span>PWM_LEBR1_LEBDELAY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_LEBDELAY_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00614">614</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3097a80df30369f61b77e3759b2fb168" name="a3097a80df30369f61b77e3759b2fb168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3097a80df30369f61b77e3759b2fb168">&#9670;&#160;</a></span>PWM_LEBR1_PWMHFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_PWMHFEN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR1) PWMH Falling Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00619">619</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a666994d0422c9658261cb2ba94bda345" name="a666994d0422c9658261cb2ba94bda345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666994d0422c9658261cb2ba94bda345">&#9670;&#160;</a></span>PWM_LEBR1_PWMHREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_PWMHREN&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR1) PWMH Rising Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00620">620</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0c148eb9b70c985a577669a6115a7731" name="a0c148eb9b70c985a577669a6115a7731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c148eb9b70c985a577669a6115a7731">&#9670;&#160;</a></span>PWM_LEBR1_PWMLFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_PWMLFEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR1) PWML Falling Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00617">617</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a21c0d10aa0794ea08fa5a4137d9648a3" name="a21c0d10aa0794ea08fa5a4137d9648a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c0d10aa0794ea08fa5a4137d9648a3">&#9670;&#160;</a></span>PWM_LEBR1_PWMLREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR1_PWMLREN&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR1) PWML Rising Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00618">618</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3d193321d2e282e547e2cfbc15d344f0" name="a3d193321d2e282e547e2cfbc15d344f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d193321d2e282e547e2cfbc15d344f0">&#9670;&#160;</a></span>PWM_LEBR2_LEBDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_LEBDELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6217bfce3c3d3fc7be8b1ebdbeee8a7b">PWM_LEBR2_LEBDELAY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00644">644</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6217bfce3c3d3fc7be8b1ebdbeee8a7b" name="a6217bfce3c3d3fc7be8b1ebdbeee8a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6217bfce3c3d3fc7be8b1ebdbeee8a7b">&#9670;&#160;</a></span>PWM_LEBR2_LEBDELAY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_LEBDELAY_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="pwm_8h.html#a081e1b637eb742c88f009c93b397f831">PWM_LEBR2_LEBDELAY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR2) Leading-Edge Blanking Delay for TRGINx </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00643">643</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a081e1b637eb742c88f009c93b397f831" name="a081e1b637eb742c88f009c93b397f831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081e1b637eb742c88f009c93b397f831">&#9670;&#160;</a></span>PWM_LEBR2_LEBDELAY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_LEBDELAY_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00642">642</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae015ab5851301e4bfc757130818ae196" name="ae015ab5851301e4bfc757130818ae196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae015ab5851301e4bfc757130818ae196">&#9670;&#160;</a></span>PWM_LEBR2_PWMHFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_PWMHFEN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR2) PWMH Falling Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00647">647</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a33ec5866d3fca1b57c1d71a4ec7ced29" name="a33ec5866d3fca1b57c1d71a4ec7ced29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ec5866d3fca1b57c1d71a4ec7ced29">&#9670;&#160;</a></span>PWM_LEBR2_PWMHREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_PWMHREN&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR2) PWMH Rising Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00648">648</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6ed17098b3cf97e2d00a6198259e93a8" name="a6ed17098b3cf97e2d00a6198259e93a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed17098b3cf97e2d00a6198259e93a8">&#9670;&#160;</a></span>PWM_LEBR2_PWMLFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_PWMLFEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR2) PWML Falling Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00645">645</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a284196fdc7b855a2f550855d437dd86e" name="a284196fdc7b855a2f550855d437dd86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284196fdc7b855a2f550855d437dd86e">&#9670;&#160;</a></span>PWM_LEBR2_PWMLREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LEBR2_PWMLREN&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_LEBR2) PWML Rising Edge Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00646">646</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae6ff439e0779f5f91ca132cd943648b4" name="ae6ff439e0779f5f91ca132cd943648b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff439e0779f5f91ca132cd943648b4">&#9670;&#160;</a></span>PWM_OOV_OOVH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00328">328</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3e6776a2f64781a242093125db11b9dc" name="a3e6776a2f64781a242093125db11b9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6776a2f64781a242093125db11b9dc">&#9670;&#160;</a></span>PWM_OOV_OOVH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00329">329</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaa354da8e120d09e39c8917d54dd0d31" name="aaa354da8e120d09e39c8917d54dd0d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa354da8e120d09e39c8917d54dd0d31">&#9670;&#160;</a></span>PWM_OOV_OOVH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00330">330</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a074772692beb617e0cda4ac7cb69e214" name="a074772692beb617e0cda4ac7cb69e214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074772692beb617e0cda4ac7cb69e214">&#9670;&#160;</a></span>PWM_OOV_OOVH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00331">331</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa28d79c8662129fb9f656199e0c77ff9" name="aa28d79c8662129fb9f656199e0c77ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28d79c8662129fb9f656199e0c77ff9">&#9670;&#160;</a></span>PWM_OOV_OOVL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00332">332</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7fde71f06f7907e95816dc62b79a48e6" name="a7fde71f06f7907e95816dc62b79a48e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fde71f06f7907e95816dc62b79a48e6">&#9670;&#160;</a></span>PWM_OOV_OOVL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00333">333</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae96833b545645028bb8085ee770f712b" name="ae96833b545645028bb8085ee770f712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96833b545645028bb8085ee770f712b">&#9670;&#160;</a></span>PWM_OOV_OOVL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00334">334</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0f9f80a389f9b126dddbe088c413c859" name="a0f9f80a389f9b126dddbe088c413c859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9f80a389f9b126dddbe088c413c859">&#9670;&#160;</a></span>PWM_OOV_OOVL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00335">335</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a25f8b6e5987a53e6f03c4a28b00fd809" name="a25f8b6e5987a53e6f03c4a28b00fd809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f8b6e5987a53e6f03c4a28b00fd809">&#9670;&#160;</a></span>PWM_OS_OSH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00337">337</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af2d959066b2b74f028b75b4cef458006" name="af2d959066b2b74f028b75b4cef458006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d959066b2b74f028b75b4cef458006">&#9670;&#160;</a></span>PWM_OS_OSH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00338">338</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6ea1c76332c521897e0888298fa86f28" name="a6ea1c76332c521897e0888298fa86f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea1c76332c521897e0888298fa86f28">&#9670;&#160;</a></span>PWM_OS_OSH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00339">339</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abb61ef4930de967d5130142686da648a" name="abb61ef4930de967d5130142686da648a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb61ef4930de967d5130142686da648a">&#9670;&#160;</a></span>PWM_OS_OSH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00340">340</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac5e0b471cd3204dfae585a01b6a1e851" name="ac5e0b471cd3204dfae585a01b6a1e851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e0b471cd3204dfae585a01b6a1e851">&#9670;&#160;</a></span>PWM_OS_OSL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00341">341</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a115f4e7c105beaee094189329a78b554" name="a115f4e7c105beaee094189329a78b554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115f4e7c105beaee094189329a78b554">&#9670;&#160;</a></span>PWM_OS_OSL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00342">342</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a535f3886f72b58bcbf46a36a96c3c81f" name="a535f3886f72b58bcbf46a36a96c3c81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535f3886f72b58bcbf46a36a96c3c81f">&#9670;&#160;</a></span>PWM_OS_OSL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00343">343</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5ee0efb0c79c2dc5afdc67fe709ce250" name="a5ee0efb0c79c2dc5afdc67fe709ce250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee0efb0c79c2dc5afdc67fe709ce250">&#9670;&#160;</a></span>PWM_OS_OSL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00344">344</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7e8bd8aaa8a760a9801f47dc4eec6303" name="a7e8bd8aaa8a760a9801f47dc4eec6303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8bd8aaa8a760a9801f47dc4eec6303">&#9670;&#160;</a></span>PWM_OSC_OSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00355">355</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a27bd1571e08fa6f9365471735b389044" name="a27bd1571e08fa6f9365471735b389044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27bd1571e08fa6f9365471735b389044">&#9670;&#160;</a></span>PWM_OSC_OSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00356">356</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1636c8fa741f023032b2e32029ed7348" name="a1636c8fa741f023032b2e32029ed7348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1636c8fa741f023032b2e32029ed7348">&#9670;&#160;</a></span>PWM_OSC_OSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00357">357</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1655a5d0e0ec43389976542ca2cf1e86" name="a1655a5d0e0ec43389976542ca2cf1e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1655a5d0e0ec43389976542ca2cf1e86">&#9670;&#160;</a></span>PWM_OSC_OSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00358">358</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a806e103e8db2498f0bde225ca98c6c62" name="a806e103e8db2498f0bde225ca98c6c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806e103e8db2498f0bde225ca98c6c62">&#9670;&#160;</a></span>PWM_OSC_OSCL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00359">359</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acdf59242655abf415765e59bc22c1e3b" name="acdf59242655abf415765e59bc22c1e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf59242655abf415765e59bc22c1e3b">&#9670;&#160;</a></span>PWM_OSC_OSCL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00360">360</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a24f8a22b816cc12034d75e9ad8c36cbd" name="a24f8a22b816cc12034d75e9ad8c36cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f8a22b816cc12034d75e9ad8c36cbd">&#9670;&#160;</a></span>PWM_OSC_OSCL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00361">361</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a705966b35a8986fdd48a787130c95e18" name="a705966b35a8986fdd48a787130c95e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705966b35a8986fdd48a787130c95e18">&#9670;&#160;</a></span>PWM_OSC_OSCL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00362">362</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af19f80cf218be24bc6d033802d46735d" name="af19f80cf218be24bc6d033802d46735d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19f80cf218be24bc6d033802d46735d">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00373">373</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7520de992c0db573287f89908f651fa7" name="a7520de992c0db573287f89908f651fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7520de992c0db573287f89908f651fa7">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00374">374</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a09453efb5b8e52407f7e5e822e427272" name="a09453efb5b8e52407f7e5e822e427272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09453efb5b8e52407f7e5e822e427272">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00375">375</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a775e037072deb539a7e9f50a2b4b35b8" name="a775e037072deb539a7e9f50a2b4b35b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775e037072deb539a7e9f50a2b4b35b8">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00376">376</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aee4ddd7412fdfc47dfb81c44b81df30f" name="aee4ddd7412fdfc47dfb81c44b81df30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4ddd7412fdfc47dfb81c44b81df30f">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00377">377</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aec215d05bca7caec5091a8d90a7e777f" name="aec215d05bca7caec5091a8d90a7e777f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec215d05bca7caec5091a8d90a7e777f">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00378">378</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a193aa5a47d8158d172b4fb8a9d676a7c" name="a193aa5a47d8158d172b4fb8a9d676a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193aa5a47d8158d172b4fb8a9d676a7c">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00379">379</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a71cf7ec9223cf781b0684f601c4643" name="a9a71cf7ec9223cf781b0684f601c4643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a71cf7ec9223cf781b0684f601c4643">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00380">380</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6b23c4f15ea5bb0ec47783c25aa9e237" name="a6b23c4f15ea5bb0ec47783c25aa9e237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b23c4f15ea5bb0ec47783c25aa9e237">&#9670;&#160;</a></span>PWM_OSS_OSSH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00346">346</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8dace49061f8c9618e0aa69286efaf67" name="a8dace49061f8c9618e0aa69286efaf67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dace49061f8c9618e0aa69286efaf67">&#9670;&#160;</a></span>PWM_OSS_OSSH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00347">347</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a45be524b44aa437dd5b450c73453673e" name="a45be524b44aa437dd5b450c73453673e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45be524b44aa437dd5b450c73453673e">&#9670;&#160;</a></span>PWM_OSS_OSSH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00348">348</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac3dd2a5be39e742b7fb03897a7469460" name="ac3dd2a5be39e742b7fb03897a7469460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3dd2a5be39e742b7fb03897a7469460">&#9670;&#160;</a></span>PWM_OSS_OSSH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00349">349</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf27227163d1b122a0851ec9e8ca8675" name="aaf27227163d1b122a0851ec9e8ca8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf27227163d1b122a0851ec9e8ca8675">&#9670;&#160;</a></span>PWM_OSS_OSSL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00350">350</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7d2aa22a2ea9308f31791f9df7d568df" name="a7d2aa22a2ea9308f31791f9df7d568df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2aa22a2ea9308f31791f9df7d568df">&#9670;&#160;</a></span>PWM_OSS_OSSL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00351">351</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a17b4e9807df91f7e90f0137b1af1b411" name="a17b4e9807df91f7e90f0137b1af1b411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b4e9807df91f7e90f0137b1af1b411">&#9670;&#160;</a></span>PWM_OSS_OSSL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00352">352</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a449887747a9e6596f5ae12b16018d485" name="a449887747a9e6596f5ae12b16018d485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449887747a9e6596f5ae12b16018d485">&#9670;&#160;</a></span>PWM_OSS_OSSL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00353">353</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf27588b697195288e1645c01de1aa8a" name="aaf27588b697195288e1645c01de1aa8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf27588b697195288e1645c01de1aa8a">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00364">364</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2fb78ee3b72236f21a37dcf5c45f6347" name="a2fb78ee3b72236f21a37dcf5c45f6347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb78ee3b72236f21a37dcf5c45f6347">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00365">365</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abd9957d849685620c2b1386135c01bfe" name="abd9957d849685620c2b1386135c01bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9957d849685620c2b1386135c01bfe">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00366">366</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a205af3b8a9ec5ffab21ef4cb55df79bf" name="a205af3b8a9ec5ffab21ef4cb55df79bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205af3b8a9ec5ffab21ef4cb55df79bf">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00367">367</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac35e76bcb2b7795022e5117eec690bfc" name="ac35e76bcb2b7795022e5117eec690bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35e76bcb2b7795022e5117eec690bfc">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00368">368</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3326e4bb5f84da296e7ac992ac029553" name="a3326e4bb5f84da296e7ac992ac029553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3326e4bb5f84da296e7ac992ac029553">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00369">369</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3e9d15e834de3bb5db7f1549d86f1a57" name="a3e9d15e834de3bb5db7f1549d86f1a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9d15e834de3bb5db7f1549d86f1a57">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00370">370</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2e53b31cb8b3a9ce73db36088eb131f1" name="a2e53b31cb8b3a9ce73db36088eb131f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e53b31cb8b3a9ce73db36088eb131f1">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00371">371</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07be61c3ff901842ad052eaae33e4ecd" name="a07be61c3ff901842ad052eaae33e4ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07be61c3ff901842ad052eaae33e4ecd">&#9670;&#160;</a></span>PWM_SCM_PTRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00233">233</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae9dd366737be0232f74583c2232b8876" name="ae9dd366737be0232f74583c2232b8876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9dd366737be0232f74583c2232b8876">&#9670;&#160;</a></span>PWM_SCM_PTRCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRCS_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) DMA Transfer Request Comparison Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00232">232</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8319d1558b11a46e1b0f77db3ef3d2a0" name="a8319d1558b11a46e1b0f77db3ef3d2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8319d1558b11a46e1b0f77db3ef3d2a0">&#9670;&#160;</a></span>PWM_SCM_PTRCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRCS_Pos&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00231">231</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1264bf08a1e9bccb101711725529f141" name="a1264bf08a1e9bccb101711725529f141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1264bf08a1e9bccb101711725529f141">&#9670;&#160;</a></span>PWM_SCM_PTRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRM&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) DMA Transfer Request Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00230">230</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba5a800dc0108c6efdf60e6e87946071" name="aba5a800dc0108c6efdf60e6e87946071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5a800dc0108c6efdf60e6e87946071">&#9670;&#160;</a></span>PWM_SCM_SYNC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00220">220</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8238b59e1eedc70791a3c2ac21b6198c" name="a8238b59e1eedc70791a3c2ac21b6198c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8238b59e1eedc70791a3c2ac21b6198c">&#9670;&#160;</a></span>PWM_SCM_SYNC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00221">221</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a10d1db9baeea99e727a31c8968e3a5f7" name="a10d1db9baeea99e727a31c8968e3a5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d1db9baeea99e727a31c8968e3a5f7">&#9670;&#160;</a></span>PWM_SCM_SYNC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00222">222</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58c6cd52a750aa0343f28d6fccc7e077" name="a58c6cd52a750aa0343f28d6fccc7e077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c6cd52a750aa0343f28d6fccc7e077">&#9670;&#160;</a></span>PWM_SCM_SYNC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00223">223</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a53453db685eed6860845fbbbc1fdd918" name="a53453db685eed6860845fbbbc1fdd918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53453db685eed6860845fbbbc1fdd918">&#9670;&#160;</a></span>PWM_SCM_UPDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00226">226</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07abbb7fd1bdf195ef742e35afb09eb6" name="a07abbb7fd1bdf195ef742e35afb09eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07abbb7fd1bdf195ef742e35afb09eb6">&#9670;&#160;</a></span>PWM_SCM_UPDM_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_MODE0&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00227">227</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8d1b5e8907d68adc1a06118c8683fe42" name="a8d1b5e8907d68adc1a06118c8683fe42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1b5e8907d68adc1a06118c8683fe42">&#9670;&#160;</a></span>PWM_SCM_UPDM_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_MODE1&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00228">228</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abbf6218250178d29f413eec64ff66ef1" name="abbf6218250178d29f413eec64ff66ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf6218250178d29f413eec64ff66ef1">&#9670;&#160;</a></span>PWM_SCM_UPDM_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_MODE2&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Automatic write of duty-cycle update registers by the DMA and automatic update of synchronous channels </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00229">229</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae3588984289a0472559bc899f4d5d6c0" name="ae3588984289a0472559bc899f4d5d6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3588984289a0472559bc899f4d5d6c0">&#9670;&#160;</a></span>PWM_SCM_UPDM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channels Update Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00225">225</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adbf2544fbd7ecd39ee57719c9cf3ff17" name="adbf2544fbd7ecd39ee57719c9cf3ff17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf2544fbd7ecd39ee57719c9cf3ff17">&#9670;&#160;</a></span>PWM_SCM_UPDM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00224">224</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acad27e1647e1d8274a07c4212e6c63ab" name="acad27e1647e1d8274a07c4212e6c63ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad27e1647e1d8274a07c4212e6c63ab">&#9670;&#160;</a></span>PWM_SCUC_UPDULOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUC_UPDULOCK&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUC) Synchronous Channels Update Unlock </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00239">239</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1fb56fd3ffaeddc93632bc07b0c3e950" name="a1fb56fd3ffaeddc93632bc07b0c3e950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb56fd3ffaeddc93632bc07b0c3e950">&#9670;&#160;</a></span>PWM_SCUP_UPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00243">243</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a42e79603be90932d4a539f0414c8c027" name="a42e79603be90932d4a539f0414c8c027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e79603be90932d4a539f0414c8c027">&#9670;&#160;</a></span>PWM_SCUP_UPR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUP) Update Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00242">242</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aecca905f6dcaa6990dfca85331fed831" name="aecca905f6dcaa6990dfca85331fed831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecca905f6dcaa6990dfca85331fed831">&#9670;&#160;</a></span>PWM_SCUP_UPR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00241">241</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a05b418ca774b875b519254c4473544bf" name="a05b418ca774b875b519254c4473544bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b418ca774b875b519254c4473544bf">&#9670;&#160;</a></span>PWM_SCUP_UPRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPRCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00246">246</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae5b2ddfd6f0cceb76e954d3879e0af41" name="ae5b2ddfd6f0cceb76e954d3879e0af41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b2ddfd6f0cceb76e954d3879e0af41">&#9670;&#160;</a></span>PWM_SCUP_UPRCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPRCNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUP) Update Period Counter </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00245">245</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5a6fdc1b70b29acea060b5bbd14f5f5c" name="a5a6fdc1b70b29acea060b5bbd14f5f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6fdc1b70b29acea060b5bbd14f5f5c">&#9670;&#160;</a></span>PWM_SCUP_UPRCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPRCNT_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00244">244</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5e3534269b1c6a9b346fb9c941a8e980" name="a5e3534269b1c6a9b346fb9c941a8e980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3534269b1c6a9b346fb9c941a8e980">&#9670;&#160;</a></span>PWM_SCUPUPD_UPRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUPUPD_UPRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#abccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00250">250</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abccff81cd80055e4a74e218b0b5f0345" name="abccff81cd80055e4a74e218b0b5f0345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccff81cd80055e4a74e218b0b5f0345">&#9670;&#160;</a></span>PWM_SCUPUPD_UPRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUPUPD_UPRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUPUPD) Update Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00249">249</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a062cef0f8665cc8a0374a4ee3bcf7305" name="a062cef0f8665cc8a0374a4ee3bcf7305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062cef0f8665cc8a0374a4ee3bcf7305">&#9670;&#160;</a></span>PWM_SCUPUPD_UPRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUPUPD_UPRUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00248">248</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a761056425aa02bd82bc39edfd3c0be2a" name="a761056425aa02bd82bc39edfd3c0be2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761056425aa02bd82bc39edfd3c0be2a">&#9670;&#160;</a></span>PWM_SMMR_DOWN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_DOWN0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) DOWN Count </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00443">443</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9fac8e2f4988eb9487755679b524baea" name="a9fac8e2f4988eb9487755679b524baea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fac8e2f4988eb9487755679b524baea">&#9670;&#160;</a></span>PWM_SMMR_DOWN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_DOWN1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) DOWN Count </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00444">444</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af1518a1da5a4c1b5d32067575f8a739d" name="af1518a1da5a4c1b5d32067575f8a739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1518a1da5a4c1b5d32067575f8a739d">&#9670;&#160;</a></span>PWM_SMMR_GCEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_GCEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) Gray Count ENable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00441">441</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ada70734e4809b9886a051c44ae10bdea" name="ada70734e4809b9886a051c44ae10bdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada70734e4809b9886a051c44ae10bdea">&#9670;&#160;</a></span>PWM_SMMR_GCEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_GCEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) Gray Count ENable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00442">442</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8a0feb323f0888fcc4eb26f8475021e8" name="a8a0feb323f0888fcc4eb26f8475021e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0feb323f0888fcc4eb26f8475021e8">&#9670;&#160;</a></span>PWM_SR_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00179">179</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a02d055995397c049308dbbbc862d2b3c" name="a02d055995397c049308dbbbc862d2b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d055995397c049308dbbbc862d2b3c">&#9670;&#160;</a></span>PWM_SR_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00180">180</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad0340aa3419df5dd39b9cd56c4b98862" name="ad0340aa3419df5dd39b9cd56c4b98862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0340aa3419df5dd39b9cd56c4b98862">&#9670;&#160;</a></span>PWM_SR_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00181">181</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab8c704ff17cd4890571f8794c0ae0ecc" name="ab8c704ff17cd4890571f8794c0ae0ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c704ff17cd4890571f8794c0ae0ecc">&#9670;&#160;</a></span>PWM_SR_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00182">182</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5c8ec3acc073fb648bcb99ceee812528" name="a5c8ec3acc073fb648bcb99ceee812528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8ec3acc073fb648bcb99ceee812528">&#9670;&#160;</a></span>PWM_SSPR_SPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPR_SPRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a421a427ef76bfe8a7ac611ee5b4d1783">PWM_SSPR_SPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00434">434</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a421a427ef76bfe8a7ac611ee5b4d1783" name="a421a427ef76bfe8a7ac611ee5b4d1783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421a427ef76bfe8a7ac611ee5b4d1783">&#9670;&#160;</a></span>PWM_SSPR_SPRD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPR_SPRD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a52ce35a75b91aca1b5f9f5324197fd1f">PWM_SSPR_SPRD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SSPR) Spread Spectrum Limit Value </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00433">433</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a52ce35a75b91aca1b5f9f5324197fd1f" name="a52ce35a75b91aca1b5f9f5324197fd1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ce35a75b91aca1b5f9f5324197fd1f">&#9670;&#160;</a></span>PWM_SSPR_SPRD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPR_SPRD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00432">432</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac38272eac614983e443be09671c7acb3" name="ac38272eac614983e443be09671c7acb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38272eac614983e443be09671c7acb3">&#9670;&#160;</a></span>PWM_SSPR_SPRDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPR_SPRDM&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SSPR) Spread Spectrum Counter Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00435">435</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aac11630876c03f883d6f180ebed8bfe7" name="aac11630876c03f883d6f180ebed8bfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac11630876c03f883d6f180ebed8bfe7">&#9670;&#160;</a></span>PWM_SSPUP_SPRDUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPUP_SPRDUP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a76e5eb1a58cd894374de72674e5dbe4b">PWM_SSPUP_SPRDUP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00439">439</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a76e5eb1a58cd894374de72674e5dbe4b" name="a76e5eb1a58cd894374de72674e5dbe4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e5eb1a58cd894374de72674e5dbe4b">&#9670;&#160;</a></span>PWM_SSPUP_SPRDUP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPUP_SPRDUP_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a2e0552f7f19fc957ec2d0e2720f40c81">PWM_SSPUP_SPRDUP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SSPUP) Spread Spectrum Limit Value Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00438">438</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2e0552f7f19fc957ec2d0e2720f40c81" name="a2e0552f7f19fc957ec2d0e2720f40c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0552f7f19fc957ec2d0e2720f40c81">&#9670;&#160;</a></span>PWM_SSPUP_SPRDUP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SSPUP_SPRDUP_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00437">437</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afcd292a702c696b699dc37da54b7cef6" name="afcd292a702c696b699dc37da54b7cef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd292a702c696b699dc37da54b7cef6">&#9670;&#160;</a></span>PWM_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="pwm_8h.html#a4033040790f6a665c6084567f9ad3fa5">PWM_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00491">491</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4033040790f6a665c6084567f9ad3fa5" name="a4033040790f6a665c6084567f9ad3fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4033040790f6a665c6084567f9ad3fa5">&#9670;&#160;</a></span>PWM_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00490">490</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aeb467131264027263b117a0e574990ce" name="aeb467131264027263b117a0e574990ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb467131264027263b117a0e574990ce">&#9670;&#160;</a></span>PWM_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="pwm_8h.html#ac88a96168a6298f242f3c78dcdb29bd9">PWM_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_VERSION) Version of the Hardware Module </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00489">489</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac88a96168a6298f242f3c78dcdb29bd9" name="ac88a96168a6298f242f3c78dcdb29bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88a96168a6298f242f3c78dcdb29bd9">&#9670;&#160;</a></span>PWM_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00488">488</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a56d93360b848ae878f968ec1de4f78a5" name="a56d93360b848ae878f968ec1de4f78a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d93360b848ae878f968ec1de4f78a5">&#9670;&#160;</a></span>PWM_WPCR_WPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00457">457</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab2d512be66c678ac9d977f2bc8cd01ea" name="ab2d512be66c678ac9d977f2bc8cd01ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d512be66c678ac9d977f2bc8cd01ea">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_DISABLE_SW_PROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_DISABLE_SW_PROT&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Disables the software write protection of the register groups of which the bit WPRGx is at '1'. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00458">458</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acc00a56188165fb09bc3482cb2728946" name="acc00a56188165fb09bc3482cb2728946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc00a56188165fb09bc3482cb2728946">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_ENABLE_HW_PROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_ENABLE_HW_PROT&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. </p>
<p>Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00460">460</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad0d48ff8ca75be8265e7caf42e9c8e37" name="ad0d48ff8ca75be8265e7caf42e9c8e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d48ff8ca75be8265e7caf42e9c8e37">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_ENABLE_SW_PROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_ENABLE_SW_PROT&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Enables the software write protection of the register groups of which the bit WPRGx is at '1'. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00459">459</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5808d6cf04c4e5212002b099d4005be7" name="a5808d6cf04c4e5212002b099d4005be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5808d6cf04c4e5212002b099d4005be7">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Command </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00456">456</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0c519a2fcf5e2c16257d782d075ab6c3" name="a0c519a2fcf5e2c16257d782d075ab6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c519a2fcf5e2c16257d782d075ab6c3">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00455">455</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37888e300dec55b413e04072f650e229" name="a37888e300dec55b413e04072f650e229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37888e300dec55b413e04072f650e229">&#9670;&#160;</a></span>PWM_WPCR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00469">469</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac53d9a5deef4b7978ed39cb2195ceb91" name="ac53d9a5deef4b7978ed39cb2195ceb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53d9a5deef4b7978ed39cb2195ceb91">&#9670;&#160;</a></span>PWM_WPCR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Key </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00468">468</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4e2631576285918b7f18551b347adaf9" name="a4e2631576285918b7f18551b347adaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2631576285918b7f18551b347adaf9">&#9670;&#160;</a></span>PWM_WPCR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY_PASSWD&#160;&#160;&#160;(0x50574Du &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00470">470</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a75ecb09b0534c3d7d743fd515061015a" name="a75ecb09b0534c3d7d743fd515061015a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ecb09b0534c3d7d743fd515061015a">&#9670;&#160;</a></span>PWM_WPCR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00467">467</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afa18dd34b9952720314eaac4d894f935" name="afa18dd34b9952720314eaac4d894f935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa18dd34b9952720314eaac4d894f935">&#9670;&#160;</a></span>PWM_WPCR_WPRG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG0&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Register Group 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00461">461</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a22bbd2f5f339ce837464c918b42947e4" name="a22bbd2f5f339ce837464c918b42947e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bbd2f5f339ce837464c918b42947e4">&#9670;&#160;</a></span>PWM_WPCR_WPRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG1&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Register Group 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00462">462</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac162ea420e73732f2377033303f5513e" name="ac162ea420e73732f2377033303f5513e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac162ea420e73732f2377033303f5513e">&#9670;&#160;</a></span>PWM_WPCR_WPRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG2&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Register Group 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00463">463</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2459c32b0e27b05eacfdd943c706fad5" name="a2459c32b0e27b05eacfdd943c706fad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2459c32b0e27b05eacfdd943c706fad5">&#9670;&#160;</a></span>PWM_WPCR_WPRG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG3&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Register Group 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00464">464</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a76c582a235a049238238cde31dffd8ed" name="a76c582a235a049238238cde31dffd8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c582a235a049238238cde31dffd8ed">&#9670;&#160;</a></span>PWM_WPCR_WPRG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG4&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Register Group 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00465">465</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa3d7f99067043f6c0384045de15cefe2" name="aa3d7f99067043f6c0384045de15cefe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d7f99067043f6c0384045de15cefe2">&#9670;&#160;</a></span>PWM_WPCR_WPRG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG5&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protection Register Group 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00466">466</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a92af4f31403a7b45edfd344b249ff40e" name="a92af4f31403a7b45edfd344b249ff40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92af4f31403a7b45edfd344b249ff40e">&#9670;&#160;</a></span>PWM_WPSR_WPHWS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00479">479</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0356fdd944bdf6354e5bd9ae32517b67" name="a0356fdd944bdf6354e5bd9ae32517b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0356fdd944bdf6354e5bd9ae32517b67">&#9670;&#160;</a></span>PWM_WPSR_WPHWS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00480">480</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7a12e5a417e07a06c23cba3e64b3ab6e" name="a7a12e5a417e07a06c23cba3e64b3ab6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a12e5a417e07a06c23cba3e64b3ab6e">&#9670;&#160;</a></span>PWM_WPSR_WPHWS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00481">481</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae30c95e1f9f0698094737ff0d0148ae0" name="ae30c95e1f9f0698094737ff0d0148ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30c95e1f9f0698094737ff0d0148ae0">&#9670;&#160;</a></span>PWM_WPSR_WPHWS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00482">482</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a70f5378f620fbaebd02aedb7ef54c5fb" name="a70f5378f620fbaebd02aedb7ef54c5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f5378f620fbaebd02aedb7ef54c5fb">&#9670;&#160;</a></span>PWM_WPSR_WPHWS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00483">483</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3b73f74236c8fefeb78205a385c9a895" name="a3b73f74236c8fefeb78205a385c9a895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b73f74236c8fefeb78205a385c9a895">&#9670;&#160;</a></span>PWM_WPSR_WPHWS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00484">484</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a559d91595e9dc987ce9b85428625ec37" name="a559d91595e9dc987ce9b85428625ec37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559d91595e9dc987ce9b85428625ec37">&#9670;&#160;</a></span>PWM_WPSR_WPSWS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00472">472</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a46c2d89aefda18e6d8a2fbf9233c8002" name="a46c2d89aefda18e6d8a2fbf9233c8002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c2d89aefda18e6d8a2fbf9233c8002">&#9670;&#160;</a></span>PWM_WPSR_WPSWS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00473">473</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a232173f80b5d95a0dc3f3e3ed98973de" name="a232173f80b5d95a0dc3f3e3ed98973de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232173f80b5d95a0dc3f3e3ed98973de">&#9670;&#160;</a></span>PWM_WPSR_WPSWS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00474">474</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab2c27c13adebee1cdd31dfe24d11d747" name="ab2c27c13adebee1cdd31dfe24d11d747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c27c13adebee1cdd31dfe24d11d747">&#9670;&#160;</a></span>PWM_WPSR_WPSWS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00475">475</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d1554655175492c6bf1cc86448650ef" name="a5d1554655175492c6bf1cc86448650ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1554655175492c6bf1cc86448650ef">&#9670;&#160;</a></span>PWM_WPSR_WPSWS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00476">476</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0768cfcf47672715e0123a7fb345e3c8" name="a0768cfcf47672715e0123a7fb345e3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0768cfcf47672715e0123a7fb345e3c8">&#9670;&#160;</a></span>PWM_WPSR_WPSWS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00477">477</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8d57bf1b1bfac2bf2e2e752c5175df37" name="a8d57bf1b1bfac2bf2e2e752c5175df37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d57bf1b1bfac2bf2e2e752c5175df37">&#9670;&#160;</a></span>PWM_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect Violation Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00478">478</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac48a1ab59a4e311dbdd1abba533a1ef2" name="ac48a1ab59a4e311dbdd1abba533a1ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac48a1ab59a4e311dbdd1abba533a1ef2">&#9670;&#160;</a></span>PWM_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect Violation Source </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00486">486</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0094684a5f44b6b03640baa9fdc6135f" name="a0094684a5f44b6b03640baa9fdc6135f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0094684a5f44b6b03640baa9fdc6135f">&#9670;&#160;</a></span>PWM_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPVSRC_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00485">485</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aac490ccca2dabf7952b692754e13ef7a" name="aac490ccca2dabf7952b692754e13ef7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac490ccca2dabf7952b692754e13ef7a">&#9670;&#160;</a></span>PWMCH_NUM_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMCH_NUM_NUMBER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00065">65</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ace381626974919cd4b1106113a792dd5" name="ace381626974919cd4b1106113a792dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace381626974919cd4b1106113a792dd5">&#9670;&#160;</a></span>PWMCMP_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMCMP_NUMBER&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_pwm.html">Pwm</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00064">64</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
