#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 13 13:36:56 2021
# Process ID: 11244
# Current directory: D:/Github/Microblaze/Microblaze_helloword
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20732 D:\Github\Microblaze\Microblaze_helloword\Microblaze_helloword.xpr
# Log file: D:/Github/Microblaze/Microblaze_helloword/vivado.log
# Journal file: D:/Github/Microblaze/Microblaze_helloword\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/Microblaze/Microblaze_helloword/Microblaze_helloword.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinxvtis/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 1113.090 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Github/Microblaze/Microblaze_helloword/Microblaze_helloword.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Github/Microblaze/Microblaze_helloword/Microblaze_helloword.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Successfully read diagram <design_1> from block design file <D:/Github/Microblaze/Microblaze_helloword/Microblaze_helloword.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.078 ; gain = 29.988
write_bd_layout -format pdf -orientation portrait D:/Github/Microblaze/design_1.pdf
D:/Github/Microblaze/design_1.pdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
delete_bd_objs [get_bd_cells axi_quad_spi_0]
