##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
		4.3::Critical Path Report for emFile_1_Clock_1
		4.4::Critical Path Report for uart_IntClock
		4.5::Critical Path Report for uart_solinst_IntClock
		4.6::Critical Path Report for uart_ultrasonic_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.2::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
		5.3::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.4::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
		5.5::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. uart_solinst_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                     | Frequency: 28.44 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: NEOMOTE_1_UART_MOTE_IntClock  | Frequency: 28.44 MHz  | Target: 0.92 MHz   | 
Clock: emFile_1_Clock_1              | Frequency: 40.61 MHz  | Target: 24.00 MHz  | 
Clock: uart_IntClock                 | Frequency: 28.76 MHz  | Target: 0.92 MHz   | 
Clock: uart_solinst_IntClock         | Frequency: 38.83 MHz  | Target: 0.08 MHz   | 
Clock: uart_ultrasonic_IntClock      | Frequency: 28.70 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     CyBUS_CLK                     41666.7          7626        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     NEOMOTE_1_UART_MOTE_IntClock  41666.7          6500        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_IntClock                 41666.7          6891        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_solinst_IntClock         41666.7          23676       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_ultrasonic_IntClock      41666.7          6825        N/A              N/A         N/A              N/A         N/A              N/A         
NEOMOTE_1_UART_MOTE_IntClock  NEOMOTE_1_UART_MOTE_IntClock  1.08333e+006     1059979     N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1              emFile_1_Clock_1              41666.7          17045       N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock                 uart_IntClock                 1.08333e+006     1057639     N/A              N/A         N/A              N/A         N/A              N/A         
uart_solinst_IntClock         uart_solinst_IntClock         1.30417e+007     13015917    N/A              N/A         N/A              N/A         N/A              N/A         
uart_ultrasonic_IntClock      uart_ultrasonic_IntClock      1.30417e+007     13018286    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase         
-----------------------  ------------  -----------------------  
\emFile_1:miso0(0)_PAD\  29237         emFile_1_Clock_1:R       
uart_solinst_rx(0)_PAD   44928         uart_solinst_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                         Clock to Out  Clock Name:Phase                
--------------------------------  ------------  ------------------------------  
\NEOMOTE_1:I2C_0_SCL(0)_PAD\:out  27320         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:I2C_0_SCL(0)_PAD\:out  27320         CyBUS_CLK(fixed-function):F     
\NEOMOTE_1:I2C_0_SDA(0)_PAD\:out  27735         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:I2C_0_SDA(0)_PAD\:out  27735         CyBUS_CLK(fixed-function):F     
\NEOMOTE_1:TX_Pin(0)_PAD\         39672         NEOMOTE_1_UART_MOTE_IntClock:R  
\emFile_1:mosi0(0)_PAD\           36440         emFile_1_Clock_1:R              
\emFile_1:sclk0(0)_PAD\           24554         emFile_1_Clock_1:R              
uart_solinst_tx(0)_PAD            32752         uart_solinst_IntClock:R         
uart_tx(0)_PAD                    34403         uart_IntClock:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.44 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6500p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29957
-------------------------------------   ----- 
End-of-path arrival time (ps)           29957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell7        18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell16     5867  24317   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell16     3350  27667   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  29957   6500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
**********************************************************
Clock: NEOMOTE_1_UART_MOTE_IntClock
Frequency: 28.44 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6500p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29957
-------------------------------------   ----- 
End-of-path arrival time (ps)           29957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell7        18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell16     5867  24317   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell16     3350  27667   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  29957   6500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 40.61 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 17045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21112
-------------------------------------   ----- 
End-of-path arrival time (ps)           21112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell43     3244  11544  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell43     3350  14894  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell41     6218  21112  17045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell41         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 28.76 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29566
-------------------------------------   ----- 
End-of-path arrival time (ps)           29566
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell21       18338  18338   6891  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell57     5580  23918   6891  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell57     3350  27268   6891  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2298  29566   6891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for uart_solinst_IntClock
***************************************************
Clock: uart_solinst_IntClock
Frequency: 38.83 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13015917p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22240
-------------------------------------   ----- 
End-of-path arrival time (ps)           22240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_7  macrocell91   8375  16576  13015917  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q       macrocell91   3350  19926  13015917  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7          macrocell89   2314  22240  13015917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for uart_ultrasonic_IntClock
******************************************************
Clock: uart_ultrasonic_IntClock
Frequency: 28.70 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29632
-------------------------------------   ----- 
End-of-path arrival time (ps)           29632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell27        17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell114     6286  23990   6825  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell114     3350  27340   6825  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2292  29632   6825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 17045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21112
-------------------------------------   ----- 
End-of-path arrival time (ps)           21112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell43     3244  11544  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell43     3350  14894  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell41     6218  21112  17045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell41         0      0  RISE       1


5.2::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14174
-------------------------------------   ----- 
End-of-path arrival time (ps)           14174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q                      macrocell69      1250   1250  1057639  RISE       1
\uart:BUART:counter_load_not\/main_2           macrocell51      7338   8588  1057639  RISE       1
\uart:BUART:counter_load_not\/q                macrocell51      3350  11938  1057639  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2236  14174  1057639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
*************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059979p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                      macrocell27     1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_0           macrocell10     4321   5571  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell10     3350   8921  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2913  11834  1059979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
*****************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018286p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11861
-------------------------------------   ----- 
End-of-path arrival time (ps)           11861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q                      macrocell124     1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/main_1           macrocell108     4334   5584  13018286  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/q                macrocell108     3350   8934  13018286  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell17   2927  11861  13018286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell17      0      0  RISE       1


5.5::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13015917p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22240
-------------------------------------   ----- 
End-of-path arrival time (ps)           22240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_7  macrocell91   8375  16576  13015917  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q       macrocell91   3350  19926  13015917  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7          macrocell89   2314  22240  13015917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29566
-------------------------------------   ----- 
End-of-path arrival time (ps)           29566
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell21       18338  18338   6891  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell57     5580  23918   6891  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell57     3350  27268   6891  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2298  29566   6891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6500p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29957
-------------------------------------   ----- 
End-of-path arrival time (ps)           29957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell7        18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell16     5867  24317   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell16     3350  27667   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  29957   6500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
**************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29632
-------------------------------------   ----- 
End-of-path arrival time (ps)           29632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell27        17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell114     6286  23990   6825  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell114     3350  27340   6825  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2292  29632   6825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. uart_solinst_IntClock:R)
***********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 23676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14480
-------------------------------------   ----- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_1   macrocell84    4060   6640  23676  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q        macrocell84    3350   9990  23676  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8         macrocell83    4490  14480  23676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 7626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28951
-------------------------------------   ----- 
End-of-path arrival time (ps)           28951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4481  12621   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   9710  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3310  25641   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  25641   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3310  28951   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  28951   7626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6500p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29957
-------------------------------------   ----- 
End-of-path arrival time (ps)           29957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell7        18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell16     5867  24317   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell16     3350  27667   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  29957   6500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29632
-------------------------------------   ----- 
End-of-path arrival time (ps)           29632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell27        17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell114     6286  23990   6825  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell114     3350  27340   6825  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2292  29632   6825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29566
-------------------------------------   ----- 
End-of-path arrival time (ps)           29566
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell21       18338  18338   6891  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell57     5580  23918   6891  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell57     3350  27268   6891  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2298  29566   6891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 7626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28951
-------------------------------------   ----- 
End-of-path arrival time (ps)           28951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4481  12621   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   9710  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3310  25641   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  25641   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3310  28951   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  28951   7626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 10936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25641
-------------------------------------   ----- 
End-of-path arrival time (ps)           25641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4481  12621   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   9710  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3310  25641   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  25641  10936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13840p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24317
-------------------------------------   ----- 
End-of-path arrival time (ps)           24317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb  iocell7      18450  18450   6500  RISE       1
MODIN1_0/main_2           macrocell1    5867  24317  13840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13840p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24317
-------------------------------------   ----- 
End-of-path arrival time (ps)           24317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb  iocell7      18450  18450   6500  RISE       1
MODIN1_1/main_2           macrocell2    5867  24317  13840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 14167p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23990
-------------------------------------   ----- 
End-of-path arrival time (ps)           23990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb  iocell27     17704  17704   6825  RISE       1
MODIN9_0/main_2           macrocell5    6286  23990  14167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 14167p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23990
-------------------------------------   ----- 
End-of-path arrival time (ps)           23990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb  iocell27     17704  17704   6825  RISE       1
MODIN9_1/main_2           macrocell6    6286  23990  14167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_last\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_last\/clock_0
Path slack     : 14167p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23990
-------------------------------------   ----- 
End-of-path arrival time (ps)           23990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell27      17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_last\/main_0  macrocell112   6286  23990  14167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell112        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 14192p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23964
-------------------------------------   ----- 
End-of-path arrival time (ps)           23964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell21     18338  18338   6891  RISE       1
\uart:BUART:rx_state_2\/main_0  macrocell59   5626  23964  14192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 14239p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23918
-------------------------------------   ----- 
End-of-path arrival time (ps)           23918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell21     18338  18338   6891  RISE       1
MODIN5_0/main_0  macrocell3    5580  23918  14239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 14239p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23918
-------------------------------------   ----- 
End-of-path arrival time (ps)           23918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell21     18338  18338   6891  RISE       1
MODIN5_1/main_0  macrocell4    5580  23918  14239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 14239p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23918
-------------------------------------   ----- 
End-of-path arrival time (ps)           23918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                iocell21     18338  18338   6891  RISE       1
\uart:BUART:rx_last\/main_0  macrocell55   5580  23918  14239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22331
-------------------------------------   ----- 
End-of-path arrival time (ps)           22331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4481  12621   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   9710  22331   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  22331  14246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 14409p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23748
-------------------------------------   ----- 
End-of-path arrival time (ps)           23748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                       iocell7      18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5  macrocell17   5298  23748  14409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 14409p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23748
-------------------------------------   ----- 
End-of-path arrival time (ps)           23748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                       iocell7      18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5  macrocell18   5298  23748  14409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0
Path slack     : 14418p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23739
-------------------------------------   ----- 
End-of-path arrival time (ps)           23739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                    iocell7      18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/main_0  macrocell14   5289  23739  14418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0                macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 14418p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23739
-------------------------------------   ----- 
End-of-path arrival time (ps)           23739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell7             0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                        iocell7      18450  18450   6500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5  macrocell21   5289  23739  14418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 14892p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23264
-------------------------------------   ----- 
End-of-path arrival time (ps)           23264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell27      17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_5  macrocell116   5560  23264  14892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 15083p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23073
-------------------------------------   ----- 
End-of-path arrival time (ps)           23073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell21     18338  18338   6891  RISE       1
\uart:BUART:rx_state_0\/main_0  macrocell58   4735  23073  15083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 15083p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23073
-------------------------------------   ----- 
End-of-path arrival time (ps)           23073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell21            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                    iocell21     18338  18338   6891  RISE       1
\uart:BUART:rx_status_3\/main_0  macrocell62   4735  23073  15083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 15294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22863
-------------------------------------   ----- 
End-of-path arrival time (ps)           22863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell27      17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_5  macrocell115   5159  22863  15294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 15294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22863
-------------------------------------   ----- 
End-of-path arrival time (ps)           22863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell27            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell27      17704  17704   6825  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_5  macrocell119   5159  22863  15294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 17045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21112
-------------------------------------   ----- 
End-of-path arrival time (ps)           21112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell43     3244  11544  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell43     3350  14894  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell41     6218  21112  17045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 17125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21032
-------------------------------------   ----- 
End-of-path arrival time (ps)           21032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell4   8300   8300  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell42     3222  11522  17125  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell42     3350  14872  17125  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell41     6160  21032  17125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 17526p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12621
-------------------------------------   ----- 
End-of-path arrival time (ps)           12621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4481  12621  17526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   3827  11967  18179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell7       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18444p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11702
-------------------------------------   ----- 
End-of-path arrival time (ps)           11702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3562  11702  18444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19087p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11060
-------------------------------------   ----- 
End-of-path arrival time (ps)           11060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2920  11060  19087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 22299p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15341  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1            datapathcell8   5268   7848  22299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:nrstSts:stsreg\/status_0
Capture Clock  : \timer:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 23361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16736
-------------------------------------   ----- 
End-of-path arrival time (ps)           16736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5   2320   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0   2320   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1430   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   3750   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1430   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   5180   7626  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2960   8140   7626  RISE       1
\timer:TimerUDB:status_tc\/main_1         macrocell50     2923  11063  23361  RISE       1
\timer:TimerUDB:status_tc\/q              macrocell50     3350  14413  23361  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/status_0  statusicell5    2323  16736  23361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 23676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14480
-------------------------------------   ----- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_1   macrocell84    4060   6640  23676  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q        macrocell84    3350   9990  23676  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8         macrocell83    4490  14480  23676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 23906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15911
-------------------------------------   ----- 
End-of-path arrival time (ps)           15911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell      2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell38     4315   6425  23906  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell38     3350   9775  23906  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   6136  15911  23906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 24033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16063
-------------------------------------   ----- 
End-of-path arrival time (ps)           16063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   5280   5280  24033  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell44     3239   8519  24033  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell44     3350  11869  24033  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    4195  16063  24033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell3        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24151p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15341  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1            datapathcell7   3416   5996  24151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell7       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 24155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15341  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1            datapathcell6   3412   5992  24155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 24177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15920
-------------------------------------   ----- 
End-of-path arrival time (ps)           15920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell     2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell38    4315   6425  23906  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell38    3350   9775  23906  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell4   6145  15920  24177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 24350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13807
-------------------------------------   ----- 
End-of-path arrival time (ps)           13807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_1       macrocell82    4974   7554  24350  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q            macrocell82    3350  10904  24350  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11            macrocell81    2903  13807  24350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15341  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell5   2326   4906  25241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_state_3\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 25255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_state_3_split\/main_1         macrocell93    4065   6645  25255  RISE       1
\uart_solinst:BUART:rx_state_3_split\/q              macrocell93    3350   9995  25255  RISE       1
\uart_solinst:BUART:rx_state_3\/main_7               macrocell92    2907  12902  25255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 25919p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_1       macrocell91    3994   6574  25919  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q            macrocell91    3350   9924  25919  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7               macrocell89    2314  12238  25919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_state_2\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 26118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12039
-------------------------------------   ----- 
End-of-path arrival time (ps)           12039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell2   2580   2580  23836  RISE       1
\uart_solinst:BUART:rx_state_2_split\/main_0         macrocell90    3812   6392  26118  RISE       1
\uart_solinst:BUART:rx_state_2_split\/q              macrocell90    3350   9742  26118  RISE       1
\uart_solinst:BUART:rx_state_2\/main_6               macrocell89    2297  12039  26118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell4   8300   8300  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell39     3253  11553  26604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell39         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell4   8300   8300  17045  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell40     3253  11553  26604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 26834p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_status_0\/main_1              macrocell95    3146   5726  26834  RISE       1
\uart_solinst:BUART:rx_status_0\/q                   macrocell95    3350   9076  26834  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_0              statusicell8   4187  13263  26834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell8        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 27793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  27793  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell45     5083  10363  27793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  27793  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell47     5083  10363  27793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 27859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  27793  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell46     5017  10297  27859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28231p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11865
-------------------------------------   ----- 
End-of-path arrival time (ps)           11865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell46    1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_1  macrocell48    4941   6191  28231  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell48    3350   9541  28231  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell4   2324  11865  28231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell46     1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   5520   6770  28596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell40   8296   9546  28611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 28622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell46   1250   1250  22164  RISE       1
\emFile_1:Net_1\/main_1          macrocell33   8285   9535  28622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 28622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell37   8285   9535  28622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_6
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 28717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_status_6\/main_1              macrocell99    3128   5708  28717  RISE       1
\uart_solinst:BUART:rx_status_6\/q                   macrocell99    3350   9058  28717  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_6              statusicell8   2321  11379  28717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell8        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 29333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell46   1250   1250  22164  RISE       1
\emFile_1:Net_22\/main_1         macrocell34   7574   8824  29333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell34         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell35   7574   8824  29333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30507p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell45     1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   3610   4860  30507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell47     1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   3297   4547  30820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell36   4865   6975  31182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell45   4865   6975  31182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell47   4865   6975  31182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 31681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell2   2580   2580  23836  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_0             macrocell81    3896   6476  31681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_address_detected\/main_1
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 31699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_1      macrocell77    3878   6458  31699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell46   4315   6425  31732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_address_detected\/main_0
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 31764p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell2   2580   2580  23841  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_0      macrocell77    3813   6393  31764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_address_detected\/main_2
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 31779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell2   2580   2580  23836  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_2      macrocell77    3798   6378  31779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell36   4999   6249  31908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell45   4999   6249  31908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell47   4999   6249  31908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31965p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell46   4941   6191  31965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell45   1250   1250  22240  RISE       1
\emFile_1:Net_1\/main_2          macrocell33   4703   5953  32204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell37   4703   5953  32204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell45   1250   1250  22240  RISE       1
\emFile_1:Net_22\/main_2         macrocell34   4702   5952  32204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell35   4702   5952  32204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  21929  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell36   3701   5811  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  21929  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell45   3701   5811  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  21929  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell47   3701   5811  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  21929  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell46   3696   5806  32351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_1      macrocell85    3146   5726  32430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 32449p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell2   2580   2580  23676  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_1     macrocell76    3128   5708  32449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell46   4429   5679  32478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32488p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  21845  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell46   3558   5668  32488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  21837  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell46   3558   5668  32489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  21837  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell36   3545   5655  32502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  21837  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell45   3545   5655  32502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  21837  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell47   3545   5655  32502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  21845  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell36   3542   5652  32505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  21845  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell45   3542   5652  32505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  21845  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell47   3542   5652  32505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell47   1250   1250  23120  RISE       1
\emFile_1:Net_1\/main_0          macrocell33   4389   5639  32518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell37   4389   5639  32518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell47   1250   1250  23120  RISE       1
\emFile_1:Net_22\/main_0         macrocell34   4388   5638  32519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell35   4388   5638  32519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell45   1250   1250  22240  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell40   4345   5595  32562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  22042  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell46   3357   5467  32690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32709p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  22042  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell36   3337   5447  32709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32709p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  22042  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell45   3337   5447  32709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32709p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  22042  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell47   3337   5447  32709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell40   4183   5433  32724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 32784p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell2   2580   2580  23841  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_0     macrocell76    2793   5373  32784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 32786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell2   2580   2580  23841  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_0         macrocell83    2791   5371  32786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell2   2580   2580  23841  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_0      macrocell85    2791   5371  32786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell2   2580   2580  23836  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_2      macrocell85    2618   5198  32959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 32963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell2   2580   2580  23836  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_2     macrocell76    2613   5193  32963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  21929  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell37   2958   5068  33089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell34         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell34   1250   1250  33133  RISE       1
\emFile_1:Net_22\/main_3  macrocell34   3773   5023  33133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell36   3595   4845  33312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell45   3595   4845  33312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell46   1250   1250  22164  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell47   3595   4845  33312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  21504  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell37   2667   4777  33379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  21837  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell37   2665   4775  33381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  21845  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell37   2633   4743  33413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell46   3301   4551  33605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell36   3267   4517  33639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell45   3267   4517  33639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell47   1250   1250  23120  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell47   3267   4517  33639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell36   1250   1250  23431  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell46   3242   4492  33665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33670p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell36   1250   1250  23431  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell36   3236   4486  33670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33670p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell36   1250   1250  23431  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell45   3236   4486  33670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33670p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell36   1250   1250  23431  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell47   3236   4486  33670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  22042  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell37   2318   4428  33729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell33   1250   1250  34118  RISE       1
\emFile_1:Net_1\/main_3  macrocell33   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell35   1250   1250  34136  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell35   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 34278p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3340
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell35   1250   1250  34136  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    2799   4049  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell37   1250   1250  34597  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell37   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell40   1250   1250  34600  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell40   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell39   1250   1250  34607  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell40   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14174
-------------------------------------   ----- 
End-of-path arrival time (ps)           14174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q                      macrocell69      1250   1250  1057639  RISE       1
\uart:BUART:counter_load_not\/main_2           macrocell51      7338   8588  1057639  RISE       1
\uart:BUART:counter_load_not\/q                macrocell51      3350  11938  1057639  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2236  14174  1057639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059979p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                      macrocell27     1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_0           macrocell10     4321   5571  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell10     3350   8921  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2913  11834  1059979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062821p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1062821  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell25     2883   8563  1062821  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell25     3350  11913  1062821  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2309  14222  1062821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   5680   5680  1062874  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell66      2843   8523  1062874  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/q           macrocell66      3350  11873  1062874  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2296  14169  1062874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock
Path slack     : 1066179p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15585
-------------------------------------   ----- 
End-of-path arrival time (ps)           15585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066179  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/main_2                 macrocell29     4659   9939  1066179  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/q                      macrocell29     3350  13289  1066179  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0                 statusicell2    2296  15585  1066179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock                statusicell2        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1066296p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15468
-------------------------------------   ----- 
End-of-path arrival time (ps)           15468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  1066296  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell63     2312   7592  1066296  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell63     3350  10942  1066296  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell6    4525  15468  1066296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 1066629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15134
-------------------------------------   ----- 
End-of-path arrival time (ps)           15134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q        macrocell69    1250   1250  1057639  RISE       1
\uart:BUART:tx_status_0\/main_3  macrocell70    8211   9461  1066629  RISE       1
\uart:BUART:tx_status_0\/q       macrocell70    3350  12811  1066629  RISE       1
\uart:BUART:sTX:TxSts\/status_0  statusicell7   2323  15134  1066629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1067950p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067950  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/main_1                 macrocell22     2319   7599  1067950  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/q                      macrocell22     3350  10949  1067950  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4                 statusicell1    2865  13814  1067950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell68      1250   1250  1058386  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   7639   8889  1068155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068329p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -4220
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q            macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/main_3  macrocell13   3915   5165  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/q       macrocell13   3350   8515  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load   count7cell    2269  10784  1068329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 1069082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q            macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_counter_load\/main_1  macrocell54   3177   4427  1069082  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell54   3350   7777  1069082  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2254  10031  1069082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1069335p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1069335  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2   macrocell17   9239  10489  1069335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1069335p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1069335  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2   macrocell18   9239  10489  1069335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1069335p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1069335  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2   macrocell19   9239  10489  1069335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1069648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   7280   7280  1069648  RISE       1
\uart:BUART:txn\/main_3                macrocell72      2895  10175  1069648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1069884p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066179  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2                  macrocell26     4659   9939  1069884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1069909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell67   1250   1250  1057884  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell68   8664   9914  1069909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1069909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell67   1250   1250  1057884  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell69   8664   9914  1069909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1070240p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1070240  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_3                macrocell31     2303   9583  1070240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1070362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell69   1250   1250  1057639  RISE       1
\uart:BUART:tx_state_0\/main_3  macrocell67   8211   9461  1070362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell53     1250   1250  1070441  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   5343   6593  1070441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1070943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell68   1250   1250  1058386  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell67   7630   8880  1070943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1071056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  1067323  RISE       1
\uart:BUART:tx_state_0\/main_2                  macrocell67      3487   8767  1071056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1071235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell69   1250   1250  1057639  RISE       1
\uart:BUART:txn\/main_4    macrocell72   7338   8588  1071235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0
Path slack     : 1071260p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8563
-------------------------------------   ---- 
End-of-path arrival time (ps)           8563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1062821  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0                 macrocell24     2883   8563  1071260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell24         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 1071301p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   5680   5680  1062874  RISE       1
\uart:BUART:tx_bitclk\/main_0                 macrocell65      2843   8523  1071301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1071335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell65   1250   1250  1060301  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell68   7238   8488  1071335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1071335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell65   1250   1250  1060301  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell69   7238   8488  1071335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1071480p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell67   1250   1250  1057884  RISE       1
\uart:BUART:txn\/main_2    macrocell72   7093   8343  1071480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell67      1250   1250  1057884  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4151   5401  1071642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q       macrocell52     1250   1250  1070016  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   4076   5326  1071707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071867p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q       macrocell11     1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3917   5167  1071867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071895p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                macrocell27     1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3899   5149  1071895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071980p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q                macrocell17     1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3803   5053  1071980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1071982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell68   1250   1250  1058386  RISE       1
\uart:BUART:txn\/main_1    macrocell72   6591   7841  1071982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1072349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell67   1250   1250  1057884  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell67   6225   7475  1072349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1072414p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q   macrocell12   1250   1250  1069335  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2  macrocell15   6160   7410  1072414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1072414p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1069335  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2  macrocell21   6160   7410  1072414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072577p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell58     1250   1250  1069082  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3206   4456  1072577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1072649p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                      macrocell2    1250   1250  1068057  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_6  macrocell21   5925   7175  1072649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1072737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell53   1250   1250  1070441  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell56   5836   7086  1072737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1072737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1070441  RISE       1
\uart:BUART:rx_state_0\/main_3   macrocell58   5836   7086  1072737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1072737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1070441  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell62   5836   7086  1072737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072843p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                macrocell26     1250   1250  1061240  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2951   4201  1072843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1073075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell69   1250   1250  1057639  RISE       1
\uart:BUART:tx_state_1\/main_2  macrocell68   5499   6749  1073075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1073075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell69   1250   1250  1057639  RISE       1
\uart:BUART:tx_state_2\/main_2  macrocell69   5499   6749  1073075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:txn\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1073089p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:txn\/q       macrocell31   1250   1250  1073089  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_0  macrocell31   5484   6734  1073089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1073178p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                     macrocell2    1250   1250  1068057  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6  macrocell17   5395   6645  1073178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073479p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q          macrocell12     1250   1250  1069335  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2304   3554  1073479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073679  RISE       1
MODIN5_0/main_2                        macrocell3    4034   6144  1073679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073679  RISE       1
MODIN5_1/main_2                        macrocell4    4034   6144  1073679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073682  RISE       1
MODIN5_0/main_1                        macrocell3    4031   6141  1073682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073682  RISE       1
MODIN5_1/main_1                        macrocell4    4031   6141  1073682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1073697p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q  macrocell27   1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_1    macrocell31   4877   6127  1073697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1073866p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q  macrocell28   1250   1250  1060149  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_4    macrocell31   4707   5957  1073866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1073897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell65   1250   1250  1060301  RISE       1
\uart:BUART:txn\/main_5   macrocell72   4676   5926  1073897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1073995p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4  macrocell17   4578   5828  1073995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1073995p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4  macrocell18   4578   5828  1073995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1073995p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4  macrocell19   4578   5828  1073995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074007p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q               macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3  macrocell20   4567   5817  1074007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell20         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                      macrocell3    1250   1250  1068044  RISE       1
\uart:BUART:rx_state_0\/main_7  macrocell58   4514   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell3    1250   1250  1068044  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell62   4514   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1074080p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                      macrocell1    1250   1250  1068036  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_7  macrocell21   4493   5743  1074080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1074252p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell27   1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0  macrocell26   4321   5571  1074252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell59   1250   1250  1069230  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell56   4318   5568  1074256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell59   1250   1250  1069230  RISE       1
\uart:BUART:rx_state_0\/main_5  macrocell58   4318   5568  1074256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell59   1250   1250  1069230  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell61   4318   5568  1074256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell61         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell59   1250   1250  1069230  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell62   4318   5568  1074256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1074422p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell28   1250   1250  1060149  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3  macrocell26   4152   5402  1074422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074576  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell56   3138   5248  1074576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074576  RISE       1
\uart:BUART:rx_state_0\/main_9         macrocell58   3138   5248  1074576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074592  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell56   3121   5231  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074592  RISE       1
\uart:BUART:rx_state_0\/main_8         macrocell58   3121   5231  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074594  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell56   3120   5230  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074594  RISE       1
\uart:BUART:rx_state_0\/main_10        macrocell58   3120   5230  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell26   1250   1250  1061240  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1  macrocell27   3976   5226  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell26   1250   1250  1061240  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1  macrocell28   3976   5226  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q         macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4  macrocell15   3915   5165  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q        macrocell18   1250   1250  1068329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4  macrocell21   3915   5165  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074688p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell24   1250   1250  1061213  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3  macrocell27   3885   5135  1074688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1074688p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell24   1250   1250  1061213  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3  macrocell28   3885   5135  1074688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell56     1250   1250  1068602  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   5412   6662  1074742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074760p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell65   1250   1250  1060301  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell67   3813   5063  1074760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074778p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                     macrocell1    1250   1250  1068036  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7  macrocell17   3795   5045  1074778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074862p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074862  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2   macrocell12   2851   4961  1074862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074868p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074868  RISE       1
MODIN1_0/main_1                                       macrocell1    2846   4956  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074868p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074868  RISE       1
MODIN1_1/main_1                                       macrocell2    2846   4956  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074868p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074868  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1   macrocell12   2846   4956  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074868p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074868  RISE       1
MODIN1_0/main_0                                       macrocell1    2845   4955  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074868p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074868  RISE       1
MODIN1_1/main_0                                       macrocell2    2845   4955  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074868p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074868  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0   macrocell12   2845   4955  1074868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_last\/q          macrocell55   1250   1250  1074934  RISE       1
\uart:BUART:rx_state_2\/main_6  macrocell59   3639   4889  1074934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8         macrocell17   2732   4842  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7         macrocell18   2732   4842  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5         macrocell19   2732   4842  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075008p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5       macrocell15   2705   4815  1075008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_9
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075128  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_9         macrocell17   2585   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075128  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_8         macrocell18   2585   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075128  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6         macrocell19   2585   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075128  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6       macrocell15   2575   4685  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_10
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075152p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_10        macrocell17   2562   4672  1075152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_9
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075152p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_9         macrocell18   2562   4672  1075152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075152p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7         macrocell19   2562   4672  1075152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075152  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7       macrocell15   2554   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073679  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell53   2543   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073682  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell53   2538   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1075231p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell62    1250   1250  1075231  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell6   5282   6532  1075231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell68   1250   1250  1058386  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell68   3316   4566  1075257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell68   1250   1250  1058386  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell69   3316   4566  1075257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                      macrocell4    1250   1250  1068919  RISE       1
\uart:BUART:rx_state_0\/main_6  macrocell58   3234   4484  1075340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell4    1250   1250  1068919  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell62   3234   4484  1075340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1068036  RISE       1
MODIN1_0/main_3  macrocell1    3198   4448  1075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1068036  RISE       1
MODIN1_1/main_4  macrocell2    3198   4448  1075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  1068044  RISE       1
MODIN5_0/main_3  macrocell3    3182   4432  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  1068044  RISE       1
MODIN5_1/main_4  macrocell4    3182   4432  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_state_2\/main_2  macrocell59   3177   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell60   3177   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1068057  RISE       1
MODIN1_1/main_3  macrocell2    3177   4427  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell52   1250   1250  1070016  RISE       1
\uart:BUART:rx_load_fifo\/main_0    macrocell56   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell52   1250   1250  1070016  RISE       1
\uart:BUART:rx_state_0\/main_1      macrocell58   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q      macrocell52   1250   1250  1070016  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell61   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell61         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell52   1250   1250  1070016  RISE       1
\uart:BUART:rx_status_3\/main_1     macrocell62   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell60   1250   1250  1070021  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell56   3141   4391  1075433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell60   1250   1250  1070021  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell58   3141   4391  1075433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell60   1250   1250  1070021  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell61   3141   4391  1075433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell61         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell60   1250   1250  1070021  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell62   3141   4391  1075433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074576  RISE       1
\uart:BUART:rx_state_2\/main_8         macrocell59   2276   4386  1075437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074576  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell60   2276   4386  1075437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074592  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell59   2263   4373  1075450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074592  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell60   2263   4373  1075450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074594  RISE       1
\uart:BUART:rx_state_2\/main_9         macrocell59   2256   4366  1075457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074594  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell60   2256   4366  1075457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075461p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q  macrocell24   1250   1250  1061213  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_5   macrocell31   3112   4362  1075461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075463  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell53   2250   4360  1075463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075486p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell24   1250   1250  1061213  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4  macrocell26   3088   4338  1075486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075510p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q  macrocell26   1250   1250  1061240  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_2    macrocell31   3064   4314  1075510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075513p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell26   1250   1250  1061240  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1  macrocell26   3061   4311  1075513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell26         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075544p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell59   1250   1250  1069230  RISE       1
\uart:BUART:rx_state_2\/main_5  macrocell59   3030   4280  1075544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075544p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell59   1250   1250  1069230  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell60   3030   4280  1075544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q               macrocell17   1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1  macrocell20   3014   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell20         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q         macrocell19   1250   1250  1069234  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3  macrocell15   3010   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q        macrocell19   1250   1250  1069234  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3  macrocell21   3010   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell17   1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1  macrocell17   3006   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell17   1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1  macrocell18   3006   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell17   1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1  macrocell19   3006   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell19   1250   1250  1069234  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3  macrocell17   3004   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell19   1250   1250  1069234  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3  macrocell18   3004   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell19   1250   1250  1069234  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3  macrocell19   3004   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q      macrocell11   1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0  macrocell20   2994   4244  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell20         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075584p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0      macrocell17   2989   4239  1075584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075584p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0      macrocell18   2989   4239  1075584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075584p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0      macrocell19   2989   4239  1075584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075695p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q         macrocell17   1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1  macrocell15   2879   4129  1075695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075695p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q        macrocell17   1250   1250  1069365  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1  macrocell21   2879   4129  1075695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell19         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q               macrocell19   1250   1250  1069234  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2  macrocell20   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell20         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075701p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0    macrocell15   2872   4122  1075701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075701p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1069372  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0     macrocell21   2872   4122  1075701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075859p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1930
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q            macrocell15     1250   1250  1070574  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4294   5544  1075859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:txn\/q       macrocell72   1250   1250  1075888  RISE       1
\uart:BUART:txn\/main_0  macrocell72   2685   3935  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1070441  RISE       1
\uart:BUART:rx_state_2\/main_3   macrocell59   2543   3793  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1070441  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell60   2543   3793  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell28   1250   1250  1060149  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2  macrocell27   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell28   1250   1250  1060149  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2  macrocell28   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell27   1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0  macrocell27   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell27   1250   1250  1059979  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0  macrocell28   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell28         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell4    1250   1250  1068919  RISE       1
MODIN5_1/main_3  macrocell4    2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell56   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_state_0\/main_2  macrocell58   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell61   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell61         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell58   1250   1250  1069082  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell62   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell52   1250   1250  1070016  RISE       1
\uart:BUART:rx_state_2\/main_1      macrocell59   2243   3493  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell52   1250   1250  1070016  RISE       1
\uart:BUART:rx_state_3\/main_0      macrocell60   2243   3493  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell60   1250   1250  1070021  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell59   2239   3489  1076334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell60   1250   1250  1070021  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell60   2239   3489  1076334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/q          macrocell14   1250   1250  1076346  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6  macrocell18   2227   3477  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell18         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1078249p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q       macrocell21    1250   1250  1078249  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3  statusicell1   2265   3515  1078249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018286p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11861
-------------------------------------   ----- 
End-of-path arrival time (ps)           11861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q                      macrocell124     1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/main_1           macrocell108     4334   5584  13018286  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/q                macrocell108     3350   8934  13018286  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell17   2927  11861  13018286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell17      0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13018311p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17066
-------------------------------------   ----- 
End-of-path arrival time (ps)           17066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell17      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell17   5680   5680  13018311  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/main_0      macrocell123     3628   9308  13018311  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/q           macrocell123     3350  12658  13018311  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell16   4408  17066  13018311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13018917p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -5210
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13036457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17540
-------------------------------------   ----- 
End-of-path arrival time (ps)           17540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell75      1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell87      3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell87      3350   8200  13015917  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   9340  17540  13018917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019361p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                 -11520
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q                       macrocell100     1250   1250  13019361  RISE       1
\uart_solinst:BUART:counter_load_not\/main_3           macrocell73      3892   5142  13019361  RISE       1
\uart_solinst:BUART:counter_load_not\/q                macrocell73      3350   8492  13019361  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2294  10786  13019361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13020815p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14562
-------------------------------------   ----- 
End-of-path arrival time (ps)           14562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell14   5680   5680  13020815  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/main_0      macrocell101     3238   8918  13020815  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/q           macrocell101     3350  12268  13020815  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell13   2294  14562  13020815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13021022p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17135
-------------------------------------   ----- 
End-of-path arrival time (ps)           17135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_state_2\/main_3   macrocell89   8935  17135  13021022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_8
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13021994p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16162
-------------------------------------   ----- 
End-of-path arrival time (ps)           16162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q               macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0          macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q               macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_8  macrocell77   7962  16162  13021994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_solinst:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022115p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -4220
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15332
-------------------------------------   ----- 
End-of-path arrival time (ps)           15332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q            macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_counter_load\/main_1  macrocell79   7840   9090  13022115  RISE       1
\uart_solinst:BUART:rx_counter_load\/q       macrocell79   3350  12440  13022115  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/load   count7cell    2892  15332  13022115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sTX:TxSts\/clock
Path slack     : 13024417p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15679
-------------------------------------   ----- 
End-of-path arrival time (ps)           15679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   5280   5280  13024417  RISE       1
\uart_solinst:BUART:tx_status_0\/main_2                 macrocell105     4140   9420  13024417  RISE       1
\uart_solinst:BUART:tx_status_0\/q                      macrocell105     3350  12770  13024417  RISE       1
\uart_solinst:BUART:sTX:TxSts\/status_0                 statusicell9     2909  15679  13024417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxSts\/clock                       statusicell9        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13024827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13330
-------------------------------------   ----- 
End-of-path arrival time (ps)           13330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_4  macrocell83   5130  13330  13024827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13024840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13317
-------------------------------------   ----- 
End-of-path arrival time (ps)           13317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_state_0\/main_3   macrocell88   5117  13317  13024840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13024840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13317
-------------------------------------   ----- 
End-of-path arrival time (ps)           13317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_status_3\/main_3  macrocell96   5117  13317  13024840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13024960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13197
-------------------------------------   ----- 
End-of-path arrival time (ps)           13197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q        macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0   macrocell87   3600   4850  13015917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q        macrocell87   3350   8200  13015917  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_5  macrocell81   4997  13197  13024960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxSts\/clock
Path slack     : 13025085p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   5280   5280  13025085  RISE       1
\uart_ultrasonic:BUART:tx_status_0\/main_2                 macrocell127     4129   9409  13025085  RISE       1
\uart_ultrasonic:BUART:tx_status_0\/q                      macrocell127     3350  12759  13025085  RISE       1
\uart_ultrasonic:BUART:sTX:TxSts\/status_0                 statusicell11    2252  15011  13025085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxSts\/clock                    statusicell11       0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025232p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12215
-------------------------------------   ----- 
End-of-path arrival time (ps)           12215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q   macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_0  macrocell111   5285   6535  13025232  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell111   3350   9885  13025232  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell     2329  12215  13025232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025403p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell78      1250   1250  13020945  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   8714   9964  13025403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13026208p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13888
-------------------------------------   ----- 
End-of-path arrival time (ps)           13888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   5280   5280  13026208  RISE       1
\uart_solinst:BUART:rx_status_4\/main_1                 macrocell97      2942   8222  13026208  RISE       1
\uart_solinst:BUART:rx_status_4\/q                      macrocell97      3350  11572  13026208  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_4                 statusicell8     2317  13888  13026208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell8        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13026227p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   5280   5280  13026227  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/main_1                 macrocell120     2306   7586  13026227  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/q                      macrocell120     3350  10936  13026227  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_4                 statusicell10    2933  13869  13026227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell10       0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_7
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13026451p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_7  macrocell77  10455  11705  13026451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13026466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11690
-------------------------------------   ----- 
End-of-path arrival time (ps)           11690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_state_2\/main_2   macrocell89  10440  11690  13026466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell86      1250   1250  13024098  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   7333   8583  13026784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13027806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb  datapathcell12   5060   5060  13021560  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_1        macrocell81      5291  10351  13027806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_solinst:BUART:txn\/main_3
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13027982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   7280   7280  13027982  RISE       1
\uart_solinst:BUART:txn\/main_3                macrocell107     2894  10174  13027982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13028438p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9719
-------------------------------------   ---- 
End-of-path arrival time (ps)           9719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q              macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_5  macrocell76   8469   9719  13028438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13028476p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb    datapathcell12   5030   5030  13019821  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_4  macrocell76      4651   9681  13028476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_ultrasonic:BUART:txn\/main_3
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13028568p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/so_comb  datapathcell16   7280   7280  13028568  RISE       1
\uart_ultrasonic:BUART:txn\/main_3                macrocell129     2309   9589  13028568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:tx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13028737p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   5280   5280  13024417  RISE       1
\uart_solinst:BUART:tx_state_0\/main_2                  macrocell102     4140   9420  13028737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13028747p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   5280   5280  13025085  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_2                  macrocell124     4129   9409  13028747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_3
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13028858p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb   datapathcell12   5060   5060  13021560  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_3  macrocell77      4238   9298  13028858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13028908p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9248
-------------------------------------   ---- 
End-of-path arrival time (ps)           9248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb    datapathcell12   5060   5060  13021560  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_3  macrocell76      4188   9248  13028908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028938p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q       macrocell109     1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   5179   6429  13028938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13029007p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_state_2\/main_0  macrocell89   7900   9150  13029007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029040p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q         macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_3  macrocell81   7866   9116  13029040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029069p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell88      1250   1250  13021185  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   5048   6298  13029069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029205p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q                macrocell124     1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell16   4921   6171  13029205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q         macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_6  macrocell81   7672   8922  13029234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_solinst:BUART:tx_bitclk\/clock_0
Path slack     : 13029249p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell14   5680   5680  13020815  RISE       1
\uart_solinst:BUART:tx_bitclk\/main_0                 macrocell100     3228   8908  13029249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_4
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13029384p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb   datapathcell12   5030   5030  13019821  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_4  macrocell77      3742   8772  13029384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_bitclk\/clock_0
Path slack     : 13029566p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell17      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell17   5680   5680  13018311  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/main_0                 macrocell122     2911   8591  13029566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_11
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13029629p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q        macrocell77   1250   1250  13025579  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_11  macrocell77   7278   8528  13029629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13029683p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8473
-------------------------------------   ---- 
End-of-path arrival time (ps)           8473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_state_0\/main_2   macrocell88   7223   8473  13029683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13029683p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8473
-------------------------------------   ---- 
End-of-path arrival time (ps)           8473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_status_3\/main_2  macrocell96   7223   8473  13029683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_0\/main_8
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13029771p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13024587  RISE       1
\uart_solinst:BUART:rx_state_0\/main_8         macrocell88   6276   8386  13029771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_3\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13029771p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13024587  RISE       1
\uart_solinst:BUART:rx_state_3\/main_6         macrocell92   6276   8386  13029771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029978p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q                macrocell115     1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   4139   5389  13029978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_5
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13030035p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_5  macrocell77   6872   8122  13030035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_0\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13030218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13024480  RISE       1
\uart_solinst:BUART:rx_state_0\/main_6         macrocell88   5828   7938  13030218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13030218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13024480  RISE       1
\uart_solinst:BUART:rx_state_3\/main_4         macrocell92   5828   7938  13030218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13030263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7894
-------------------------------------   ---- 
End-of-path arrival time (ps)           7894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q       macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_3  macrocell83   6644   7894  13030263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13030263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7894
-------------------------------------   ---- 
End-of-path arrival time (ps)           7894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_5  macrocell85   6644   7894  13030263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030518p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q                macrocell125     1250   1250  13019030  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell16   3609   4859  13030518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_6
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13030525p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_6  macrocell77   6382   7632  13030525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030569p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q                macrocell103     1250   1250  13020321  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3558   4808  13030569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q                macrocell102     1250   1250  13020650  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3511   4761  13030616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030621p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q          macrocell110     1250   1250  13030621  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   3496   4746  13030621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030664p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q           macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_7  macrocell76   6243   7493  13030664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13030908p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q         macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_7  macrocell81   5999   7249  13030908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_0\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13031225p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13025509  RISE       1
\uart_solinst:BUART:rx_state_0\/main_7         macrocell88   4822   6932  13031225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13031225p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13025509  RISE       1
\uart_solinst:BUART:rx_state_3\/main_5         macrocell92   4822   6932  13031225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_10
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031266p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell77   1250   1250  13025579  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_10   macrocell81   5641   6891  13031266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_9
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13031344p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_9  macrocell76   5563   6813  13031344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13031622p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_0      macrocell116   5285   6535  13031622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031622p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q      macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0  macrocell118   5285   6535  13031622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell118        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13031638p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_0    macrocell113   5269   6519  13031638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13031638p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_0      macrocell115   5269   6519  13031638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13031638p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_0      macrocell117   5269   6519  13031638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13031638p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell109   1250   1250  13025232  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_0     macrocell119   5269   6519  13031638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13031745p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_state_2\/main_4  macrocell89   5161   6411  13031745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13031864p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_state_2\/main_1  macrocell89   5042   6292  13031864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13031895p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_state_0\/main_5  macrocell88   5012   6262  13031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13031895p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_state_3\/main_3  macrocell92   5012   6262  13031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13031895p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q        macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_status_3\/main_5  macrocell96   5012   6262  13031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q      macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_2  macrocell81   4971   6221  13031936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_9
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13032088p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_9  macrocell77   4818   6068  13032088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_10
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13032113p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_10  macrocell77   4793   6043  13032113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13032190p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q             macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_6  macrocell83   4716   5966  13032190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13032190p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_7  macrocell85   4716   5966  13032190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032190p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q               macrocell89   1250   1250  13023065  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_3  macrocell94   4716   5966  13032190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell94         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13032243p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q          macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_1  macrocell83   4663   5913  13032243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13032243p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_3  macrocell85   4663   5913  13032243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032243p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q            macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_0  macrocell94   4663   5913  13032243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell94         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13032263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_state_0\/main_0  macrocell88   4644   5894  13032263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13032263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_state_3\/main_0  macrocell92   4644   5894  13032263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13032263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q     macrocell86   1250   1250  13024098  RISE       1
\uart_solinst:BUART:rx_status_3\/main_0  macrocell96   4644   5894  13032263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13032268p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q   macrocell78   1250   1250  13020945  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_4  macrocell81   4638   5888  13032268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13032360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q             macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_5  macrocell83   4546   5796  13032360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13032360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_6  macrocell85   4546   5796  13032360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q               macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_2  macrocell94   4546   5796  13032360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell94         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13032458p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell100   1250   1250  13019361  RISE       1
\uart_solinst:BUART:tx_state_0\/main_4  macrocell102   4449   5699  13032458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13032458p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell100   1250   1250  13019361  RISE       1
\uart_solinst:BUART:tx_state_1\/main_3  macrocell103   4449   5699  13032458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13032458p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell100   1250   1250  13019361  RISE       1
\uart_solinst:BUART:tx_state_2\/main_3  macrocell104   4449   5699  13032458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_9
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13032554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13025509  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_9       macrocell81   3492   5602  13032554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_2
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13032573p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q  macrocell124   1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:txn\/main_2    macrocell129   4334   5584  13032573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_8
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13032660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13024480  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_8       macrocell81   3386   5496  13032660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q         macrocell115   1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_1  macrocell113   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell115   1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_1  macrocell115   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell115   1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_1  macrocell117   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q        macrocell115   1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_1  macrocell119   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_2
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13032730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell75   1250   1250  13015917  RISE       1
\uart_solinst:BUART:pollcount_1\/main_2  macrocell75   4177   5427  13032730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_state_0\/main_4  macrocell88   4102   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_state_3\/main_2  macrocell92   4102   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q        macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_status_3\/main_4  macrocell96   4102   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032810  RISE       1
MODIN9_0/main_1                                   macrocell5    3237   5347  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032810  RISE       1
MODIN9_1/main_1                                   macrocell6    3237   5347  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032812  RISE       1
MODIN9_0/main_0                                   macrocell5    3235   5345  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032812  RISE       1
MODIN9_1/main_0                                   macrocell6    3235   5345  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13032831p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                 macrocell92   1250   1250  13021387  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_8  macrocell76   4075   5325  13032831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:txn\/main_5
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033015p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q  macrocell100   1250   1250  13019361  RISE       1
\uart_solinst:BUART:txn\/main_5   macrocell107   3892   5142  13033015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_5       macrocell113   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_8         macrocell115   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_5         macrocell117   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033244  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_7       macrocell113   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_10
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033244  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_10        macrocell115   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033244  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_7         macrocell117   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell115   1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_1  macrocell116   3662   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q               macrocell115   1250   1250  13026855  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1  macrocell118   3662   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell118        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033247p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033244  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_9         macrocell116   2800   4910  13033247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_6       macrocell113   2798   4908  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_9         macrocell115   2798   4908  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_6         macrocell117   2798   4908  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_8         macrocell116   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033264p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_7         macrocell116   2782   4892  13033264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_1
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13033317p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q  macrocell125   1250   1250  13019030  RISE       1
\uart_ultrasonic:BUART:txn\/main_1    macrocell129   3590   4840  13033317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_4
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q  macrocell126   1250   1250  13019208  RISE       1
\uart_ultrasonic:BUART:txn\/main_4    macrocell129   3412   4662  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13033552p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell122   1250   1250  13020329  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_4  macrocell124   3354   4604  13033552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13033564p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell122   1250   1250  13020329  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_3  macrocell125   3343   4593  13033564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13033564p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell122   1250   1250  13020329  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_3  macrocell126   3343   4593  13033564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q             macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_2  macrocell83   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_4  macrocell85   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q               macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_1  macrocell94   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell94         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13033686p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                 macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_6  macrocell76   3220   4470  13033686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell76         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_state_0\/main_1  macrocell88   3218   4468  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_state_3\/main_1  macrocell92   3218   4468  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q        macrocell88   1250   1250  13021185  RISE       1
\uart_solinst:BUART:rx_status_3\/main_1  macrocell96   3218   4468  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033698p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                                 macrocell6     1250   1250  13027255  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_6  macrocell115   3208   4458  13033698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033698p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                                  macrocell6     1250   1250  13027255  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_6  macrocell119   3208   4458  13033698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                                 macrocell5     1250   1250  13027259  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_7  macrocell115   3205   4455  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                                  macrocell5     1250   1250  13027259  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_7  macrocell119   3205   4455  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033723p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  13032810  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_1   macrocell110   2324   4434  13033723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033723p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  13032812  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_0   macrocell110   2324   4434  13033723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0  count7cell     2110   2110  13033725  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_2   macrocell110   2322   4432  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033729  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_2   macrocell78   2318   4428  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_0\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033733  RISE       1
\uart_solinst:BUART:pollcount_0\/main_1        macrocell74   2314   4424  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_1\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033733  RISE       1
\uart_solinst:BUART:pollcount_1\/main_1        macrocell75   2314   4424  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033733  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_1   macrocell78   2314   4424  13033733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_0\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033735p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033735  RISE       1
\uart_solinst:BUART:pollcount_0\/main_0        macrocell74   2312   4422  13033735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_1\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033735p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033735  RISE       1
\uart_solinst:BUART:pollcount_1\/main_0        macrocell75   2312   4422  13033735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033735p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033735  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_0   macrocell78   2312   4422  13033735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell78         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell103   1250   1250  13020321  RISE       1
\uart_solinst:BUART:tx_state_0\/main_0  macrocell102   2934   4184  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell103   1250   1250  13020321  RISE       1
\uart_solinst:BUART:tx_state_1\/main_0  macrocell103   2934   4184  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell103   1250   1250  13020321  RISE       1
\uart_solinst:BUART:tx_state_2\/main_0  macrocell104   2934   4184  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:txn\/main_1
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033975p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q  macrocell103   1250   1250  13020321  RISE       1
\uart_solinst:BUART:txn\/main_1    macrocell107   2932   4182  13033975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_last\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033976p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_last\/q          macrocell112   1250   1250  13033976  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_6  macrocell116   2931   4181  13033976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:txn\/main_4
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13034119p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q  macrocell104   1250   1250  13020465  RISE       1
\uart_solinst:BUART:txn\/main_4    macrocell107   2788   4038  13034119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13034133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell104   1250   1250  13020465  RISE       1
\uart_solinst:BUART:tx_state_0\/main_3  macrocell102   2773   4023  13034133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13034133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell104   1250   1250  13020465  RISE       1
\uart_solinst:BUART:tx_state_1\/main_2  macrocell103   2773   4023  13034133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13034133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell104   1250   1250  13020465  RISE       1
\uart_solinst:BUART:tx_state_2\/main_2  macrocell104   2773   4023  13034133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell117   1250   1250  13027899  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_3  macrocell116   2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q               macrocell117   1250   1250  13027899  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2  macrocell118   2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell118        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q         macrocell117   1250   1250  13027899  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_3  macrocell113   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell117   1250   1250  13027899  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_3  macrocell115   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell117   1250   1250  13027899  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_3  macrocell117   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q        macrocell117   1250   1250  13027899  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_3  macrocell119   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13034290p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell77   1250   1250  13025579  RISE       1
\uart_solinst:BUART:rx_state_2\/main_5      macrocell89   2617   3867  13034290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q         macrocell116   1250   1250  13027907  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_4  macrocell113   2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell116   1250   1250  13027907  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_4  macrocell115   2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell116   1250   1250  13027907  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_4  macrocell117   2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q        macrocell116   1250   1250  13027907  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_4  macrocell119   2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell116   1250   1250  13027907  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_4  macrocell116   2610   3860  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q               macrocell116   1250   1250  13027907  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3  macrocell118   2610   3860  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell118        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell102   1250   1250  13020650  RISE       1
\uart_solinst:BUART:tx_state_0\/main_1  macrocell102   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell102   1250   1250  13020650  RISE       1
\uart_solinst:BUART:tx_state_1\/main_1  macrocell103   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell102   1250   1250  13020650  RISE       1
\uart_solinst:BUART:tx_state_2\/main_1  macrocell104   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:txn\/main_2
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q  macrocell102   1250   1250  13020650  RISE       1
\uart_solinst:BUART:txn\/main_2    macrocell107   2602   3852  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_0\/main_3
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell74   1250   1250  13016918  RISE       1
\uart_solinst:BUART:pollcount_0\/main_3  macrocell74   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_4
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell74   1250   1250  13016918  RISE       1
\uart_solinst:BUART:pollcount_1\/main_4  macrocell75   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell110   1250   1250  13030621  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_2   macrocell116   2588   3838  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13034320p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q   macrocell110   1250   1250  13030621  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_2  macrocell113   2586   3836  13034320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034320p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell110   1250   1250  13030621  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_2   macrocell115   2586   3836  13034320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034320p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell110   1250   1250  13030621  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_2   macrocell117   2586   3836  13034320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13034320p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell110   1250   1250  13030621  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_2  macrocell119   2586   3836  13034320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034371p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell124   1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_1  macrocell125   2536   3786  13034371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034371p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell124   1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_1  macrocell126   2536   3786  13034371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034377p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell124   1250   1250  13018286  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_1  macrocell124   2530   3780  13034377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034382p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell125   1250   1250  13019030  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_0  macrocell125   2524   3774  13034382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034382p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell125   1250   1250  13019030  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_0  macrocell126   2524   3774  13034382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034385p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell126   1250   1250  13019208  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_3  macrocell124   2521   3771  13034385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034386p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell125   1250   1250  13019030  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_0  macrocell124   2521   3771  13034386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034390p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell126   1250   1250  13019208  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_2  macrocell125   2517   3767  13034390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034390p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell126   1250   1250  13019208  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_2  macrocell126   2517   3767  13034390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell6    1250   1250  13027255  RISE       1
MODIN9_1/main_3  macrocell6    2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell5    1250   1250  13027259  RISE       1
MODIN9_0/main_3  macrocell5    2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell5    1250   1250  13027259  RISE       1
MODIN9_1/main_4  macrocell6    2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:txn\/q
Path End       : \uart_solinst:BUART:txn\/main_0
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:txn\/q       macrocell107   1250   1250  13034610  RISE       1
\uart_solinst:BUART:txn\/main_0  macrocell107   2296   3546  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:txn\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_0
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:txn\/q       macrocell129   1250   1250  13034614  RISE       1
\uart_ultrasonic:BUART:txn\/main_0  macrocell129   2292   3542  13034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q       macrocell83   1250   1250  13025852  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_7  macrocell83   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q          macrocell83   1250   1250  13025852  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_8  macrocell85   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell85         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_5
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q  macrocell122   1250   1250  13020329  RISE       1
\uart_ultrasonic:BUART:txn\/main_5   macrocell129   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_load_fifo\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034644p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1930
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_load_fifo\/q            macrocell81      1250   1250  13030270  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3843   5093  13034644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_load_fifo\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035396p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_load_fifo\/q            macrocell113     1250   1250  13029455  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3090   4340  13035396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_status_3\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13036532p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell119        0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_status_3\/q       macrocell119    1250   1250  13036532  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_3  statusicell10   2315   3565  13036532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell10       0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_status_3\/q
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13036534p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell96         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_status_3\/q       macrocell96    1250   1250  13036534  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_3  statusicell8   2313   3563  13036534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

