

================================================================
== Vivado HLS Report for 'hier_func'
================================================================
* Date:           Sun Dec 15 14:19:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+----------+
    |        Latency        |        Interval       | Pipeline |
    |    min    |    max    |    min    |    max    |   Type   |
    +-----------+-----------+-----------+-----------+----------+
    |  134414368|  134414368|  134414341|  134414341| dataflow |
    +-----------+-----------+-----------+-----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)"   --->   Operation 6 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stream_array_line_0_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 7 'alloca' 'stream_array_line_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stream_array_line_1_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 8 'alloca' 'stream_array_line_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_array_line_2_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 9 'alloca' 'stream_array_line_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_array_line_3_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 10 'alloca' 'stream_array_line_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_array_line_4_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 11 'alloca' 'stream_array_line_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stream_array_line_5_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 12 'alloca' 'stream_array_line_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_array_line_6_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 13 'alloca' 'stream_array_line_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stream_array_line_7_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 14 'alloca' 'stream_array_line_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stream_array_line_8_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 15 'alloca' 'stream_array_line_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stream_array_line_9_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 16 'alloca' 'stream_array_line_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stream_array_line_10_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 17 'alloca' 'stream_array_line_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stream_array_line_11_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 18 'alloca' 'stream_array_line_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stream_array_line_12_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 19 'alloca' 'stream_array_line_12_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stream_array_line_13_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 20 'alloca' 'stream_array_line_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stream_array_line_14_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 21 'alloca' 'stream_array_line_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stream_array_line_15_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 22 'alloca' 'stream_array_line_15_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stream_array_line_16_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 23 'alloca' 'stream_array_line_16_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stream_array_line_17_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 24 'alloca' 'stream_array_line_17_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stream_array_line_18_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 25 'alloca' 'stream_array_line_18_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stream_array_line_19_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 26 'alloca' 'stream_array_line_19_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stream_array_line_20_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 27 'alloca' 'stream_array_line_20_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%stream_array_line_21_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 28 'alloca' 'stream_array_line_21_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stream_array_line_22_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 29 'alloca' 'stream_array_line_22_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stream_array_line_23_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 30 'alloca' 'stream_array_line_23_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stream_array_line_24_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 31 'alloca' 'stream_array_line_24_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%stream_array_line_25_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 32 'alloca' 'stream_array_line_25_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%stream_array_line_26_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 33 'alloca' 'stream_array_line_26_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%stream_array_line_27_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 34 'alloca' 'stream_array_line_27_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%stream_array_line_28_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 35 'alloca' 'stream_array_line_28_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%stream_array_line_29_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 36 'alloca' 'stream_array_line_29_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stream_array_line_30_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 37 'alloca' 'stream_array_line_30_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%stream_array_line_31_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 38 'alloca' 'stream_array_line_31_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%stream_array_line_32_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 39 'alloca' 'stream_array_line_32_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%stream_array_line_33_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 40 'alloca' 'stream_array_line_33_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%stream_array_line_34_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 41 'alloca' 'stream_array_line_34_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%stream_array_line_35_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 42 'alloca' 'stream_array_line_35_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stream_array_line_36_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 43 'alloca' 'stream_array_line_36_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stream_array_line_37_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 44 'alloca' 'stream_array_line_37_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%stream_array_line_38_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 45 'alloca' 'stream_array_line_38_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stream_array_line_39_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 46 'alloca' 'stream_array_line_39_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%stream_array_line_40_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 47 'alloca' 'stream_array_line_40_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%stream_array_line_41_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 48 'alloca' 'stream_array_line_41_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stream_array_line_42_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 49 'alloca' 'stream_array_line_42_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%stream_array_line_43_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 50 'alloca' 'stream_array_line_43_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%stream_array_line_44_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 51 'alloca' 'stream_array_line_44_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stream_array_line_45_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 52 'alloca' 'stream_array_line_45_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%stream_array_line_46_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 53 'alloca' 'stream_array_line_46_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%stream_array_line_47_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 54 'alloca' 'stream_array_line_47_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%stream_array_line_48_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 55 'alloca' 'stream_array_line_48_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%stream_array_line_49_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 56 'alloca' 'stream_array_line_49_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%stream_array_line_50_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 57 'alloca' 'stream_array_line_50_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%stream_array_line_51_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 58 'alloca' 'stream_array_line_51_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stream_array_line_52_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 59 'alloca' 'stream_array_line_52_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stream_array_line_53_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 60 'alloca' 'stream_array_line_53_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%stream_array_line_54_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 61 'alloca' 'stream_array_line_54_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%stream_array_line_55_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 62 'alloca' 'stream_array_line_55_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%stream_array_line_56_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 63 'alloca' 'stream_array_line_56_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%stream_array_line_57_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 64 'alloca' 'stream_array_line_57_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%stream_array_line_58_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 65 'alloca' 'stream_array_line_58_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%stream_array_line_59_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 66 'alloca' 'stream_array_line_59_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%stream_array_line_60_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 67 'alloca' 'stream_array_line_60_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%stream_array_line_61_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 68 'alloca' 'stream_array_line_61_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%stream_array_line_62_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 69 'alloca' 'stream_array_line_62_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%stream_array_line_63_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 70 'alloca' 'stream_array_line_63_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @tancalc(i512* %gmem0, i64 %input_V_read, i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @tancalc(i512* %gmem0, i64 %input_V_read, i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @fifo(i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V, i32* %output_V_V)" [tancoeff/tancoeff/hier_func.cpp:15]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @fifo(i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V, i32* %output_V_V)" [tancoeff/tancoeff/hier_func.cpp:15]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !133"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str18) nounwind" [tancoeff/tancoeff/hier_func.cpp:9]   --->   Operation 76 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !139"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @hier_func_str) nounwind"   --->   Operation 78 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_0_V_V, i32* %stream_array_line_0_V_V)"   --->   Operation 79 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_1_V_V, i32* %stream_array_line_1_V_V)"   --->   Operation 81 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_2_V_V, i32* %stream_array_line_2_V_V)"   --->   Operation 83 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_3_V_V, i32* %stream_array_line_3_V_V)"   --->   Operation 85 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_4_V_V, i32* %stream_array_line_4_V_V)"   --->   Operation 87 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_5_V_V, i32* %stream_array_line_5_V_V)"   --->   Operation 89 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_6_V_V, i32* %stream_array_line_6_V_V)"   --->   Operation 91 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_7_V_V, i32* %stream_array_line_7_V_V)"   --->   Operation 93 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_8_V_V, i32* %stream_array_line_8_V_V)"   --->   Operation 95 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_9_V_V, i32* %stream_array_line_9_V_V)"   --->   Operation 97 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_10_V_V, i32* %stream_array_line_10_V_V)"   --->   Operation 99 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_11_V_V, i32* %stream_array_line_11_V_V)"   --->   Operation 101 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_12_V_V, i32* %stream_array_line_12_V_V)"   --->   Operation 103 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_13_V_V, i32* %stream_array_line_13_V_V)"   --->   Operation 105 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_14_V_V, i32* %stream_array_line_14_V_V)"   --->   Operation 107 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_15_V_V, i32* %stream_array_line_15_V_V)"   --->   Operation 109 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_16_V_V, i32* %stream_array_line_16_V_V)"   --->   Operation 111 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_17_V_V, i32* %stream_array_line_17_V_V)"   --->   Operation 113 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_18_V_V, i32* %stream_array_line_18_V_V)"   --->   Operation 115 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_19_V_V, i32* %stream_array_line_19_V_V)"   --->   Operation 117 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_20_V_V, i32* %stream_array_line_20_V_V)"   --->   Operation 119 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_21_V_V, i32* %stream_array_line_21_V_V)"   --->   Operation 121 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_22_V_V, i32* %stream_array_line_22_V_V)"   --->   Operation 123 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_23_V_V, i32* %stream_array_line_23_V_V)"   --->   Operation 125 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_24_V_V, i32* %stream_array_line_24_V_V)"   --->   Operation 127 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_25_V_V, i32* %stream_array_line_25_V_V)"   --->   Operation 129 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_26_V_V, i32* %stream_array_line_26_V_V)"   --->   Operation 131 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_27_V_V, i32* %stream_array_line_27_V_V)"   --->   Operation 133 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_28_V_V, i32* %stream_array_line_28_V_V)"   --->   Operation 135 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_29_V_V, i32* %stream_array_line_29_V_V)"   --->   Operation 137 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_30_V_V, i32* %stream_array_line_30_V_V)"   --->   Operation 139 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_31_V_V, i32* %stream_array_line_31_V_V)"   --->   Operation 141 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_32_V_V, i32* %stream_array_line_32_V_V)"   --->   Operation 143 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_33_V_V, i32* %stream_array_line_33_V_V)"   --->   Operation 145 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_34_V_V, i32* %stream_array_line_34_V_V)"   --->   Operation 147 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_35_V_V, i32* %stream_array_line_35_V_V)"   --->   Operation 149 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_36_V_V, i32* %stream_array_line_36_V_V)"   --->   Operation 151 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_37_V_V, i32* %stream_array_line_37_V_V)"   --->   Operation 153 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_38_V_V, i32* %stream_array_line_38_V_V)"   --->   Operation 155 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_39_V_V, i32* %stream_array_line_39_V_V)"   --->   Operation 157 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_40_V_V, i32* %stream_array_line_40_V_V)"   --->   Operation 159 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_41_V_V, i32* %stream_array_line_41_V_V)"   --->   Operation 161 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_42_V_V, i32* %stream_array_line_42_V_V)"   --->   Operation 163 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_43_V_V, i32* %stream_array_line_43_V_V)"   --->   Operation 165 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_44_V_V, i32* %stream_array_line_44_V_V)"   --->   Operation 167 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_45_V_V, i32* %stream_array_line_45_V_V)"   --->   Operation 169 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_46_V_V, i32* %stream_array_line_46_V_V)"   --->   Operation 171 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_47_V_V, i32* %stream_array_line_47_V_V)"   --->   Operation 173 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_48_V_V, i32* %stream_array_line_48_V_V)"   --->   Operation 175 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_49_V_V, i32* %stream_array_line_49_V_V)"   --->   Operation 177 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_50_V_V, i32* %stream_array_line_50_V_V)"   --->   Operation 179 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_51_V_V, i32* %stream_array_line_51_V_V)"   --->   Operation 181 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_52_V_V, i32* %stream_array_line_52_V_V)"   --->   Operation 183 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_53_V_V, i32* %stream_array_line_53_V_V)"   --->   Operation 185 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_54_V_V, i32* %stream_array_line_54_V_V)"   --->   Operation 187 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_55_V_V, i32* %stream_array_line_55_V_V)"   --->   Operation 189 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_56_V_V, i32* %stream_array_line_56_V_V)"   --->   Operation 191 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_57_V_V, i32* %stream_array_line_57_V_V)"   --->   Operation 193 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_58_V_V, i32* %stream_array_line_58_V_V)"   --->   Operation 195 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_59_V_V, i32* %stream_array_line_59_V_V)"   --->   Operation 197 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_60_V_V, i32* %stream_array_line_60_V_V)"   --->   Operation 199 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_61_V_V, i32* %stream_array_line_61_V_V)"   --->   Operation 201 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_62_V_V, i32* %stream_array_line_62_V_V)"   --->   Operation 203 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i32* %stream_array_line_63_V_V, i32* %stream_array_line_63_V_V)"   --->   Operation 205 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 131072, [6 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [tancoeff/tancoeff/hier_func.cpp:4]   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [5 x i8]* @p_str411, i32 1, i32 1, [5 x i8]* @p_str512, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [tancoeff/tancoeff/hier_func.cpp:5]   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str613, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [8 x i8]* @p_str714, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [tancoeff/tancoeff/hier_func.cpp:6]   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str613, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [8 x i8]* @p_str714, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [tancoeff/tancoeff/hier_func.cpp:7]   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/hier_func.cpp:16]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_V' [8]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
