<stg><name>avgpool</name>


<trans_list>

<trans id="2482" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_0_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_0_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_1_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_1_V_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_2_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_2_V_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
:3  %tmp_3_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_3_V_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
:4  %tmp_4_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_4_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
:5  %tmp_5_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_5_V_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
:6  %tmp_6_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_6_V_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
:7  %tmp_7_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_7_V_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_8_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_8_V_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
:9  %tmp_9_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_9_V_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_10_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_10_V_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
:11  %tmp_11_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_11_V_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
:12  %tmp_12_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_12_V_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
:13  %tmp_13_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_13_V_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
:14  %tmp_14_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_14_V_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
:15  %tmp_15_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_15_V_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
:16  %tmp_16_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_16_V_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
:17  %tmp_17_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_17_V_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
:18  %tmp_18_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_18_V_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
:19  %tmp_19_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_19_V_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
:20  %tmp_20_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_20_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
:21  %tmp_21_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_21_V_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
:22  %tmp_22_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_22_V_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
:23  %tmp_23_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_23_V_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
:24  %tmp_24_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_24_V_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
:25  %tmp_25_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_25_V_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
:26  %tmp_26_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_26_V_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
:27  %tmp_27_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_27_V_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
:28  %tmp_28_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_28_V_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
:29  %tmp_29_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_29_V_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
:30  %tmp_30_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_30_V_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
:31  %tmp_31_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_31_V_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecReset([904 x i16]* @out_buf_sc_V_0, [904 x i16]* @out_buf_sc_V_1, [904 x i16]* @out_buf_sc_V_2, [904 x i16]* @out_buf_sc_V_3, [904 x i16]* @out_buf_sc_V_4, [904 x i16]* @out_buf_sc_V_5, [904 x i16]* @out_buf_sc_V_6, [904 x i16]* @out_buf_sc_V_7, [904 x i16]* @out_buf_sc_V_8, [904 x i16]* @out_buf_sc_V_9, [904 x i16]* @out_buf_sc_V_10, [904 x i16]* @out_buf_sc_V_11, [904 x i16]* @out_buf_sc_V_12, [904 x i16]* @out_buf_sc_V_13, [904 x i16]* @out_buf_sc_V_14, [904 x i16]* @out_buf_sc_V_15, [904 x i16]* @out_buf_sc_V_16, [904 x i16]* @out_buf_sc_V_17, [904 x i16]* @out_buf_sc_V_18, [904 x i16]* @out_buf_sc_V_19, [904 x i16]* @out_buf_sc_V_20, [904 x i16]* @out_buf_sc_V_21, [904 x i16]* @out_buf_sc_V_22, [904 x i16]* @out_buf_sc_V_23, [904 x i16]* @out_buf_sc_V_24, [904 x i16]* @out_buf_sc_V_25, [904 x i16]* @out_buf_sc_V_26, [904 x i16]* @out_buf_sc_V_27, [904 x i16]* @out_buf_sc_V_28, [904 x i16]* @out_buf_sc_V_29, [904 x i16]* @out_buf_sc_V_30, [904 x i16]* @out_buf_sc_V_31, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specreset_ln355"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %row_tile_start_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_tile_start)

]]></Node>
<StgValue><ssdm name="row_tile_start_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %H_fmap_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %H_fmap)

]]></Node>
<StgValue><ssdm name="H_fmap_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_2375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %row_tile_start_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2375"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32">
<![CDATA[
:36  %trunc_ln507 = trunc i32 %row_tile_start_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln507"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
:37  %trunc_ln507_1 = trunc i32 %row_tile_start_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln507_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:38  %tmp_2376 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 0, i1 %trunc_ln507_1)

]]></Node>
<StgValue><ssdm name="tmp_2376"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  %sub_ln507 = sub i3 0, %tmp_2376

]]></Node>
<StgValue><ssdm name="sub_ln507"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:40  %tmp_321 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 0, i1 %trunc_ln507)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:41  %select_ln507 = select i1 %tmp_2375, i3 %sub_ln507, i3 %tmp_321

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %trunc_ln515_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %H_fmap_read, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln515_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:43  %sub_ln514 = sub i3 -4, %select_ln507

]]></Node>
<StgValue><ssdm name="sub_ln514"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="3">
<![CDATA[
:44  %zext_ln355 = zext i3 %sub_ln514 to i9

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="6">
<![CDATA[
:45  %zext_ln355_4 = zext i6 %trunc_ln515_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln355_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46  %mul_ln355 = mul i9 %zext_ln355, %zext_ln355_4

]]></Node>
<StgValue><ssdm name="mul_ln355"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:47  br label %.preheader273

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader273:0  %indvar_flatten7 = phi i9 [ 0, %0 ], [ %add_ln514, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader273:1  %row_0 = phi i3 [ 0, %0 ], [ %select_ln514_1, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader273:2  %col_0 = phi i6 [ 0, %0 ], [ %col, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader273:3  %icmp_ln514 = icmp eq i9 %indvar_flatten7, %mul_ln355

]]></Node>
<StgValue><ssdm name="icmp_ln514"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader273:4  %add_ln514 = add i9 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader273:5  br i1 %icmp_ln514, label %1, label %hls_label_6_begin

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_begin:0  %row = add i3 %row_0, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_6_begin:1  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 280, i64 0)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_begin:2  %icmp_ln515 = icmp ne i6 %col_0, %trunc_ln515_3

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6_begin:3  %select_ln514 = select i1 %icmp_ln515, i6 %col_0, i6 0

]]></Node>
<StgValue><ssdm name="select_ln514"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_6_begin:4  %select_ln514_1 = select i1 %icmp_ln515, i3 %row_0, i3 %row

]]></Node>
<StgValue><ssdm name="select_ln514_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
hls_label_6_begin:5  %zext_ln519_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln514_1, i1 false)

]]></Node>
<StgValue><ssdm name="zext_ln519_mid2_v"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="4">
<![CDATA[
hls_label_6_begin:6  %zext_ln514 = zext i4 %zext_ln519_mid2_v to i5

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="3">
<![CDATA[
hls_label_6_begin:7  %zext_ln203 = zext i3 %select_ln514_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_6_begin:8  %mul_ln203 = mul i10 %zext_ln203, 113

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6_begin:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
hls_label_6_begin:10  %col_start = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln514, i1 false)

]]></Node>
<StgValue><ssdm name="col_start"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6_begin:11  br label %.preheader272

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln536"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader272:0  %indvar_flatten = phi i3 [ 0, %hls_label_6_begin ], [ %add_ln521_2, %hls_label_7 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader272:1  %ii_0 = phi i2 [ 0, %hls_label_6_begin ], [ %select_ln521_1, %hls_label_7 ]

]]></Node>
<StgValue><ssdm name="ii_0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader272:2  %jj_0 = phi i2 [ 0, %hls_label_6_begin ], [ %jj, %hls_label_7 ]

]]></Node>
<StgValue><ssdm name="jj_0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader272:3  %icmp_ln521 = icmp eq i3 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader272:4  %add_ln521_2 = add i3 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln521_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader272:5  br i1 %icmp_ln521, label %hls_label_6_end, label %hls_label_7

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_7:32  %ii = add i2 1, %ii_0

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_7:34  %icmp_ln522 = icmp eq i2 %jj_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln522"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_7:35  %select_ln521 = select i1 %icmp_ln522, i2 0, i2 %jj_0

]]></Node>
<StgValue><ssdm name="select_ln521"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_7:36  %select_ln521_1 = select i1 %icmp_ln522, i2 %ii, i2 %ii_0

]]></Node>
<StgValue><ssdm name="select_ln521_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="2">
<![CDATA[
hls_label_7:37  %zext_ln521 = zext i2 %select_ln521_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln521"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7:38  %add_ln521 = add i3 %zext_ln521, %select_ln507

]]></Node>
<StgValue><ssdm name="add_ln521"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="3">
<![CDATA[
hls_label_7:39  %sext_ln521 = sext i3 %add_ln521 to i5

]]></Node>
<StgValue><ssdm name="sext_ln521"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:40  %add_ln521_1 = add i5 %zext_ln514, %sext_ln521

]]></Node>
<StgValue><ssdm name="add_ln521_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_7:46  %sub_ln525 = sub i2 0, %select_ln521

]]></Node>
<StgValue><ssdm name="sub_ln525"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="2">
<![CDATA[
hls_label_7:47  %sext_ln525 = sext i2 %sub_ln525 to i3

]]></Node>
<StgValue><ssdm name="sext_ln525"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_7:48  %icmp_ln525 = icmp eq i3 %zext_ln521, %sext_ln525

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_7:1303  %jj = add i2 1, %select_ln521

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="5">
<![CDATA[
hls_label_7:41  %sext_ln1265 = sext i5 %add_ln521_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_7:42  %mul_ln1265 = mul i11 113, %sext_ln1265

]]></Node>
<StgValue><ssdm name="mul_ln1265"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="2">
<![CDATA[
hls_label_7:43  %zext_ln522 = zext i2 %select_ln521 to i7

]]></Node>
<StgValue><ssdm name="zext_ln522"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:49  %add_ln525 = add i7 %zext_ln522, %col_start

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="7">
<![CDATA[
hls_label_7:50  %zext_ln1265 = zext i7 %add_ln525 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_7:51  %add_ln1265 = add i11 %mul_ln1265, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
hls_label_7:52  %sext_ln1265_1 = sext i11 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:53  %out_buf_sc_V_0_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_0, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_0_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:54  %out_buf_sc_V_1_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_1, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_1_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:55  %out_buf_sc_V_10_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_10, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_10_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:56  %out_buf_sc_V_11_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_11, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_11_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:57  %out_buf_sc_V_12_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_12, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_12_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:58  %out_buf_sc_V_13_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_13, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_13_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:59  %out_buf_sc_V_14_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_14, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_14_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:60  %out_buf_sc_V_15_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_15, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_15_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:61  %out_buf_sc_V_16_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_16, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_16_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:62  %out_buf_sc_V_17_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_17, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_17_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:63  %out_buf_sc_V_18_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_18, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_18_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:64  %out_buf_sc_V_19_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_19, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_19_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:65  %out_buf_sc_V_2_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_2, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_2_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:66  %out_buf_sc_V_20_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_20, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_20_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:67  %out_buf_sc_V_21_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_21, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_21_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:68  %out_buf_sc_V_22_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_22, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_22_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:69  %out_buf_sc_V_23_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_23, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_23_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:70  %out_buf_sc_V_24_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_24, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_24_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:71  %out_buf_sc_V_25_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_25, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_25_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:72  %out_buf_sc_V_26_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_26, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_26_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:73  %out_buf_sc_V_27_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_27, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_27_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:74  %out_buf_sc_V_28_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_28, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_28_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:75  %out_buf_sc_V_29_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_29, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_29_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:76  %out_buf_sc_V_3_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_3, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_3_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:77  %out_buf_sc_V_30_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_30, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_30_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:78  %out_buf_sc_V_31_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_31, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_31_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:79  %out_buf_sc_V_4_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_4, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_4_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:80  %out_buf_sc_V_5_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_5, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_5_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:81  %out_buf_sc_V_6_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_6, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_6_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:82  %out_buf_sc_V_7_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_7, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_7_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:83  %out_buf_sc_V_8_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_8, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_8_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:84  %out_buf_sc_V_9_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_9, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_9_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:85  %out_buf_sc_V_0_load = load i16* %out_buf_sc_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_0_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:124  %out_buf_sc_V_1_load = load i16* %out_buf_sc_V_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_1_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:162  %out_buf_sc_V_2_load = load i16* %out_buf_sc_V_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_2_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:200  %out_buf_sc_V_3_load = load i16* %out_buf_sc_V_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_3_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:238  %out_buf_sc_V_4_load = load i16* %out_buf_sc_V_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_4_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:276  %out_buf_sc_V_5_load = load i16* %out_buf_sc_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_5_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:314  %out_buf_sc_V_6_load = load i16* %out_buf_sc_V_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_6_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:352  %out_buf_sc_V_7_load = load i16* %out_buf_sc_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_7_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:390  %out_buf_sc_V_8_load = load i16* %out_buf_sc_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_8_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:428  %out_buf_sc_V_9_load = load i16* %out_buf_sc_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_9_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:466  %out_buf_sc_V_10_load = load i16* %out_buf_sc_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_10_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:504  %out_buf_sc_V_11_load = load i16* %out_buf_sc_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_11_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:542  %out_buf_sc_V_12_load = load i16* %out_buf_sc_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_12_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:580  %out_buf_sc_V_13_load = load i16* %out_buf_sc_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_13_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:618  %out_buf_sc_V_14_load = load i16* %out_buf_sc_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_14_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:656  %out_buf_sc_V_15_load = load i16* %out_buf_sc_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_15_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:694  %out_buf_sc_V_16_load = load i16* %out_buf_sc_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_16_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:732  %out_buf_sc_V_17_load = load i16* %out_buf_sc_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_17_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:770  %out_buf_sc_V_18_load = load i16* %out_buf_sc_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_18_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:808  %out_buf_sc_V_19_load = load i16* %out_buf_sc_V_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_19_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:846  %out_buf_sc_V_20_load = load i16* %out_buf_sc_V_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_20_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:884  %out_buf_sc_V_21_load = load i16* %out_buf_sc_V_21_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_21_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:922  %out_buf_sc_V_22_load = load i16* %out_buf_sc_V_22_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_22_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:960  %out_buf_sc_V_23_load = load i16* %out_buf_sc_V_23_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_23_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:998  %out_buf_sc_V_24_load = load i16* %out_buf_sc_V_24_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_24_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1036  %out_buf_sc_V_25_load = load i16* %out_buf_sc_V_25_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_25_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1074  %out_buf_sc_V_26_load = load i16* %out_buf_sc_V_26_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_26_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1112  %out_buf_sc_V_27_load = load i16* %out_buf_sc_V_27_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_27_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1150  %out_buf_sc_V_28_load = load i16* %out_buf_sc_V_28_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_28_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1188  %out_buf_sc_V_29_load = load i16* %out_buf_sc_V_29_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_29_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1226  %out_buf_sc_V_30_load = load i16* %out_buf_sc_V_30_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_30_load"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1264  %out_buf_sc_V_31_load = load i16* %out_buf_sc_V_31_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_31_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:0  %tmp_0_V_5_load_1 = load i16* %tmp_0_V_5

]]></Node>
<StgValue><ssdm name="tmp_0_V_5_load_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:1  %tmp_1_V_5_load_1 = load i16* %tmp_1_V_5

]]></Node>
<StgValue><ssdm name="tmp_1_V_5_load_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:2  %tmp_2_V_5_load_1 = load i16* %tmp_2_V_5

]]></Node>
<StgValue><ssdm name="tmp_2_V_5_load_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:3  %tmp_3_V_5_load_1 = load i16* %tmp_3_V_5

]]></Node>
<StgValue><ssdm name="tmp_3_V_5_load_1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:4  %tmp_4_V_5_load_1 = load i16* %tmp_4_V_5

]]></Node>
<StgValue><ssdm name="tmp_4_V_5_load_1"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:5  %tmp_5_V_5_load_1 = load i16* %tmp_5_V_5

]]></Node>
<StgValue><ssdm name="tmp_5_V_5_load_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:6  %tmp_6_V_5_load_1 = load i16* %tmp_6_V_5

]]></Node>
<StgValue><ssdm name="tmp_6_V_5_load_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:7  %tmp_7_V_5_load_1 = load i16* %tmp_7_V_5

]]></Node>
<StgValue><ssdm name="tmp_7_V_5_load_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:8  %tmp_8_V_5_load_1 = load i16* %tmp_8_V_5

]]></Node>
<StgValue><ssdm name="tmp_8_V_5_load_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:9  %tmp_9_V_5_load_1 = load i16* %tmp_9_V_5

]]></Node>
<StgValue><ssdm name="tmp_9_V_5_load_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:10  %tmp_10_V_5_load_1 = load i16* %tmp_10_V_5

]]></Node>
<StgValue><ssdm name="tmp_10_V_5_load_1"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:11  %tmp_11_V_5_load_1 = load i16* %tmp_11_V_5

]]></Node>
<StgValue><ssdm name="tmp_11_V_5_load_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:12  %tmp_12_V_5_load_1 = load i16* %tmp_12_V_5

]]></Node>
<StgValue><ssdm name="tmp_12_V_5_load_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:13  %tmp_13_V_5_load_1 = load i16* %tmp_13_V_5

]]></Node>
<StgValue><ssdm name="tmp_13_V_5_load_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:14  %tmp_14_V_5_load_1 = load i16* %tmp_14_V_5

]]></Node>
<StgValue><ssdm name="tmp_14_V_5_load_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:15  %tmp_15_V_5_load_1 = load i16* %tmp_15_V_5

]]></Node>
<StgValue><ssdm name="tmp_15_V_5_load_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:16  %tmp_16_V_5_load_1 = load i16* %tmp_16_V_5

]]></Node>
<StgValue><ssdm name="tmp_16_V_5_load_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:17  %tmp_17_V_5_load_1 = load i16* %tmp_17_V_5

]]></Node>
<StgValue><ssdm name="tmp_17_V_5_load_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:18  %tmp_18_V_5_load_1 = load i16* %tmp_18_V_5

]]></Node>
<StgValue><ssdm name="tmp_18_V_5_load_1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:19  %tmp_19_V_5_load_1 = load i16* %tmp_19_V_5

]]></Node>
<StgValue><ssdm name="tmp_19_V_5_load_1"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:20  %tmp_20_V_5_load_1 = load i16* %tmp_20_V_5

]]></Node>
<StgValue><ssdm name="tmp_20_V_5_load_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:21  %tmp_21_V_5_load_1 = load i16* %tmp_21_V_5

]]></Node>
<StgValue><ssdm name="tmp_21_V_5_load_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:22  %tmp_22_V_5_load_1 = load i16* %tmp_22_V_5

]]></Node>
<StgValue><ssdm name="tmp_22_V_5_load_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:23  %tmp_23_V_5_load_1 = load i16* %tmp_23_V_5

]]></Node>
<StgValue><ssdm name="tmp_23_V_5_load_1"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:24  %tmp_24_V_5_load_1 = load i16* %tmp_24_V_5

]]></Node>
<StgValue><ssdm name="tmp_24_V_5_load_1"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:25  %tmp_25_V_5_load_1 = load i16* %tmp_25_V_5

]]></Node>
<StgValue><ssdm name="tmp_25_V_5_load_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:26  %tmp_26_V_5_load_1 = load i16* %tmp_26_V_5

]]></Node>
<StgValue><ssdm name="tmp_26_V_5_load_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:27  %tmp_27_V_5_load_1 = load i16* %tmp_27_V_5

]]></Node>
<StgValue><ssdm name="tmp_27_V_5_load_1"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:28  %tmp_28_V_5_load_1 = load i16* %tmp_28_V_5

]]></Node>
<StgValue><ssdm name="tmp_28_V_5_load_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:29  %tmp_29_V_5_load_1 = load i16* %tmp_29_V_5

]]></Node>
<StgValue><ssdm name="tmp_29_V_5_load_1"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:30  %tmp_30_V_5_load_1 = load i16* %tmp_30_V_5

]]></Node>
<StgValue><ssdm name="tmp_30_V_5_load_1"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
hls_label_7:31  %tmp_31_V_5_load_1 = load i16* %tmp_31_V_5

]]></Node>
<StgValue><ssdm name="tmp_31_V_5_load_1"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:85  %out_buf_sc_V_0_load = load i16* %out_buf_sc_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_0_load"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:86  %trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_0_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:88  %tmp_2473 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_0_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2473"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:92  %shl_ln728_221 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_0_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_221"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:93  %sext_ln728 = sext i21 %shl_ln728_221 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:94  %sext_ln703 = sext i16 %out_buf_sc_V_0_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:95  %add_ln1192 = add nsw i22 %sext_ln703, %sext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:96  %tmp_2474 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2474"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:97  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:99  %tmp_2476 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2476"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:124  %out_buf_sc_V_1_load = load i16* %out_buf_sc_V_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_1_load"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:125  %trunc_ln708_349 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_1_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_349"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:127  %tmp_2479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_1_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2479"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:131  %shl_ln728_222 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_1_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_222"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:132  %sext_ln728_223 = sext i21 %shl_ln728_222 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_223"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:133  %sext_ln703_96 = sext i16 %out_buf_sc_V_1_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_96"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:134  %add_ln1192_287 = add nsw i22 %sext_ln703_96, %sext_ln728_223

]]></Node>
<StgValue><ssdm name="add_ln1192_287"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:135  %tmp_2480 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_287, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2480"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:136  %trunc_ln708_350 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_287, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_350"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:138  %tmp_2482 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_287, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2482"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:162  %out_buf_sc_V_2_load = load i16* %out_buf_sc_V_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_2_load"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:163  %trunc_ln708_351 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_2_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_351"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:165  %tmp_2485 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_2_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2485"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:169  %shl_ln728_223 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_2_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_223"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:170  %sext_ln728_224 = sext i21 %shl_ln728_223 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_224"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:171  %sext_ln703_97 = sext i16 %out_buf_sc_V_2_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_97"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:172  %add_ln1192_288 = add nsw i22 %sext_ln703_97, %sext_ln728_224

]]></Node>
<StgValue><ssdm name="add_ln1192_288"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:173  %tmp_2486 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_288, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2486"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:174  %trunc_ln708_352 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_288, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_352"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:176  %tmp_2488 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_288, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2488"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:200  %out_buf_sc_V_3_load = load i16* %out_buf_sc_V_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_3_load"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:201  %trunc_ln708_353 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_3_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_353"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:203  %tmp_2491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_3_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2491"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:207  %shl_ln728_224 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_3_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_224"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:208  %sext_ln728_225 = sext i21 %shl_ln728_224 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_225"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:209  %sext_ln703_98 = sext i16 %out_buf_sc_V_3_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_98"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:210  %add_ln1192_289 = add nsw i22 %sext_ln703_98, %sext_ln728_225

]]></Node>
<StgValue><ssdm name="add_ln1192_289"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:211  %tmp_2492 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_289, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2492"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:212  %trunc_ln708_354 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_289, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_354"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:214  %tmp_2494 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_289, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2494"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:238  %out_buf_sc_V_4_load = load i16* %out_buf_sc_V_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_4_load"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:239  %trunc_ln708_355 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_4_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_355"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:241  %tmp_2497 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_4_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2497"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:245  %shl_ln728_225 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_4_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_225"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:246  %sext_ln728_226 = sext i21 %shl_ln728_225 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_226"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:247  %sext_ln703_99 = sext i16 %out_buf_sc_V_4_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_99"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:248  %add_ln1192_290 = add nsw i22 %sext_ln703_99, %sext_ln728_226

]]></Node>
<StgValue><ssdm name="add_ln1192_290"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:249  %tmp_2498 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_290, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2498"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:250  %trunc_ln708_356 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_290, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_356"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:252  %tmp_2500 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_290, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2500"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:276  %out_buf_sc_V_5_load = load i16* %out_buf_sc_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_5_load"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:277  %trunc_ln708_357 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_5_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_357"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:279  %tmp_2503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_5_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2503"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:283  %shl_ln728_226 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_5_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_226"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:284  %sext_ln728_227 = sext i21 %shl_ln728_226 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_227"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:285  %sext_ln703_100 = sext i16 %out_buf_sc_V_5_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_100"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:286  %add_ln1192_291 = add nsw i22 %sext_ln703_100, %sext_ln728_227

]]></Node>
<StgValue><ssdm name="add_ln1192_291"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:287  %tmp_2504 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_291, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2504"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:288  %trunc_ln708_358 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_291, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_358"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:290  %tmp_2506 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_291, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2506"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:314  %out_buf_sc_V_6_load = load i16* %out_buf_sc_V_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_6_load"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:315  %trunc_ln708_359 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_6_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_359"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:317  %tmp_2509 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_6_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2509"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:321  %shl_ln728_227 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_6_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_227"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:322  %sext_ln728_228 = sext i21 %shl_ln728_227 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_228"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:323  %sext_ln703_101 = sext i16 %out_buf_sc_V_6_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_101"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:324  %add_ln1192_292 = add nsw i22 %sext_ln703_101, %sext_ln728_228

]]></Node>
<StgValue><ssdm name="add_ln1192_292"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:325  %tmp_2510 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_292, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2510"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:326  %trunc_ln708_360 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_292, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_360"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:328  %tmp_2512 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_292, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2512"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:352  %out_buf_sc_V_7_load = load i16* %out_buf_sc_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_7_load"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:353  %trunc_ln708_361 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_7_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_361"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:355  %tmp_2515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_7_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2515"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:359  %shl_ln728_228 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_7_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_228"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:360  %sext_ln728_229 = sext i21 %shl_ln728_228 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_229"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:361  %sext_ln703_102 = sext i16 %out_buf_sc_V_7_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_102"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:362  %add_ln1192_293 = add nsw i22 %sext_ln703_102, %sext_ln728_229

]]></Node>
<StgValue><ssdm name="add_ln1192_293"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:363  %tmp_2516 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_293, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2516"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:364  %trunc_ln708_362 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_293, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_362"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:366  %tmp_2518 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_293, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2518"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:390  %out_buf_sc_V_8_load = load i16* %out_buf_sc_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_8_load"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:391  %trunc_ln708_363 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_8_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_363"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:393  %tmp_2521 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_8_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2521"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:397  %shl_ln728_229 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_8_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_229"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:398  %sext_ln728_230 = sext i21 %shl_ln728_229 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_230"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:399  %sext_ln703_103 = sext i16 %out_buf_sc_V_8_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_103"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:400  %add_ln1192_294 = add nsw i22 %sext_ln703_103, %sext_ln728_230

]]></Node>
<StgValue><ssdm name="add_ln1192_294"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:401  %tmp_2522 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_294, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2522"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:402  %trunc_ln708_364 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_294, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_364"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:404  %tmp_2524 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_294, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2524"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:428  %out_buf_sc_V_9_load = load i16* %out_buf_sc_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_9_load"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:429  %trunc_ln708_365 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_9_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_365"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:431  %tmp_2527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_9_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2527"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:435  %shl_ln728_230 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_9_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_230"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:436  %sext_ln728_231 = sext i21 %shl_ln728_230 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_231"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:437  %sext_ln703_104 = sext i16 %out_buf_sc_V_9_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_104"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:438  %add_ln1192_295 = add nsw i22 %sext_ln703_104, %sext_ln728_231

]]></Node>
<StgValue><ssdm name="add_ln1192_295"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:439  %tmp_2528 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_295, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2528"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:440  %trunc_ln708_366 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_295, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_366"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:442  %tmp_2530 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_295, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2530"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:466  %out_buf_sc_V_10_load = load i16* %out_buf_sc_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_10_load"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:467  %trunc_ln708_367 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_10_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_367"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:469  %tmp_2533 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_10_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2533"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:473  %shl_ln728_231 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_10_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_231"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:474  %sext_ln728_232 = sext i21 %shl_ln728_231 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_232"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:475  %sext_ln703_105 = sext i16 %out_buf_sc_V_10_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_105"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:476  %add_ln1192_296 = add nsw i22 %sext_ln703_105, %sext_ln728_232

]]></Node>
<StgValue><ssdm name="add_ln1192_296"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:477  %tmp_2534 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_296, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2534"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:478  %trunc_ln708_368 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_296, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_368"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:480  %tmp_2536 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_296, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2536"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:504  %out_buf_sc_V_11_load = load i16* %out_buf_sc_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_11_load"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:505  %trunc_ln708_369 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_11_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_369"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:507  %tmp_2539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_11_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2539"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:511  %shl_ln728_232 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_11_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_232"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:512  %sext_ln728_233 = sext i21 %shl_ln728_232 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_233"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:513  %sext_ln703_106 = sext i16 %out_buf_sc_V_11_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_106"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:514  %add_ln1192_297 = add nsw i22 %sext_ln703_106, %sext_ln728_233

]]></Node>
<StgValue><ssdm name="add_ln1192_297"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:515  %tmp_2540 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_297, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2540"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:516  %trunc_ln708_370 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_297, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_370"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:518  %tmp_2542 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_297, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2542"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:542  %out_buf_sc_V_12_load = load i16* %out_buf_sc_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_12_load"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:543  %trunc_ln708_371 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_12_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_371"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:545  %tmp_2545 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_12_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2545"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:549  %shl_ln728_233 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_12_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_233"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:550  %sext_ln728_234 = sext i21 %shl_ln728_233 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_234"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:551  %sext_ln703_107 = sext i16 %out_buf_sc_V_12_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_107"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:552  %add_ln1192_298 = add nsw i22 %sext_ln703_107, %sext_ln728_234

]]></Node>
<StgValue><ssdm name="add_ln1192_298"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:553  %tmp_2546 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_298, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2546"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:554  %trunc_ln708_372 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_298, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_372"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:556  %tmp_2548 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_298, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2548"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:580  %out_buf_sc_V_13_load = load i16* %out_buf_sc_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_13_load"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:581  %trunc_ln708_373 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_13_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_373"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:583  %tmp_2551 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_13_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2551"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:587  %shl_ln728_234 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_13_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_234"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:588  %sext_ln728_235 = sext i21 %shl_ln728_234 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_235"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:589  %sext_ln703_108 = sext i16 %out_buf_sc_V_13_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_108"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:590  %add_ln1192_299 = add nsw i22 %sext_ln703_108, %sext_ln728_235

]]></Node>
<StgValue><ssdm name="add_ln1192_299"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:591  %tmp_2552 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_299, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2552"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:592  %trunc_ln708_374 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_299, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_374"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:594  %tmp_2554 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_299, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2554"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:618  %out_buf_sc_V_14_load = load i16* %out_buf_sc_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_14_load"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:619  %trunc_ln708_375 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_14_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_375"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:621  %tmp_2557 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_14_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2557"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:625  %shl_ln728_235 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_14_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_235"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:626  %sext_ln728_236 = sext i21 %shl_ln728_235 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_236"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:627  %sext_ln703_109 = sext i16 %out_buf_sc_V_14_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_109"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:628  %add_ln1192_300 = add nsw i22 %sext_ln703_109, %sext_ln728_236

]]></Node>
<StgValue><ssdm name="add_ln1192_300"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:629  %tmp_2558 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_300, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2558"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:630  %trunc_ln708_376 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_300, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_376"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:632  %tmp_2560 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_300, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2560"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:656  %out_buf_sc_V_15_load = load i16* %out_buf_sc_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_15_load"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:657  %trunc_ln708_377 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_15_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_377"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:659  %tmp_2563 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_15_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2563"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:663  %shl_ln728_236 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_15_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_236"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:664  %sext_ln728_237 = sext i21 %shl_ln728_236 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_237"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:665  %sext_ln703_110 = sext i16 %out_buf_sc_V_15_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_110"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:666  %add_ln1192_301 = add nsw i22 %sext_ln703_110, %sext_ln728_237

]]></Node>
<StgValue><ssdm name="add_ln1192_301"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:667  %tmp_2564 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_301, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2564"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:668  %trunc_ln708_378 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_301, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_378"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:670  %tmp_2566 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_301, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2566"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:694  %out_buf_sc_V_16_load = load i16* %out_buf_sc_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_16_load"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:695  %trunc_ln708_379 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_16_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_379"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:697  %tmp_2569 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_16_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2569"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:701  %shl_ln728_237 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_16_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_237"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:702  %sext_ln728_238 = sext i21 %shl_ln728_237 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_238"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:703  %sext_ln703_111 = sext i16 %out_buf_sc_V_16_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_111"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:704  %add_ln1192_302 = add nsw i22 %sext_ln703_111, %sext_ln728_238

]]></Node>
<StgValue><ssdm name="add_ln1192_302"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:705  %tmp_2570 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_302, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2570"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:706  %trunc_ln708_380 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_302, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_380"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:708  %tmp_2572 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_302, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2572"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:732  %out_buf_sc_V_17_load = load i16* %out_buf_sc_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_17_load"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:733  %trunc_ln708_381 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_17_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_381"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:735  %tmp_2575 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_17_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2575"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:739  %shl_ln728_238 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_17_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_238"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:740  %sext_ln728_239 = sext i21 %shl_ln728_238 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_239"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:741  %sext_ln703_112 = sext i16 %out_buf_sc_V_17_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_112"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:742  %add_ln1192_303 = add nsw i22 %sext_ln703_112, %sext_ln728_239

]]></Node>
<StgValue><ssdm name="add_ln1192_303"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:743  %tmp_2576 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_303, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2576"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:744  %trunc_ln708_382 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_303, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_382"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:746  %tmp_2578 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_303, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2578"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:770  %out_buf_sc_V_18_load = load i16* %out_buf_sc_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_18_load"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:771  %trunc_ln708_383 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_18_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_383"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:773  %tmp_2581 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_18_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2581"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:777  %shl_ln728_239 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_18_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_239"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:778  %sext_ln728_240 = sext i21 %shl_ln728_239 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_240"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:779  %sext_ln703_113 = sext i16 %out_buf_sc_V_18_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_113"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:780  %add_ln1192_304 = add nsw i22 %sext_ln703_113, %sext_ln728_240

]]></Node>
<StgValue><ssdm name="add_ln1192_304"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:781  %tmp_2582 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_304, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2582"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:782  %trunc_ln708_384 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_304, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_384"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:784  %tmp_2584 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_304, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2584"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:808  %out_buf_sc_V_19_load = load i16* %out_buf_sc_V_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_19_load"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:809  %trunc_ln708_385 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_19_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_385"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:811  %tmp_2587 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_19_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2587"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:815  %shl_ln728_240 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_19_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_240"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:816  %sext_ln728_241 = sext i21 %shl_ln728_240 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_241"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:817  %sext_ln703_114 = sext i16 %out_buf_sc_V_19_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_114"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:818  %add_ln1192_305 = add nsw i22 %sext_ln703_114, %sext_ln728_241

]]></Node>
<StgValue><ssdm name="add_ln1192_305"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:819  %tmp_2588 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_305, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2588"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:820  %trunc_ln708_386 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_305, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_386"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:822  %tmp_2590 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_305, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2590"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:846  %out_buf_sc_V_20_load = load i16* %out_buf_sc_V_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_20_load"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:847  %trunc_ln708_387 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_20_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_387"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:849  %tmp_2593 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_20_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2593"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:853  %shl_ln728_241 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_20_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_241"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:854  %sext_ln728_242 = sext i21 %shl_ln728_241 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_242"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:855  %sext_ln703_115 = sext i16 %out_buf_sc_V_20_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_115"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:856  %add_ln1192_306 = add nsw i22 %sext_ln703_115, %sext_ln728_242

]]></Node>
<StgValue><ssdm name="add_ln1192_306"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:857  %tmp_2594 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_306, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2594"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:858  %trunc_ln708_388 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_306, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_388"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:860  %tmp_2596 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_306, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2596"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:884  %out_buf_sc_V_21_load = load i16* %out_buf_sc_V_21_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_21_load"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:885  %trunc_ln708_389 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_21_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_389"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:887  %tmp_2599 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_21_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2599"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:891  %shl_ln728_242 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_21_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_242"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:892  %sext_ln728_243 = sext i21 %shl_ln728_242 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_243"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:893  %sext_ln703_116 = sext i16 %out_buf_sc_V_21_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_116"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:894  %add_ln1192_307 = add nsw i22 %sext_ln703_116, %sext_ln728_243

]]></Node>
<StgValue><ssdm name="add_ln1192_307"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:895  %tmp_2600 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_307, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2600"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:896  %trunc_ln708_390 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_307, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_390"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:898  %tmp_2602 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_307, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2602"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:922  %out_buf_sc_V_22_load = load i16* %out_buf_sc_V_22_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_22_load"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:923  %trunc_ln708_391 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_22_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_391"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:925  %tmp_2605 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_22_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2605"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:929  %shl_ln728_243 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_22_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_243"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:930  %sext_ln728_244 = sext i21 %shl_ln728_243 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_244"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:931  %sext_ln703_117 = sext i16 %out_buf_sc_V_22_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_117"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:932  %add_ln1192_308 = add nsw i22 %sext_ln703_117, %sext_ln728_244

]]></Node>
<StgValue><ssdm name="add_ln1192_308"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:933  %tmp_2606 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_308, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2606"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:934  %trunc_ln708_392 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_308, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_392"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:936  %tmp_2608 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_308, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2608"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:960  %out_buf_sc_V_23_load = load i16* %out_buf_sc_V_23_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_23_load"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:961  %trunc_ln708_393 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_23_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_393"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:963  %tmp_2611 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_23_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2611"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:967  %shl_ln728_244 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_23_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_244"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:968  %sext_ln728_245 = sext i21 %shl_ln728_244 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_245"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:969  %sext_ln703_118 = sext i16 %out_buf_sc_V_23_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_118"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:970  %add_ln1192_309 = add nsw i22 %sext_ln703_118, %sext_ln728_245

]]></Node>
<StgValue><ssdm name="add_ln1192_309"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:971  %tmp_2612 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_309, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2612"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:972  %trunc_ln708_394 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_309, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_394"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:974  %tmp_2614 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_309, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2614"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:998  %out_buf_sc_V_24_load = load i16* %out_buf_sc_V_24_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_24_load"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:999  %trunc_ln708_395 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_24_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_395"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1001  %tmp_2617 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_24_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2617"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1005  %shl_ln728_245 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_24_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_245"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1006  %sext_ln728_246 = sext i21 %shl_ln728_245 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_246"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1007  %sext_ln703_119 = sext i16 %out_buf_sc_V_24_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_119"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1008  %add_ln1192_310 = add nsw i22 %sext_ln703_119, %sext_ln728_246

]]></Node>
<StgValue><ssdm name="add_ln1192_310"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1009  %tmp_2618 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_310, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2618"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1010  %trunc_ln708_396 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_310, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_396"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1012  %tmp_2620 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_310, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2620"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1036  %out_buf_sc_V_25_load = load i16* %out_buf_sc_V_25_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_25_load"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1037  %trunc_ln708_397 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_25_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_397"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1039  %tmp_2623 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_25_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2623"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1043  %shl_ln728_246 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_25_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_246"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1044  %sext_ln728_247 = sext i21 %shl_ln728_246 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_247"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1045  %sext_ln703_120 = sext i16 %out_buf_sc_V_25_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_120"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1046  %add_ln1192_311 = add nsw i22 %sext_ln703_120, %sext_ln728_247

]]></Node>
<StgValue><ssdm name="add_ln1192_311"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1047  %tmp_2624 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_311, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2624"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1048  %trunc_ln708_398 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_311, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_398"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1050  %tmp_2626 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_311, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2626"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1074  %out_buf_sc_V_26_load = load i16* %out_buf_sc_V_26_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_26_load"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1075  %trunc_ln708_399 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_26_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_399"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1077  %tmp_2629 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_26_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2629"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1081  %shl_ln728_247 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_26_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_247"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1082  %sext_ln728_248 = sext i21 %shl_ln728_247 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_248"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1083  %sext_ln703_121 = sext i16 %out_buf_sc_V_26_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_121"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1084  %add_ln1192_312 = add nsw i22 %sext_ln703_121, %sext_ln728_248

]]></Node>
<StgValue><ssdm name="add_ln1192_312"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1085  %tmp_2630 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_312, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2630"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1086  %trunc_ln708_400 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_312, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_400"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1088  %tmp_2632 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_312, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2632"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1112  %out_buf_sc_V_27_load = load i16* %out_buf_sc_V_27_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_27_load"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1113  %trunc_ln708_401 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_27_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_401"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1115  %tmp_2635 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_27_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2635"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1119  %shl_ln728_248 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_27_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_248"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1120  %sext_ln728_249 = sext i21 %shl_ln728_248 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_249"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1121  %sext_ln703_122 = sext i16 %out_buf_sc_V_27_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_122"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1122  %add_ln1192_313 = add nsw i22 %sext_ln703_122, %sext_ln728_249

]]></Node>
<StgValue><ssdm name="add_ln1192_313"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1123  %tmp_2636 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_313, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2636"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1124  %trunc_ln708_402 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_313, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_402"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1126  %tmp_2638 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_313, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2638"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1150  %out_buf_sc_V_28_load = load i16* %out_buf_sc_V_28_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_28_load"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1151  %trunc_ln708_403 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_28_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_403"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1153  %tmp_2641 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_28_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2641"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1157  %shl_ln728_249 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_28_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_249"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1158  %sext_ln728_250 = sext i21 %shl_ln728_249 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_250"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1159  %sext_ln703_123 = sext i16 %out_buf_sc_V_28_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_123"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1160  %add_ln1192_314 = add nsw i22 %sext_ln703_123, %sext_ln728_250

]]></Node>
<StgValue><ssdm name="add_ln1192_314"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1161  %tmp_2642 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_314, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2642"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1162  %trunc_ln708_404 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_314, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_404"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1164  %tmp_2644 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_314, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2644"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1188  %out_buf_sc_V_29_load = load i16* %out_buf_sc_V_29_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_29_load"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1189  %trunc_ln708_405 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_29_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_405"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1191  %tmp_2647 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_29_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2647"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1195  %shl_ln728_250 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_29_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_250"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1196  %sext_ln728_251 = sext i21 %shl_ln728_250 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_251"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1197  %sext_ln703_124 = sext i16 %out_buf_sc_V_29_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_124"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1198  %add_ln1192_315 = add nsw i22 %sext_ln703_124, %sext_ln728_251

]]></Node>
<StgValue><ssdm name="add_ln1192_315"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1199  %tmp_2648 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_315, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2648"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1200  %trunc_ln708_406 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_315, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_406"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1202  %tmp_2650 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_315, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2650"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1226  %out_buf_sc_V_30_load = load i16* %out_buf_sc_V_30_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_30_load"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1227  %trunc_ln708_407 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_30_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_407"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1229  %tmp_2653 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_30_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2653"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1233  %shl_ln728_251 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_30_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_251"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1234  %sext_ln728_252 = sext i21 %shl_ln728_251 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_252"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1235  %sext_ln703_125 = sext i16 %out_buf_sc_V_30_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_125"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1236  %add_ln1192_316 = add nsw i22 %sext_ln703_125, %sext_ln728_252

]]></Node>
<StgValue><ssdm name="add_ln1192_316"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1237  %tmp_2654 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_316, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2654"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1238  %trunc_ln708_408 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_316, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_408"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1240  %tmp_2656 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_316, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2656"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="10">
<![CDATA[
hls_label_7:1264  %out_buf_sc_V_31_load = load i16* %out_buf_sc_V_31_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_31_load"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1265  %trunc_ln708_409 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_31_load, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_409"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1267  %tmp_2659 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_31_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2659"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_7:1271  %shl_ln728_252 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_31_V_5_load_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_252"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="22" op_0_bw="21">
<![CDATA[
hls_label_7:1272  %sext_ln728_253 = sext i21 %shl_ln728_252 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_253"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="22" op_0_bw="16">
<![CDATA[
hls_label_7:1273  %sext_ln703_126 = sext i16 %out_buf_sc_V_31_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln703_126"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_7:1274  %add_ln1192_317 = add nsw i22 %sext_ln703_126, %sext_ln728_253

]]></Node>
<StgValue><ssdm name="add_ln1192_317"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1275  %tmp_2660 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_317, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2660"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1276  %trunc_ln708_410 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_317, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_410"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1278  %tmp_2662 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_317, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2662"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_7:33  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:44  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln523"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:87  %sext_ln415 = sext i11 %trunc_ln to i12

]]></Node>
<StgValue><ssdm name="sext_ln415"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:89  %zext_ln415 = zext i1 %tmp_2473 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:90  %tmp_0_V = add i12 %sext_ln415, %zext_ln415

]]></Node>
<StgValue><ssdm name="tmp_0_V"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:91  %sext_ln415_1 = sext i12 %tmp_0_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_1"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:98  %tmp_2475 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2475"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:100  %zext_ln415_351 = zext i1 %tmp_2476 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_351"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:101  %tmp_0_V_6 = add i16 %zext_ln415_351, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="tmp_0_V_6"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:102  %tmp_2477 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_0_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2477"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:103  %xor_ln416 = xor i1 %tmp_2477, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:104  %and_ln416 = and i1 %tmp_2475, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:105  %tmp_2478 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_0_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2478"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:106  %xor_ln779 = xor i1 %tmp_2474, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:107  %select_ln779 = select i1 %and_ln416, i1 %xor_ln779, i1 %tmp_2474

]]></Node>
<StgValue><ssdm name="select_ln779"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:108  %xor_ln785_654 = xor i1 %tmp_2474, %and_ln416

]]></Node>
<StgValue><ssdm name="xor_ln785_654"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:109  %or_ln785_458 = or i1 %tmp_2478, %xor_ln785_654

]]></Node>
<StgValue><ssdm name="or_ln785_458"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:110  %and_ln785 = and i1 %or_ln785_458, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:111  %and_ln786_679 = and i1 %tmp_2478, %select_ln779

]]></Node>
<StgValue><ssdm name="and_ln786_679"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:112  %or_ln786_353 = or i1 %and_ln416, %and_ln786_679

]]></Node>
<StgValue><ssdm name="or_ln786_353"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:113  %xor_ln786_393 = xor i1 %or_ln786_353, true

]]></Node>
<StgValue><ssdm name="xor_ln786_393"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:114  %and_ln786_680 = and i1 %tmp_2474, %xor_ln786_393

]]></Node>
<StgValue><ssdm name="and_ln786_680"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:115  %or_ln340_977 = or i1 %and_ln786_680, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_977"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:116  %or_ln340_1200 = or i1 %and_ln786_679, %xor_ln779

]]></Node>
<StgValue><ssdm name="or_ln340_1200"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:117  %or_ln340_1169 = or i1 %or_ln340_1200, %and_ln416

]]></Node>
<StgValue><ssdm name="or_ln340_1169"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:118  %select_ln340_452 = select i1 %or_ln340_977, i16 32767, i16 %tmp_0_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_452"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:119  %tmp_0_V_7 = select i1 %and_ln786_680, i16 -32768, i16 %tmp_0_V_6

]]></Node>
<StgValue><ssdm name="tmp_0_V_7"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:120  %tmp_0_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_1, i16 %tmp_0_V_7

]]></Node>
<StgValue><ssdm name="tmp_0_V_8"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:121  %xor_ln525 = xor i1 %icmp_ln525, true

]]></Node>
<StgValue><ssdm name="xor_ln525"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:122  %and_ln340 = and i1 %or_ln340_1169, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:123  %tmp_0_V_9 = select i1 %and_ln340, i16 %select_ln340_452, i16 %tmp_0_V_8

]]></Node>
<StgValue><ssdm name="tmp_0_V_9"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:126  %sext_ln415_2 = sext i11 %trunc_ln708_349 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_2"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:128  %zext_ln415_352 = zext i1 %tmp_2479 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_352"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:129  %tmp_1_V = add i12 %sext_ln415_2, %zext_ln415_352

]]></Node>
<StgValue><ssdm name="tmp_1_V"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:130  %sext_ln415_3 = sext i12 %tmp_1_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_3"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:137  %tmp_2481 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_287, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2481"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:139  %zext_ln415_353 = zext i1 %tmp_2482 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_353"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:140  %tmp_1_V_6 = add i16 %zext_ln415_353, %trunc_ln708_350

]]></Node>
<StgValue><ssdm name="tmp_1_V_6"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:141  %tmp_2483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2483"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:142  %xor_ln416_383 = xor i1 %tmp_2483, true

]]></Node>
<StgValue><ssdm name="xor_ln416_383"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:143  %and_ln416_351 = and i1 %tmp_2481, %xor_ln416_383

]]></Node>
<StgValue><ssdm name="and_ln416_351"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:144  %tmp_2484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2484"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:145  %xor_ln779_1 = xor i1 %tmp_2480, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:146  %select_ln779_96 = select i1 %and_ln416_351, i1 %xor_ln779_1, i1 %tmp_2480

]]></Node>
<StgValue><ssdm name="select_ln779_96"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:147  %xor_ln785_655 = xor i1 %tmp_2480, %and_ln416_351

]]></Node>
<StgValue><ssdm name="xor_ln785_655"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:148  %or_ln785_459 = or i1 %tmp_2484, %xor_ln785_655

]]></Node>
<StgValue><ssdm name="or_ln785_459"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:149  %and_ln785_287 = and i1 %or_ln785_459, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln785_287"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:150  %and_ln786_1 = and i1 %tmp_2484, %select_ln779_96

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:151  %or_ln786_354 = or i1 %and_ln416_351, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_354"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:152  %xor_ln786_394 = xor i1 %or_ln786_354, true

]]></Node>
<StgValue><ssdm name="xor_ln786_394"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:153  %and_ln786_682 = and i1 %tmp_2480, %xor_ln786_394

]]></Node>
<StgValue><ssdm name="and_ln786_682"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:154  %or_ln340_980 = or i1 %and_ln786_682, %and_ln785_287

]]></Node>
<StgValue><ssdm name="or_ln340_980"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:155  %or_ln340_1202 = or i1 %and_ln786_1, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="or_ln340_1202"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:156  %or_ln340_1171 = or i1 %or_ln340_1202, %and_ln416_351

]]></Node>
<StgValue><ssdm name="or_ln340_1171"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:157  %select_ln340_453 = select i1 %or_ln340_980, i16 32767, i16 %tmp_1_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_453"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:158  %tmp_1_V_7 = select i1 %and_ln786_682, i16 -32768, i16 %tmp_1_V_6

]]></Node>
<StgValue><ssdm name="tmp_1_V_7"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:159  %tmp_1_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_3, i16 %tmp_1_V_7

]]></Node>
<StgValue><ssdm name="tmp_1_V_8"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:160  %and_ln340_96 = and i1 %or_ln340_1171, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_96"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:161  %tmp_1_V_9 = select i1 %and_ln340_96, i16 %select_ln340_453, i16 %tmp_1_V_8

]]></Node>
<StgValue><ssdm name="tmp_1_V_9"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:164  %sext_ln415_4 = sext i11 %trunc_ln708_351 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_4"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:166  %zext_ln415_354 = zext i1 %tmp_2485 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_354"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:167  %tmp_2_V = add i12 %sext_ln415_4, %zext_ln415_354

]]></Node>
<StgValue><ssdm name="tmp_2_V"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:168  %sext_ln415_5 = sext i12 %tmp_2_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_5"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:175  %tmp_2487 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_288, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2487"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:177  %zext_ln415_355 = zext i1 %tmp_2488 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_355"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:178  %tmp_2_V_6 = add i16 %zext_ln415_355, %trunc_ln708_352

]]></Node>
<StgValue><ssdm name="tmp_2_V_6"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:179  %tmp_2489 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_2_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2489"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:180  %xor_ln416_384 = xor i1 %tmp_2489, true

]]></Node>
<StgValue><ssdm name="xor_ln416_384"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:181  %and_ln416_352 = and i1 %tmp_2487, %xor_ln416_384

]]></Node>
<StgValue><ssdm name="and_ln416_352"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:182  %tmp_2490 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_2_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2490"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:183  %xor_ln779_2 = xor i1 %tmp_2486, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:184  %select_ln779_97 = select i1 %and_ln416_352, i1 %xor_ln779_2, i1 %tmp_2486

]]></Node>
<StgValue><ssdm name="select_ln779_97"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:185  %xor_ln785_656 = xor i1 %tmp_2486, %and_ln416_352

]]></Node>
<StgValue><ssdm name="xor_ln785_656"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:186  %or_ln785_460 = or i1 %tmp_2490, %xor_ln785_656

]]></Node>
<StgValue><ssdm name="or_ln785_460"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:187  %and_ln785_288 = and i1 %or_ln785_460, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln785_288"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:188  %and_ln786_2 = and i1 %tmp_2490, %select_ln779_97

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:189  %or_ln786_355 = or i1 %and_ln416_352, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_355"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:190  %xor_ln786_395 = xor i1 %or_ln786_355, true

]]></Node>
<StgValue><ssdm name="xor_ln786_395"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:191  %and_ln786_684 = and i1 %tmp_2486, %xor_ln786_395

]]></Node>
<StgValue><ssdm name="and_ln786_684"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:192  %or_ln340_983 = or i1 %and_ln786_684, %and_ln785_288

]]></Node>
<StgValue><ssdm name="or_ln340_983"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:193  %or_ln340_1204 = or i1 %and_ln786_2, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="or_ln340_1204"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:194  %or_ln340_1173 = or i1 %or_ln340_1204, %and_ln416_352

]]></Node>
<StgValue><ssdm name="or_ln340_1173"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:195  %select_ln340_454 = select i1 %or_ln340_983, i16 32767, i16 %tmp_2_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_454"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:196  %tmp_2_V_7 = select i1 %and_ln786_684, i16 -32768, i16 %tmp_2_V_6

]]></Node>
<StgValue><ssdm name="tmp_2_V_7"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:197  %tmp_2_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_5, i16 %tmp_2_V_7

]]></Node>
<StgValue><ssdm name="tmp_2_V_8"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:198  %and_ln340_97 = and i1 %or_ln340_1173, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_97"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:199  %tmp_2_V_9 = select i1 %and_ln340_97, i16 %select_ln340_454, i16 %tmp_2_V_8

]]></Node>
<StgValue><ssdm name="tmp_2_V_9"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:202  %sext_ln415_6 = sext i11 %trunc_ln708_353 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_6"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:204  %zext_ln415_356 = zext i1 %tmp_2491 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_356"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:205  %tmp_3_V = add i12 %sext_ln415_6, %zext_ln415_356

]]></Node>
<StgValue><ssdm name="tmp_3_V"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:206  %sext_ln415_7 = sext i12 %tmp_3_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_7"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:213  %tmp_2493 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_289, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2493"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:215  %zext_ln415_357 = zext i1 %tmp_2494 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_357"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:216  %tmp_3_V_6 = add i16 %zext_ln415_357, %trunc_ln708_354

]]></Node>
<StgValue><ssdm name="tmp_3_V_6"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:217  %tmp_2495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2495"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:218  %xor_ln416_385 = xor i1 %tmp_2495, true

]]></Node>
<StgValue><ssdm name="xor_ln416_385"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:219  %and_ln416_353 = and i1 %tmp_2493, %xor_ln416_385

]]></Node>
<StgValue><ssdm name="and_ln416_353"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:220  %tmp_2496 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2496"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:221  %xor_ln779_3 = xor i1 %tmp_2492, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:222  %select_ln779_98 = select i1 %and_ln416_353, i1 %xor_ln779_3, i1 %tmp_2492

]]></Node>
<StgValue><ssdm name="select_ln779_98"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:223  %xor_ln785_657 = xor i1 %tmp_2492, %and_ln416_353

]]></Node>
<StgValue><ssdm name="xor_ln785_657"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:224  %or_ln785_461 = or i1 %tmp_2496, %xor_ln785_657

]]></Node>
<StgValue><ssdm name="or_ln785_461"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:225  %and_ln785_289 = and i1 %or_ln785_461, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln785_289"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:226  %and_ln786_3 = and i1 %tmp_2496, %select_ln779_98

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:227  %or_ln786_356 = or i1 %and_ln416_353, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_356"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:228  %xor_ln786_396 = xor i1 %or_ln786_356, true

]]></Node>
<StgValue><ssdm name="xor_ln786_396"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:229  %and_ln786_686 = and i1 %tmp_2492, %xor_ln786_396

]]></Node>
<StgValue><ssdm name="and_ln786_686"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:230  %or_ln340_986 = or i1 %and_ln786_686, %and_ln785_289

]]></Node>
<StgValue><ssdm name="or_ln340_986"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:231  %or_ln340_1206 = or i1 %and_ln786_3, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="or_ln340_1206"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:232  %or_ln340_1175 = or i1 %or_ln340_1206, %and_ln416_353

]]></Node>
<StgValue><ssdm name="or_ln340_1175"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:233  %select_ln340_455 = select i1 %or_ln340_986, i16 32767, i16 %tmp_3_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_455"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:234  %tmp_3_V_7 = select i1 %and_ln786_686, i16 -32768, i16 %tmp_3_V_6

]]></Node>
<StgValue><ssdm name="tmp_3_V_7"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:235  %tmp_3_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_7, i16 %tmp_3_V_7

]]></Node>
<StgValue><ssdm name="tmp_3_V_8"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:236  %and_ln340_98 = and i1 %or_ln340_1175, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_98"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:237  %tmp_3_V_9 = select i1 %and_ln340_98, i16 %select_ln340_455, i16 %tmp_3_V_8

]]></Node>
<StgValue><ssdm name="tmp_3_V_9"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:240  %sext_ln415_8 = sext i11 %trunc_ln708_355 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_8"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:242  %zext_ln415_358 = zext i1 %tmp_2497 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_358"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:243  %tmp_4_V = add i12 %sext_ln415_8, %zext_ln415_358

]]></Node>
<StgValue><ssdm name="tmp_4_V"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:244  %sext_ln415_9 = sext i12 %tmp_4_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_9"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:251  %tmp_2499 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_290, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2499"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:253  %zext_ln415_359 = zext i1 %tmp_2500 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_359"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:254  %tmp_4_V_6 = add i16 %zext_ln415_359, %trunc_ln708_356

]]></Node>
<StgValue><ssdm name="tmp_4_V_6"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:255  %tmp_2501 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2501"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:256  %xor_ln416_386 = xor i1 %tmp_2501, true

]]></Node>
<StgValue><ssdm name="xor_ln416_386"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:257  %and_ln416_354 = and i1 %tmp_2499, %xor_ln416_386

]]></Node>
<StgValue><ssdm name="and_ln416_354"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:258  %tmp_2502 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2502"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:259  %xor_ln779_4 = xor i1 %tmp_2498, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:260  %select_ln779_99 = select i1 %and_ln416_354, i1 %xor_ln779_4, i1 %tmp_2498

]]></Node>
<StgValue><ssdm name="select_ln779_99"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:261  %xor_ln785_658 = xor i1 %tmp_2498, %and_ln416_354

]]></Node>
<StgValue><ssdm name="xor_ln785_658"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:262  %or_ln785_462 = or i1 %tmp_2502, %xor_ln785_658

]]></Node>
<StgValue><ssdm name="or_ln785_462"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:263  %and_ln785_290 = and i1 %or_ln785_462, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln785_290"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:264  %and_ln786_4 = and i1 %tmp_2502, %select_ln779_99

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:265  %or_ln786_357 = or i1 %and_ln416_354, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_357"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:266  %xor_ln786_397 = xor i1 %or_ln786_357, true

]]></Node>
<StgValue><ssdm name="xor_ln786_397"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:267  %and_ln786_688 = and i1 %tmp_2498, %xor_ln786_397

]]></Node>
<StgValue><ssdm name="and_ln786_688"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:268  %or_ln340_989 = or i1 %and_ln786_688, %and_ln785_290

]]></Node>
<StgValue><ssdm name="or_ln340_989"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:269  %or_ln340_1208 = or i1 %and_ln786_4, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="or_ln340_1208"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:270  %or_ln340_1177 = or i1 %or_ln340_1208, %and_ln416_354

]]></Node>
<StgValue><ssdm name="or_ln340_1177"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:271  %select_ln340_456 = select i1 %or_ln340_989, i16 32767, i16 %tmp_4_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_456"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:272  %tmp_4_V_7 = select i1 %and_ln786_688, i16 -32768, i16 %tmp_4_V_6

]]></Node>
<StgValue><ssdm name="tmp_4_V_7"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:273  %tmp_4_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_9, i16 %tmp_4_V_7

]]></Node>
<StgValue><ssdm name="tmp_4_V_8"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:274  %and_ln340_99 = and i1 %or_ln340_1177, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_99"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:275  %tmp_4_V_9 = select i1 %and_ln340_99, i16 %select_ln340_456, i16 %tmp_4_V_8

]]></Node>
<StgValue><ssdm name="tmp_4_V_9"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:278  %sext_ln415_10 = sext i11 %trunc_ln708_357 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_10"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:280  %zext_ln415_360 = zext i1 %tmp_2503 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_360"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:281  %tmp_5_V = add i12 %sext_ln415_10, %zext_ln415_360

]]></Node>
<StgValue><ssdm name="tmp_5_V"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:282  %sext_ln415_11 = sext i12 %tmp_5_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_11"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:289  %tmp_2505 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_291, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2505"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:291  %zext_ln415_361 = zext i1 %tmp_2506 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_361"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:292  %tmp_5_V_6 = add i16 %zext_ln415_361, %trunc_ln708_358

]]></Node>
<StgValue><ssdm name="tmp_5_V_6"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:293  %tmp_2507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2507"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:294  %xor_ln416_387 = xor i1 %tmp_2507, true

]]></Node>
<StgValue><ssdm name="xor_ln416_387"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:295  %and_ln416_355 = and i1 %tmp_2505, %xor_ln416_387

]]></Node>
<StgValue><ssdm name="and_ln416_355"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:296  %tmp_2508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2508"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:297  %xor_ln779_5 = xor i1 %tmp_2504, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:298  %select_ln779_100 = select i1 %and_ln416_355, i1 %xor_ln779_5, i1 %tmp_2504

]]></Node>
<StgValue><ssdm name="select_ln779_100"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:299  %xor_ln785_659 = xor i1 %tmp_2504, %and_ln416_355

]]></Node>
<StgValue><ssdm name="xor_ln785_659"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:300  %or_ln785_463 = or i1 %tmp_2508, %xor_ln785_659

]]></Node>
<StgValue><ssdm name="or_ln785_463"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:301  %and_ln785_291 = and i1 %or_ln785_463, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln785_291"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:302  %and_ln786_5 = and i1 %tmp_2508, %select_ln779_100

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:303  %or_ln786_358 = or i1 %and_ln416_355, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_358"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:304  %xor_ln786_398 = xor i1 %or_ln786_358, true

]]></Node>
<StgValue><ssdm name="xor_ln786_398"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:305  %and_ln786_690 = and i1 %tmp_2504, %xor_ln786_398

]]></Node>
<StgValue><ssdm name="and_ln786_690"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:306  %or_ln340_992 = or i1 %and_ln786_690, %and_ln785_291

]]></Node>
<StgValue><ssdm name="or_ln340_992"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:307  %or_ln340_1210 = or i1 %and_ln786_5, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="or_ln340_1210"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:308  %or_ln340_1179 = or i1 %or_ln340_1210, %and_ln416_355

]]></Node>
<StgValue><ssdm name="or_ln340_1179"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:309  %select_ln340_457 = select i1 %or_ln340_992, i16 32767, i16 %tmp_5_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_457"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:310  %tmp_5_V_7 = select i1 %and_ln786_690, i16 -32768, i16 %tmp_5_V_6

]]></Node>
<StgValue><ssdm name="tmp_5_V_7"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:311  %tmp_5_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_11, i16 %tmp_5_V_7

]]></Node>
<StgValue><ssdm name="tmp_5_V_8"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:312  %and_ln340_100 = and i1 %or_ln340_1179, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_100"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:313  %tmp_5_V_9 = select i1 %and_ln340_100, i16 %select_ln340_457, i16 %tmp_5_V_8

]]></Node>
<StgValue><ssdm name="tmp_5_V_9"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:316  %sext_ln415_12 = sext i11 %trunc_ln708_359 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_12"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:318  %zext_ln415_362 = zext i1 %tmp_2509 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_362"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:319  %tmp_6_V = add i12 %sext_ln415_12, %zext_ln415_362

]]></Node>
<StgValue><ssdm name="tmp_6_V"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:320  %sext_ln415_13 = sext i12 %tmp_6_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_13"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:327  %tmp_2511 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_292, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2511"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:329  %zext_ln415_363 = zext i1 %tmp_2512 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_363"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:330  %tmp_6_V_6 = add i16 %zext_ln415_363, %trunc_ln708_360

]]></Node>
<StgValue><ssdm name="tmp_6_V_6"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:331  %tmp_2513 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_6_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2513"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:332  %xor_ln416_388 = xor i1 %tmp_2513, true

]]></Node>
<StgValue><ssdm name="xor_ln416_388"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:333  %and_ln416_356 = and i1 %tmp_2511, %xor_ln416_388

]]></Node>
<StgValue><ssdm name="and_ln416_356"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:334  %tmp_2514 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_6_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2514"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:335  %xor_ln779_6 = xor i1 %tmp_2510, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:336  %select_ln779_101 = select i1 %and_ln416_356, i1 %xor_ln779_6, i1 %tmp_2510

]]></Node>
<StgValue><ssdm name="select_ln779_101"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:337  %xor_ln785_660 = xor i1 %tmp_2510, %and_ln416_356

]]></Node>
<StgValue><ssdm name="xor_ln785_660"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:338  %or_ln785_464 = or i1 %tmp_2514, %xor_ln785_660

]]></Node>
<StgValue><ssdm name="or_ln785_464"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:339  %and_ln785_292 = and i1 %or_ln785_464, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln785_292"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:340  %and_ln786_6 = and i1 %tmp_2514, %select_ln779_101

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:341  %or_ln786_359 = or i1 %and_ln416_356, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_359"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:342  %xor_ln786_399 = xor i1 %or_ln786_359, true

]]></Node>
<StgValue><ssdm name="xor_ln786_399"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:343  %and_ln786_692 = and i1 %tmp_2510, %xor_ln786_399

]]></Node>
<StgValue><ssdm name="and_ln786_692"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:344  %or_ln340_995 = or i1 %and_ln786_692, %and_ln785_292

]]></Node>
<StgValue><ssdm name="or_ln340_995"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:345  %or_ln340_1212 = or i1 %and_ln786_6, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="or_ln340_1212"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:346  %or_ln340_1181 = or i1 %or_ln340_1212, %and_ln416_356

]]></Node>
<StgValue><ssdm name="or_ln340_1181"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:347  %select_ln340_458 = select i1 %or_ln340_995, i16 32767, i16 %tmp_6_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_458"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:348  %tmp_6_V_7 = select i1 %and_ln786_692, i16 -32768, i16 %tmp_6_V_6

]]></Node>
<StgValue><ssdm name="tmp_6_V_7"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:349  %tmp_6_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_13, i16 %tmp_6_V_7

]]></Node>
<StgValue><ssdm name="tmp_6_V_8"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:350  %and_ln340_101 = and i1 %or_ln340_1181, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_101"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:351  %tmp_6_V_9 = select i1 %and_ln340_101, i16 %select_ln340_458, i16 %tmp_6_V_8

]]></Node>
<StgValue><ssdm name="tmp_6_V_9"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:354  %sext_ln415_14 = sext i11 %trunc_ln708_361 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_14"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:356  %zext_ln415_364 = zext i1 %tmp_2515 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_364"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:357  %tmp_7_V = add i12 %sext_ln415_14, %zext_ln415_364

]]></Node>
<StgValue><ssdm name="tmp_7_V"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:358  %sext_ln415_15 = sext i12 %tmp_7_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_15"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:365  %tmp_2517 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_293, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2517"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:367  %zext_ln415_365 = zext i1 %tmp_2518 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_365"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:368  %tmp_7_V_6 = add i16 %zext_ln415_365, %trunc_ln708_362

]]></Node>
<StgValue><ssdm name="tmp_7_V_6"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:369  %tmp_2519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_7_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2519"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:370  %xor_ln416_389 = xor i1 %tmp_2519, true

]]></Node>
<StgValue><ssdm name="xor_ln416_389"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:371  %and_ln416_357 = and i1 %tmp_2517, %xor_ln416_389

]]></Node>
<StgValue><ssdm name="and_ln416_357"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:372  %tmp_2520 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_7_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2520"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:373  %xor_ln779_7 = xor i1 %tmp_2516, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:374  %select_ln779_102 = select i1 %and_ln416_357, i1 %xor_ln779_7, i1 %tmp_2516

]]></Node>
<StgValue><ssdm name="select_ln779_102"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:375  %xor_ln785_661 = xor i1 %tmp_2516, %and_ln416_357

]]></Node>
<StgValue><ssdm name="xor_ln785_661"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:376  %or_ln785_465 = or i1 %tmp_2520, %xor_ln785_661

]]></Node>
<StgValue><ssdm name="or_ln785_465"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:377  %and_ln785_293 = and i1 %or_ln785_465, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln785_293"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:378  %and_ln786_7 = and i1 %tmp_2520, %select_ln779_102

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:379  %or_ln786_360 = or i1 %and_ln416_357, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_360"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:380  %xor_ln786_400 = xor i1 %or_ln786_360, true

]]></Node>
<StgValue><ssdm name="xor_ln786_400"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:381  %and_ln786_694 = and i1 %tmp_2516, %xor_ln786_400

]]></Node>
<StgValue><ssdm name="and_ln786_694"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:382  %or_ln340_998 = or i1 %and_ln786_694, %and_ln785_293

]]></Node>
<StgValue><ssdm name="or_ln340_998"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:383  %or_ln340_1214 = or i1 %and_ln786_7, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="or_ln340_1214"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:384  %or_ln340_1183 = or i1 %or_ln340_1214, %and_ln416_357

]]></Node>
<StgValue><ssdm name="or_ln340_1183"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:385  %select_ln340_459 = select i1 %or_ln340_998, i16 32767, i16 %tmp_7_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_459"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:386  %tmp_7_V_7 = select i1 %and_ln786_694, i16 -32768, i16 %tmp_7_V_6

]]></Node>
<StgValue><ssdm name="tmp_7_V_7"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:387  %tmp_7_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_15, i16 %tmp_7_V_7

]]></Node>
<StgValue><ssdm name="tmp_7_V_8"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:388  %and_ln340_102 = and i1 %or_ln340_1183, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_102"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:389  %tmp_7_V_9 = select i1 %and_ln340_102, i16 %select_ln340_459, i16 %tmp_7_V_8

]]></Node>
<StgValue><ssdm name="tmp_7_V_9"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:392  %sext_ln415_16 = sext i11 %trunc_ln708_363 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_16"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:394  %zext_ln415_366 = zext i1 %tmp_2521 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_366"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:395  %tmp_8_V = add i12 %sext_ln415_16, %zext_ln415_366

]]></Node>
<StgValue><ssdm name="tmp_8_V"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:396  %sext_ln415_17 = sext i12 %tmp_8_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_17"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:403  %tmp_2523 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_294, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2523"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:405  %zext_ln415_367 = zext i1 %tmp_2524 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_367"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:406  %tmp_8_V_6 = add i16 %zext_ln415_367, %trunc_ln708_364

]]></Node>
<StgValue><ssdm name="tmp_8_V_6"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:407  %tmp_2525 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_8_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2525"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:408  %xor_ln416_390 = xor i1 %tmp_2525, true

]]></Node>
<StgValue><ssdm name="xor_ln416_390"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:409  %and_ln416_358 = and i1 %tmp_2523, %xor_ln416_390

]]></Node>
<StgValue><ssdm name="and_ln416_358"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:410  %tmp_2526 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_8_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2526"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:411  %xor_ln779_8 = xor i1 %tmp_2522, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:412  %select_ln779_103 = select i1 %and_ln416_358, i1 %xor_ln779_8, i1 %tmp_2522

]]></Node>
<StgValue><ssdm name="select_ln779_103"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:413  %xor_ln785_662 = xor i1 %tmp_2522, %and_ln416_358

]]></Node>
<StgValue><ssdm name="xor_ln785_662"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:414  %or_ln785_466 = or i1 %tmp_2526, %xor_ln785_662

]]></Node>
<StgValue><ssdm name="or_ln785_466"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:415  %and_ln785_294 = and i1 %or_ln785_466, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln785_294"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:416  %and_ln786_8 = and i1 %tmp_2526, %select_ln779_103

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:417  %or_ln786_361 = or i1 %and_ln416_358, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_361"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:418  %xor_ln786_401 = xor i1 %or_ln786_361, true

]]></Node>
<StgValue><ssdm name="xor_ln786_401"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:419  %and_ln786_696 = and i1 %tmp_2522, %xor_ln786_401

]]></Node>
<StgValue><ssdm name="and_ln786_696"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:420  %or_ln340_1001 = or i1 %and_ln786_696, %and_ln785_294

]]></Node>
<StgValue><ssdm name="or_ln340_1001"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:421  %or_ln340_1216 = or i1 %and_ln786_8, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="or_ln340_1216"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:422  %or_ln340_1185 = or i1 %or_ln340_1216, %and_ln416_358

]]></Node>
<StgValue><ssdm name="or_ln340_1185"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:423  %select_ln340_460 = select i1 %or_ln340_1001, i16 32767, i16 %tmp_8_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_460"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:424  %tmp_8_V_7 = select i1 %and_ln786_696, i16 -32768, i16 %tmp_8_V_6

]]></Node>
<StgValue><ssdm name="tmp_8_V_7"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:425  %tmp_8_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_17, i16 %tmp_8_V_7

]]></Node>
<StgValue><ssdm name="tmp_8_V_8"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:426  %and_ln340_103 = and i1 %or_ln340_1185, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_103"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:427  %tmp_8_V_9 = select i1 %and_ln340_103, i16 %select_ln340_460, i16 %tmp_8_V_8

]]></Node>
<StgValue><ssdm name="tmp_8_V_9"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:430  %sext_ln415_18 = sext i11 %trunc_ln708_365 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_18"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:432  %zext_ln415_368 = zext i1 %tmp_2527 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_368"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:433  %tmp_9_V = add i12 %sext_ln415_18, %zext_ln415_368

]]></Node>
<StgValue><ssdm name="tmp_9_V"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:434  %sext_ln415_19 = sext i12 %tmp_9_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_19"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:441  %tmp_2529 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_295, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2529"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:443  %zext_ln415_369 = zext i1 %tmp_2530 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_369"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:444  %tmp_9_V_6 = add i16 %zext_ln415_369, %trunc_ln708_366

]]></Node>
<StgValue><ssdm name="tmp_9_V_6"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:445  %tmp_2531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_9_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2531"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:446  %xor_ln416_391 = xor i1 %tmp_2531, true

]]></Node>
<StgValue><ssdm name="xor_ln416_391"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:447  %and_ln416_359 = and i1 %tmp_2529, %xor_ln416_391

]]></Node>
<StgValue><ssdm name="and_ln416_359"/></StgValue>
</operation>

<operation id="784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:448  %tmp_2532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_9_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2532"/></StgValue>
</operation>

<operation id="785" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:449  %xor_ln779_9 = xor i1 %tmp_2528, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="786" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:450  %select_ln779_104 = select i1 %and_ln416_359, i1 %xor_ln779_9, i1 %tmp_2528

]]></Node>
<StgValue><ssdm name="select_ln779_104"/></StgValue>
</operation>

<operation id="787" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:451  %xor_ln785_663 = xor i1 %tmp_2528, %and_ln416_359

]]></Node>
<StgValue><ssdm name="xor_ln785_663"/></StgValue>
</operation>

<operation id="788" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:452  %or_ln785_467 = or i1 %tmp_2532, %xor_ln785_663

]]></Node>
<StgValue><ssdm name="or_ln785_467"/></StgValue>
</operation>

<operation id="789" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:453  %and_ln785_295 = and i1 %or_ln785_467, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln785_295"/></StgValue>
</operation>

<operation id="790" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:454  %and_ln786_9 = and i1 %tmp_2532, %select_ln779_104

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="791" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:455  %or_ln786_362 = or i1 %and_ln416_359, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_362"/></StgValue>
</operation>

<operation id="792" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:456  %xor_ln786_402 = xor i1 %or_ln786_362, true

]]></Node>
<StgValue><ssdm name="xor_ln786_402"/></StgValue>
</operation>

<operation id="793" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:457  %and_ln786_698 = and i1 %tmp_2528, %xor_ln786_402

]]></Node>
<StgValue><ssdm name="and_ln786_698"/></StgValue>
</operation>

<operation id="794" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:458  %or_ln340_1004 = or i1 %and_ln786_698, %and_ln785_295

]]></Node>
<StgValue><ssdm name="or_ln340_1004"/></StgValue>
</operation>

<operation id="795" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:459  %or_ln340_1218 = or i1 %and_ln786_9, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="or_ln340_1218"/></StgValue>
</operation>

<operation id="796" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:460  %or_ln340_1187 = or i1 %or_ln340_1218, %and_ln416_359

]]></Node>
<StgValue><ssdm name="or_ln340_1187"/></StgValue>
</operation>

<operation id="797" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:461  %select_ln340_461 = select i1 %or_ln340_1004, i16 32767, i16 %tmp_9_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_461"/></StgValue>
</operation>

<operation id="798" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:462  %tmp_9_V_7 = select i1 %and_ln786_698, i16 -32768, i16 %tmp_9_V_6

]]></Node>
<StgValue><ssdm name="tmp_9_V_7"/></StgValue>
</operation>

<operation id="799" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:463  %tmp_9_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_19, i16 %tmp_9_V_7

]]></Node>
<StgValue><ssdm name="tmp_9_V_8"/></StgValue>
</operation>

<operation id="800" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:464  %and_ln340_104 = and i1 %or_ln340_1187, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_104"/></StgValue>
</operation>

<operation id="801" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:465  %tmp_9_V_9 = select i1 %and_ln340_104, i16 %select_ln340_461, i16 %tmp_9_V_8

]]></Node>
<StgValue><ssdm name="tmp_9_V_9"/></StgValue>
</operation>

<operation id="802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:468  %sext_ln415_20 = sext i11 %trunc_ln708_367 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_20"/></StgValue>
</operation>

<operation id="803" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:470  %zext_ln415_370 = zext i1 %tmp_2533 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_370"/></StgValue>
</operation>

<operation id="804" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:471  %tmp_10_V = add i12 %sext_ln415_20, %zext_ln415_370

]]></Node>
<StgValue><ssdm name="tmp_10_V"/></StgValue>
</operation>

<operation id="805" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:472  %sext_ln415_21 = sext i12 %tmp_10_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_21"/></StgValue>
</operation>

<operation id="806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:479  %tmp_2535 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_296, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2535"/></StgValue>
</operation>

<operation id="807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:481  %zext_ln415_371 = zext i1 %tmp_2536 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_371"/></StgValue>
</operation>

<operation id="808" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:482  %tmp_10_V_6 = add i16 %zext_ln415_371, %trunc_ln708_368

]]></Node>
<StgValue><ssdm name="tmp_10_V_6"/></StgValue>
</operation>

<operation id="809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:483  %tmp_2537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2537"/></StgValue>
</operation>

<operation id="810" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:484  %xor_ln416_392 = xor i1 %tmp_2537, true

]]></Node>
<StgValue><ssdm name="xor_ln416_392"/></StgValue>
</operation>

<operation id="811" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:485  %and_ln416_360 = and i1 %tmp_2535, %xor_ln416_392

]]></Node>
<StgValue><ssdm name="and_ln416_360"/></StgValue>
</operation>

<operation id="812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:486  %tmp_2538 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2538"/></StgValue>
</operation>

<operation id="813" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:487  %xor_ln779_10 = xor i1 %tmp_2534, true

]]></Node>
<StgValue><ssdm name="xor_ln779_10"/></StgValue>
</operation>

<operation id="814" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:488  %select_ln779_105 = select i1 %and_ln416_360, i1 %xor_ln779_10, i1 %tmp_2534

]]></Node>
<StgValue><ssdm name="select_ln779_105"/></StgValue>
</operation>

<operation id="815" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:489  %xor_ln785_664 = xor i1 %tmp_2534, %and_ln416_360

]]></Node>
<StgValue><ssdm name="xor_ln785_664"/></StgValue>
</operation>

<operation id="816" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:490  %or_ln785_468 = or i1 %tmp_2538, %xor_ln785_664

]]></Node>
<StgValue><ssdm name="or_ln785_468"/></StgValue>
</operation>

<operation id="817" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:491  %and_ln785_296 = and i1 %or_ln785_468, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="and_ln785_296"/></StgValue>
</operation>

<operation id="818" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:492  %and_ln786_10 = and i1 %tmp_2538, %select_ln779_105

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="819" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:493  %or_ln786_363 = or i1 %and_ln416_360, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_363"/></StgValue>
</operation>

<operation id="820" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:494  %xor_ln786_403 = xor i1 %or_ln786_363, true

]]></Node>
<StgValue><ssdm name="xor_ln786_403"/></StgValue>
</operation>

<operation id="821" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:495  %and_ln786_700 = and i1 %tmp_2534, %xor_ln786_403

]]></Node>
<StgValue><ssdm name="and_ln786_700"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:496  %or_ln340_1007 = or i1 %and_ln786_700, %and_ln785_296

]]></Node>
<StgValue><ssdm name="or_ln340_1007"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:497  %or_ln340_1220 = or i1 %and_ln786_10, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="or_ln340_1220"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:498  %or_ln340_1189 = or i1 %or_ln340_1220, %and_ln416_360

]]></Node>
<StgValue><ssdm name="or_ln340_1189"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:499  %select_ln340_462 = select i1 %or_ln340_1007, i16 32767, i16 %tmp_10_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_462"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:500  %tmp_10_V_7 = select i1 %and_ln786_700, i16 -32768, i16 %tmp_10_V_6

]]></Node>
<StgValue><ssdm name="tmp_10_V_7"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:501  %tmp_10_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_21, i16 %tmp_10_V_7

]]></Node>
<StgValue><ssdm name="tmp_10_V_8"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:502  %and_ln340_105 = and i1 %or_ln340_1189, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_105"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:503  %tmp_10_V_9 = select i1 %and_ln340_105, i16 %select_ln340_462, i16 %tmp_10_V_8

]]></Node>
<StgValue><ssdm name="tmp_10_V_9"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:506  %sext_ln415_22 = sext i11 %trunc_ln708_369 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_22"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:508  %zext_ln415_372 = zext i1 %tmp_2539 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_372"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:509  %tmp_11_V = add i12 %sext_ln415_22, %zext_ln415_372

]]></Node>
<StgValue><ssdm name="tmp_11_V"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:510  %sext_ln415_23 = sext i12 %tmp_11_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_23"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:517  %tmp_2541 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_297, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2541"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:519  %zext_ln415_373 = zext i1 %tmp_2542 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_373"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:520  %tmp_11_V_6 = add i16 %zext_ln415_373, %trunc_ln708_370

]]></Node>
<StgValue><ssdm name="tmp_11_V_6"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:521  %tmp_2543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_11_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2543"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:522  %xor_ln416_393 = xor i1 %tmp_2543, true

]]></Node>
<StgValue><ssdm name="xor_ln416_393"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:523  %and_ln416_361 = and i1 %tmp_2541, %xor_ln416_393

]]></Node>
<StgValue><ssdm name="and_ln416_361"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:524  %tmp_2544 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_11_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2544"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:525  %xor_ln779_11 = xor i1 %tmp_2540, true

]]></Node>
<StgValue><ssdm name="xor_ln779_11"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:526  %select_ln779_106 = select i1 %and_ln416_361, i1 %xor_ln779_11, i1 %tmp_2540

]]></Node>
<StgValue><ssdm name="select_ln779_106"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:527  %xor_ln785_665 = xor i1 %tmp_2540, %and_ln416_361

]]></Node>
<StgValue><ssdm name="xor_ln785_665"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:528  %or_ln785_469 = or i1 %tmp_2544, %xor_ln785_665

]]></Node>
<StgValue><ssdm name="or_ln785_469"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:529  %and_ln785_297 = and i1 %or_ln785_469, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="and_ln785_297"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:530  %and_ln786_11 = and i1 %tmp_2544, %select_ln779_106

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:531  %or_ln786_364 = or i1 %and_ln416_361, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_364"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:532  %xor_ln786_404 = xor i1 %or_ln786_364, true

]]></Node>
<StgValue><ssdm name="xor_ln786_404"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:533  %and_ln786_702 = and i1 %tmp_2540, %xor_ln786_404

]]></Node>
<StgValue><ssdm name="and_ln786_702"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:534  %or_ln340_1010 = or i1 %and_ln786_702, %and_ln785_297

]]></Node>
<StgValue><ssdm name="or_ln340_1010"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:535  %or_ln340_1222 = or i1 %and_ln786_11, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="or_ln340_1222"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:536  %or_ln340_1191 = or i1 %or_ln340_1222, %and_ln416_361

]]></Node>
<StgValue><ssdm name="or_ln340_1191"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:537  %select_ln340_463 = select i1 %or_ln340_1010, i16 32767, i16 %tmp_11_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_463"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:538  %tmp_11_V_7 = select i1 %and_ln786_702, i16 -32768, i16 %tmp_11_V_6

]]></Node>
<StgValue><ssdm name="tmp_11_V_7"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:539  %tmp_11_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_23, i16 %tmp_11_V_7

]]></Node>
<StgValue><ssdm name="tmp_11_V_8"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:540  %and_ln340_106 = and i1 %or_ln340_1191, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_106"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:541  %tmp_11_V_9 = select i1 %and_ln340_106, i16 %select_ln340_463, i16 %tmp_11_V_8

]]></Node>
<StgValue><ssdm name="tmp_11_V_9"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:544  %sext_ln415_24 = sext i11 %trunc_ln708_371 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_24"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:546  %zext_ln415_374 = zext i1 %tmp_2545 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_374"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:547  %tmp_12_V = add i12 %sext_ln415_24, %zext_ln415_374

]]></Node>
<StgValue><ssdm name="tmp_12_V"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:548  %sext_ln415_25 = sext i12 %tmp_12_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_25"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:555  %tmp_2547 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_298, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2547"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:557  %zext_ln415_375 = zext i1 %tmp_2548 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_375"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:558  %tmp_12_V_6 = add i16 %zext_ln415_375, %trunc_ln708_372

]]></Node>
<StgValue><ssdm name="tmp_12_V_6"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:559  %tmp_2549 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2549"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:560  %xor_ln416_394 = xor i1 %tmp_2549, true

]]></Node>
<StgValue><ssdm name="xor_ln416_394"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:561  %and_ln416_362 = and i1 %tmp_2547, %xor_ln416_394

]]></Node>
<StgValue><ssdm name="and_ln416_362"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:562  %tmp_2550 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2550"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:563  %xor_ln779_12 = xor i1 %tmp_2546, true

]]></Node>
<StgValue><ssdm name="xor_ln779_12"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:564  %select_ln779_107 = select i1 %and_ln416_362, i1 %xor_ln779_12, i1 %tmp_2546

]]></Node>
<StgValue><ssdm name="select_ln779_107"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:565  %xor_ln785_666 = xor i1 %tmp_2546, %and_ln416_362

]]></Node>
<StgValue><ssdm name="xor_ln785_666"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:566  %or_ln785_470 = or i1 %tmp_2550, %xor_ln785_666

]]></Node>
<StgValue><ssdm name="or_ln785_470"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:567  %and_ln785_298 = and i1 %or_ln785_470, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="and_ln785_298"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:568  %and_ln786_12 = and i1 %tmp_2550, %select_ln779_107

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:569  %or_ln786_365 = or i1 %and_ln416_362, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_365"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:570  %xor_ln786_405 = xor i1 %or_ln786_365, true

]]></Node>
<StgValue><ssdm name="xor_ln786_405"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:571  %and_ln786_704 = and i1 %tmp_2546, %xor_ln786_405

]]></Node>
<StgValue><ssdm name="and_ln786_704"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:572  %or_ln340_1013 = or i1 %and_ln786_704, %and_ln785_298

]]></Node>
<StgValue><ssdm name="or_ln340_1013"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:573  %or_ln340_1224 = or i1 %and_ln786_12, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="or_ln340_1224"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:574  %or_ln340_1193 = or i1 %or_ln340_1224, %and_ln416_362

]]></Node>
<StgValue><ssdm name="or_ln340_1193"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:575  %select_ln340_464 = select i1 %or_ln340_1013, i16 32767, i16 %tmp_12_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_464"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:576  %tmp_12_V_7 = select i1 %and_ln786_704, i16 -32768, i16 %tmp_12_V_6

]]></Node>
<StgValue><ssdm name="tmp_12_V_7"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:577  %tmp_12_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_25, i16 %tmp_12_V_7

]]></Node>
<StgValue><ssdm name="tmp_12_V_8"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:578  %and_ln340_107 = and i1 %or_ln340_1193, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_107"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:579  %tmp_12_V_9 = select i1 %and_ln340_107, i16 %select_ln340_464, i16 %tmp_12_V_8

]]></Node>
<StgValue><ssdm name="tmp_12_V_9"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:582  %sext_ln415_26 = sext i11 %trunc_ln708_373 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_26"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:584  %zext_ln415_376 = zext i1 %tmp_2551 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_376"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:585  %tmp_13_V = add i12 %sext_ln415_26, %zext_ln415_376

]]></Node>
<StgValue><ssdm name="tmp_13_V"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:586  %sext_ln415_27 = sext i12 %tmp_13_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_27"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:593  %tmp_2553 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_299, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2553"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:595  %zext_ln415_377 = zext i1 %tmp_2554 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_377"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:596  %tmp_13_V_6 = add i16 %zext_ln415_377, %trunc_ln708_374

]]></Node>
<StgValue><ssdm name="tmp_13_V_6"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:597  %tmp_2555 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_13_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2555"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:598  %xor_ln416_395 = xor i1 %tmp_2555, true

]]></Node>
<StgValue><ssdm name="xor_ln416_395"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:599  %and_ln416_363 = and i1 %tmp_2553, %xor_ln416_395

]]></Node>
<StgValue><ssdm name="and_ln416_363"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:600  %tmp_2556 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_13_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2556"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:601  %xor_ln779_13 = xor i1 %tmp_2552, true

]]></Node>
<StgValue><ssdm name="xor_ln779_13"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:602  %select_ln779_108 = select i1 %and_ln416_363, i1 %xor_ln779_13, i1 %tmp_2552

]]></Node>
<StgValue><ssdm name="select_ln779_108"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:603  %xor_ln785_667 = xor i1 %tmp_2552, %and_ln416_363

]]></Node>
<StgValue><ssdm name="xor_ln785_667"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:604  %or_ln785_471 = or i1 %tmp_2556, %xor_ln785_667

]]></Node>
<StgValue><ssdm name="or_ln785_471"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:605  %and_ln785_299 = and i1 %or_ln785_471, %xor_ln779_13

]]></Node>
<StgValue><ssdm name="and_ln785_299"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:606  %and_ln786_13 = and i1 %tmp_2556, %select_ln779_108

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:607  %or_ln786_366 = or i1 %and_ln416_363, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_366"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:608  %xor_ln786_406 = xor i1 %or_ln786_366, true

]]></Node>
<StgValue><ssdm name="xor_ln786_406"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:609  %and_ln786_706 = and i1 %tmp_2552, %xor_ln786_406

]]></Node>
<StgValue><ssdm name="and_ln786_706"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:610  %or_ln340_1016 = or i1 %and_ln786_706, %and_ln785_299

]]></Node>
<StgValue><ssdm name="or_ln340_1016"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:611  %or_ln340_1226 = or i1 %and_ln786_13, %xor_ln779_13

]]></Node>
<StgValue><ssdm name="or_ln340_1226"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:612  %or_ln340_1195 = or i1 %or_ln340_1226, %and_ln416_363

]]></Node>
<StgValue><ssdm name="or_ln340_1195"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:613  %select_ln340_465 = select i1 %or_ln340_1016, i16 32767, i16 %tmp_13_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_465"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:614  %tmp_13_V_7 = select i1 %and_ln786_706, i16 -32768, i16 %tmp_13_V_6

]]></Node>
<StgValue><ssdm name="tmp_13_V_7"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:615  %tmp_13_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_27, i16 %tmp_13_V_7

]]></Node>
<StgValue><ssdm name="tmp_13_V_8"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:616  %and_ln340_108 = and i1 %or_ln340_1195, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_108"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:617  %tmp_13_V_9 = select i1 %and_ln340_108, i16 %select_ln340_465, i16 %tmp_13_V_8

]]></Node>
<StgValue><ssdm name="tmp_13_V_9"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:620  %sext_ln415_28 = sext i11 %trunc_ln708_375 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_28"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:622  %zext_ln415_378 = zext i1 %tmp_2557 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_378"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:623  %tmp_14_V = add i12 %sext_ln415_28, %zext_ln415_378

]]></Node>
<StgValue><ssdm name="tmp_14_V"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:624  %sext_ln415_29 = sext i12 %tmp_14_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_29"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:631  %tmp_2559 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_300, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2559"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:633  %zext_ln415_379 = zext i1 %tmp_2560 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_379"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:634  %tmp_14_V_6 = add i16 %zext_ln415_379, %trunc_ln708_376

]]></Node>
<StgValue><ssdm name="tmp_14_V_6"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:635  %tmp_2561 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_14_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2561"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:636  %xor_ln416_396 = xor i1 %tmp_2561, true

]]></Node>
<StgValue><ssdm name="xor_ln416_396"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:637  %and_ln416_364 = and i1 %tmp_2559, %xor_ln416_396

]]></Node>
<StgValue><ssdm name="and_ln416_364"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:638  %tmp_2562 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_14_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2562"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:639  %xor_ln779_14 = xor i1 %tmp_2558, true

]]></Node>
<StgValue><ssdm name="xor_ln779_14"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:640  %select_ln779_109 = select i1 %and_ln416_364, i1 %xor_ln779_14, i1 %tmp_2558

]]></Node>
<StgValue><ssdm name="select_ln779_109"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:641  %xor_ln785_668 = xor i1 %tmp_2558, %and_ln416_364

]]></Node>
<StgValue><ssdm name="xor_ln785_668"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:642  %or_ln785_472 = or i1 %tmp_2562, %xor_ln785_668

]]></Node>
<StgValue><ssdm name="or_ln785_472"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:643  %and_ln785_300 = and i1 %or_ln785_472, %xor_ln779_14

]]></Node>
<StgValue><ssdm name="and_ln785_300"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:644  %and_ln786_14 = and i1 %tmp_2562, %select_ln779_109

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:645  %or_ln786_367 = or i1 %and_ln416_364, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_367"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:646  %xor_ln786_407 = xor i1 %or_ln786_367, true

]]></Node>
<StgValue><ssdm name="xor_ln786_407"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:647  %and_ln786_708 = and i1 %tmp_2558, %xor_ln786_407

]]></Node>
<StgValue><ssdm name="and_ln786_708"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:648  %or_ln340_1019 = or i1 %and_ln786_708, %and_ln785_300

]]></Node>
<StgValue><ssdm name="or_ln340_1019"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:649  %or_ln340_1228 = or i1 %and_ln786_14, %xor_ln779_14

]]></Node>
<StgValue><ssdm name="or_ln340_1228"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:650  %or_ln340_1197 = or i1 %or_ln340_1228, %and_ln416_364

]]></Node>
<StgValue><ssdm name="or_ln340_1197"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:651  %select_ln340_466 = select i1 %or_ln340_1019, i16 32767, i16 %tmp_14_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_466"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:652  %tmp_14_V_7 = select i1 %and_ln786_708, i16 -32768, i16 %tmp_14_V_6

]]></Node>
<StgValue><ssdm name="tmp_14_V_7"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:653  %tmp_14_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_29, i16 %tmp_14_V_7

]]></Node>
<StgValue><ssdm name="tmp_14_V_8"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:654  %and_ln340_109 = and i1 %or_ln340_1197, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_109"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:655  %tmp_14_V_9 = select i1 %and_ln340_109, i16 %select_ln340_466, i16 %tmp_14_V_8

]]></Node>
<StgValue><ssdm name="tmp_14_V_9"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:658  %sext_ln415_30 = sext i11 %trunc_ln708_377 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_30"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:660  %zext_ln415_380 = zext i1 %tmp_2563 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_380"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:661  %tmp_15_V = add i12 %sext_ln415_30, %zext_ln415_380

]]></Node>
<StgValue><ssdm name="tmp_15_V"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:662  %sext_ln415_31 = sext i12 %tmp_15_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_31"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:669  %tmp_2565 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_301, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2565"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:671  %zext_ln415_381 = zext i1 %tmp_2566 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_381"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:672  %tmp_15_V_6 = add i16 %zext_ln415_381, %trunc_ln708_378

]]></Node>
<StgValue><ssdm name="tmp_15_V_6"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:673  %tmp_2567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_15_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2567"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:674  %xor_ln416_397 = xor i1 %tmp_2567, true

]]></Node>
<StgValue><ssdm name="xor_ln416_397"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:675  %and_ln416_365 = and i1 %tmp_2565, %xor_ln416_397

]]></Node>
<StgValue><ssdm name="and_ln416_365"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:676  %tmp_2568 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_15_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2568"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:677  %xor_ln779_15 = xor i1 %tmp_2564, true

]]></Node>
<StgValue><ssdm name="xor_ln779_15"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:678  %select_ln779_110 = select i1 %and_ln416_365, i1 %xor_ln779_15, i1 %tmp_2564

]]></Node>
<StgValue><ssdm name="select_ln779_110"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:679  %xor_ln785_669 = xor i1 %tmp_2564, %and_ln416_365

]]></Node>
<StgValue><ssdm name="xor_ln785_669"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:680  %or_ln785_473 = or i1 %tmp_2568, %xor_ln785_669

]]></Node>
<StgValue><ssdm name="or_ln785_473"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:681  %and_ln785_301 = and i1 %or_ln785_473, %xor_ln779_15

]]></Node>
<StgValue><ssdm name="and_ln785_301"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:682  %and_ln786_15 = and i1 %tmp_2568, %select_ln779_110

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:683  %or_ln786_368 = or i1 %and_ln416_365, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_368"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:684  %xor_ln786_408 = xor i1 %or_ln786_368, true

]]></Node>
<StgValue><ssdm name="xor_ln786_408"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:685  %and_ln786_710 = and i1 %tmp_2564, %xor_ln786_408

]]></Node>
<StgValue><ssdm name="and_ln786_710"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:686  %or_ln340_1022 = or i1 %and_ln786_710, %and_ln785_301

]]></Node>
<StgValue><ssdm name="or_ln340_1022"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:687  %or_ln340_1230 = or i1 %and_ln786_15, %xor_ln779_15

]]></Node>
<StgValue><ssdm name="or_ln340_1230"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:688  %or_ln340_1199 = or i1 %or_ln340_1230, %and_ln416_365

]]></Node>
<StgValue><ssdm name="or_ln340_1199"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:689  %select_ln340_467 = select i1 %or_ln340_1022, i16 32767, i16 %tmp_15_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_467"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:690  %tmp_15_V_7 = select i1 %and_ln786_710, i16 -32768, i16 %tmp_15_V_6

]]></Node>
<StgValue><ssdm name="tmp_15_V_7"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:691  %tmp_15_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_31, i16 %tmp_15_V_7

]]></Node>
<StgValue><ssdm name="tmp_15_V_8"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:692  %and_ln340_110 = and i1 %or_ln340_1199, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_110"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:693  %tmp_15_V_9 = select i1 %and_ln340_110, i16 %select_ln340_467, i16 %tmp_15_V_8

]]></Node>
<StgValue><ssdm name="tmp_15_V_9"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:696  %sext_ln415_32 = sext i11 %trunc_ln708_379 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_32"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:698  %zext_ln415_382 = zext i1 %tmp_2569 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_382"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:699  %tmp_16_V = add i12 %sext_ln415_32, %zext_ln415_382

]]></Node>
<StgValue><ssdm name="tmp_16_V"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:700  %sext_ln415_33 = sext i12 %tmp_16_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_33"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:707  %tmp_2571 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_302, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2571"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:709  %zext_ln415_383 = zext i1 %tmp_2572 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_383"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:710  %tmp_16_V_6 = add i16 %zext_ln415_383, %trunc_ln708_380

]]></Node>
<StgValue><ssdm name="tmp_16_V_6"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:711  %tmp_2573 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_16_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2573"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:712  %xor_ln416_398 = xor i1 %tmp_2573, true

]]></Node>
<StgValue><ssdm name="xor_ln416_398"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:713  %and_ln416_366 = and i1 %tmp_2571, %xor_ln416_398

]]></Node>
<StgValue><ssdm name="and_ln416_366"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:714  %tmp_2574 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_16_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2574"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:715  %xor_ln779_16 = xor i1 %tmp_2570, true

]]></Node>
<StgValue><ssdm name="xor_ln779_16"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:716  %select_ln779_111 = select i1 %and_ln416_366, i1 %xor_ln779_16, i1 %tmp_2570

]]></Node>
<StgValue><ssdm name="select_ln779_111"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:717  %xor_ln785_670 = xor i1 %tmp_2570, %and_ln416_366

]]></Node>
<StgValue><ssdm name="xor_ln785_670"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:718  %or_ln785_474 = or i1 %tmp_2574, %xor_ln785_670

]]></Node>
<StgValue><ssdm name="or_ln785_474"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:719  %and_ln785_302 = and i1 %or_ln785_474, %xor_ln779_16

]]></Node>
<StgValue><ssdm name="and_ln785_302"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:720  %and_ln786_16 = and i1 %tmp_2574, %select_ln779_111

]]></Node>
<StgValue><ssdm name="and_ln786_16"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:721  %or_ln786_369 = or i1 %and_ln416_366, %and_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_369"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:722  %xor_ln786_409 = xor i1 %or_ln786_369, true

]]></Node>
<StgValue><ssdm name="xor_ln786_409"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:723  %and_ln786_712 = and i1 %tmp_2570, %xor_ln786_409

]]></Node>
<StgValue><ssdm name="and_ln786_712"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:724  %or_ln340_1025 = or i1 %and_ln786_712, %and_ln785_302

]]></Node>
<StgValue><ssdm name="or_ln340_1025"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:725  %or_ln340_1232 = or i1 %and_ln786_16, %xor_ln779_16

]]></Node>
<StgValue><ssdm name="or_ln340_1232"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:726  %or_ln340_1201 = or i1 %or_ln340_1232, %and_ln416_366

]]></Node>
<StgValue><ssdm name="or_ln340_1201"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:727  %select_ln340_468 = select i1 %or_ln340_1025, i16 32767, i16 %tmp_16_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_468"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:728  %tmp_16_V_7 = select i1 %and_ln786_712, i16 -32768, i16 %tmp_16_V_6

]]></Node>
<StgValue><ssdm name="tmp_16_V_7"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:729  %tmp_16_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_33, i16 %tmp_16_V_7

]]></Node>
<StgValue><ssdm name="tmp_16_V_8"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:730  %and_ln340_111 = and i1 %or_ln340_1201, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_111"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:731  %tmp_16_V_9 = select i1 %and_ln340_111, i16 %select_ln340_468, i16 %tmp_16_V_8

]]></Node>
<StgValue><ssdm name="tmp_16_V_9"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:734  %sext_ln415_34 = sext i11 %trunc_ln708_381 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_34"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:736  %zext_ln415_384 = zext i1 %tmp_2575 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_384"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:737  %tmp_17_V = add i12 %sext_ln415_34, %zext_ln415_384

]]></Node>
<StgValue><ssdm name="tmp_17_V"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:738  %sext_ln415_35 = sext i12 %tmp_17_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_35"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:745  %tmp_2577 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_303, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2577"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:747  %zext_ln415_385 = zext i1 %tmp_2578 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_385"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:748  %tmp_17_V_6 = add i16 %zext_ln415_385, %trunc_ln708_382

]]></Node>
<StgValue><ssdm name="tmp_17_V_6"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:749  %tmp_2579 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2579"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:750  %xor_ln416_399 = xor i1 %tmp_2579, true

]]></Node>
<StgValue><ssdm name="xor_ln416_399"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:751  %and_ln416_367 = and i1 %tmp_2577, %xor_ln416_399

]]></Node>
<StgValue><ssdm name="and_ln416_367"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:752  %tmp_2580 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2580"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:753  %xor_ln779_17 = xor i1 %tmp_2576, true

]]></Node>
<StgValue><ssdm name="xor_ln779_17"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:754  %select_ln779_112 = select i1 %and_ln416_367, i1 %xor_ln779_17, i1 %tmp_2576

]]></Node>
<StgValue><ssdm name="select_ln779_112"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:755  %xor_ln785_671 = xor i1 %tmp_2576, %and_ln416_367

]]></Node>
<StgValue><ssdm name="xor_ln785_671"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:756  %or_ln785_475 = or i1 %tmp_2580, %xor_ln785_671

]]></Node>
<StgValue><ssdm name="or_ln785_475"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:757  %and_ln785_303 = and i1 %or_ln785_475, %xor_ln779_17

]]></Node>
<StgValue><ssdm name="and_ln785_303"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:758  %and_ln786_17 = and i1 %tmp_2580, %select_ln779_112

]]></Node>
<StgValue><ssdm name="and_ln786_17"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:759  %or_ln786_370 = or i1 %and_ln416_367, %and_ln786_17

]]></Node>
<StgValue><ssdm name="or_ln786_370"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:760  %xor_ln786_410 = xor i1 %or_ln786_370, true

]]></Node>
<StgValue><ssdm name="xor_ln786_410"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:761  %and_ln786_714 = and i1 %tmp_2576, %xor_ln786_410

]]></Node>
<StgValue><ssdm name="and_ln786_714"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:762  %or_ln340_1028 = or i1 %and_ln786_714, %and_ln785_303

]]></Node>
<StgValue><ssdm name="or_ln340_1028"/></StgValue>
</operation>

<operation id="1019" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:763  %or_ln340_1233 = or i1 %and_ln786_17, %xor_ln779_17

]]></Node>
<StgValue><ssdm name="or_ln340_1233"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:764  %or_ln340_1203 = or i1 %or_ln340_1233, %and_ln416_367

]]></Node>
<StgValue><ssdm name="or_ln340_1203"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:765  %select_ln340_469 = select i1 %or_ln340_1028, i16 32767, i16 %tmp_17_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_469"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:766  %tmp_17_V_7 = select i1 %and_ln786_714, i16 -32768, i16 %tmp_17_V_6

]]></Node>
<StgValue><ssdm name="tmp_17_V_7"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:767  %tmp_17_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_35, i16 %tmp_17_V_7

]]></Node>
<StgValue><ssdm name="tmp_17_V_8"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:768  %and_ln340_112 = and i1 %or_ln340_1203, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_112"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:769  %tmp_17_V_9 = select i1 %and_ln340_112, i16 %select_ln340_469, i16 %tmp_17_V_8

]]></Node>
<StgValue><ssdm name="tmp_17_V_9"/></StgValue>
</operation>

<operation id="1026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:772  %sext_ln415_36 = sext i11 %trunc_ln708_383 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_36"/></StgValue>
</operation>

<operation id="1027" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:774  %zext_ln415_386 = zext i1 %tmp_2581 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_386"/></StgValue>
</operation>

<operation id="1028" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:775  %tmp_18_V = add i12 %sext_ln415_36, %zext_ln415_386

]]></Node>
<StgValue><ssdm name="tmp_18_V"/></StgValue>
</operation>

<operation id="1029" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:776  %sext_ln415_37 = sext i12 %tmp_18_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_37"/></StgValue>
</operation>

<operation id="1030" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:783  %tmp_2583 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_304, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2583"/></StgValue>
</operation>

<operation id="1031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:785  %zext_ln415_387 = zext i1 %tmp_2584 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_387"/></StgValue>
</operation>

<operation id="1032" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:786  %tmp_18_V_6 = add i16 %zext_ln415_387, %trunc_ln708_384

]]></Node>
<StgValue><ssdm name="tmp_18_V_6"/></StgValue>
</operation>

<operation id="1033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:787  %tmp_2585 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2585"/></StgValue>
</operation>

<operation id="1034" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:788  %xor_ln416_400 = xor i1 %tmp_2585, true

]]></Node>
<StgValue><ssdm name="xor_ln416_400"/></StgValue>
</operation>

<operation id="1035" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:789  %and_ln416_368 = and i1 %tmp_2583, %xor_ln416_400

]]></Node>
<StgValue><ssdm name="and_ln416_368"/></StgValue>
</operation>

<operation id="1036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:790  %tmp_2586 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2586"/></StgValue>
</operation>

<operation id="1037" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:791  %xor_ln779_18 = xor i1 %tmp_2582, true

]]></Node>
<StgValue><ssdm name="xor_ln779_18"/></StgValue>
</operation>

<operation id="1038" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:792  %select_ln779_113 = select i1 %and_ln416_368, i1 %xor_ln779_18, i1 %tmp_2582

]]></Node>
<StgValue><ssdm name="select_ln779_113"/></StgValue>
</operation>

<operation id="1039" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:793  %xor_ln785_672 = xor i1 %tmp_2582, %and_ln416_368

]]></Node>
<StgValue><ssdm name="xor_ln785_672"/></StgValue>
</operation>

<operation id="1040" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:794  %or_ln785_476 = or i1 %tmp_2586, %xor_ln785_672

]]></Node>
<StgValue><ssdm name="or_ln785_476"/></StgValue>
</operation>

<operation id="1041" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:795  %and_ln785_304 = and i1 %or_ln785_476, %xor_ln779_18

]]></Node>
<StgValue><ssdm name="and_ln785_304"/></StgValue>
</operation>

<operation id="1042" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:796  %and_ln786_18 = and i1 %tmp_2586, %select_ln779_113

]]></Node>
<StgValue><ssdm name="and_ln786_18"/></StgValue>
</operation>

<operation id="1043" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:797  %or_ln786_371 = or i1 %and_ln416_368, %and_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_371"/></StgValue>
</operation>

<operation id="1044" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:798  %xor_ln786_411 = xor i1 %or_ln786_371, true

]]></Node>
<StgValue><ssdm name="xor_ln786_411"/></StgValue>
</operation>

<operation id="1045" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:799  %and_ln786_716 = and i1 %tmp_2582, %xor_ln786_411

]]></Node>
<StgValue><ssdm name="and_ln786_716"/></StgValue>
</operation>

<operation id="1046" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:800  %or_ln340_1031 = or i1 %and_ln786_716, %and_ln785_304

]]></Node>
<StgValue><ssdm name="or_ln340_1031"/></StgValue>
</operation>

<operation id="1047" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:801  %or_ln340_1234 = or i1 %and_ln786_18, %xor_ln779_18

]]></Node>
<StgValue><ssdm name="or_ln340_1234"/></StgValue>
</operation>

<operation id="1048" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:802  %or_ln340_1205 = or i1 %or_ln340_1234, %and_ln416_368

]]></Node>
<StgValue><ssdm name="or_ln340_1205"/></StgValue>
</operation>

<operation id="1049" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:803  %select_ln340_470 = select i1 %or_ln340_1031, i16 32767, i16 %tmp_18_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_470"/></StgValue>
</operation>

<operation id="1050" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:804  %tmp_18_V_7 = select i1 %and_ln786_716, i16 -32768, i16 %tmp_18_V_6

]]></Node>
<StgValue><ssdm name="tmp_18_V_7"/></StgValue>
</operation>

<operation id="1051" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:805  %tmp_18_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_37, i16 %tmp_18_V_7

]]></Node>
<StgValue><ssdm name="tmp_18_V_8"/></StgValue>
</operation>

<operation id="1052" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:806  %and_ln340_113 = and i1 %or_ln340_1205, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_113"/></StgValue>
</operation>

<operation id="1053" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:807  %tmp_18_V_9 = select i1 %and_ln340_113, i16 %select_ln340_470, i16 %tmp_18_V_8

]]></Node>
<StgValue><ssdm name="tmp_18_V_9"/></StgValue>
</operation>

<operation id="1054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:810  %sext_ln415_38 = sext i11 %trunc_ln708_385 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_38"/></StgValue>
</operation>

<operation id="1055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:812  %zext_ln415_388 = zext i1 %tmp_2587 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_388"/></StgValue>
</operation>

<operation id="1056" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:813  %tmp_19_V = add i12 %sext_ln415_38, %zext_ln415_388

]]></Node>
<StgValue><ssdm name="tmp_19_V"/></StgValue>
</operation>

<operation id="1057" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:814  %sext_ln415_39 = sext i12 %tmp_19_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_39"/></StgValue>
</operation>

<operation id="1058" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:821  %tmp_2589 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_305, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2589"/></StgValue>
</operation>

<operation id="1059" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:823  %zext_ln415_389 = zext i1 %tmp_2590 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_389"/></StgValue>
</operation>

<operation id="1060" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:824  %tmp_19_V_6 = add i16 %zext_ln415_389, %trunc_ln708_386

]]></Node>
<StgValue><ssdm name="tmp_19_V_6"/></StgValue>
</operation>

<operation id="1061" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:825  %tmp_2591 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_19_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2591"/></StgValue>
</operation>

<operation id="1062" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:826  %xor_ln416_401 = xor i1 %tmp_2591, true

]]></Node>
<StgValue><ssdm name="xor_ln416_401"/></StgValue>
</operation>

<operation id="1063" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:827  %and_ln416_369 = and i1 %tmp_2589, %xor_ln416_401

]]></Node>
<StgValue><ssdm name="and_ln416_369"/></StgValue>
</operation>

<operation id="1064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:828  %tmp_2592 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_19_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2592"/></StgValue>
</operation>

<operation id="1065" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:829  %xor_ln779_19 = xor i1 %tmp_2588, true

]]></Node>
<StgValue><ssdm name="xor_ln779_19"/></StgValue>
</operation>

<operation id="1066" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:830  %select_ln779_114 = select i1 %and_ln416_369, i1 %xor_ln779_19, i1 %tmp_2588

]]></Node>
<StgValue><ssdm name="select_ln779_114"/></StgValue>
</operation>

<operation id="1067" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:831  %xor_ln785_673 = xor i1 %tmp_2588, %and_ln416_369

]]></Node>
<StgValue><ssdm name="xor_ln785_673"/></StgValue>
</operation>

<operation id="1068" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:832  %or_ln785_477 = or i1 %tmp_2592, %xor_ln785_673

]]></Node>
<StgValue><ssdm name="or_ln785_477"/></StgValue>
</operation>

<operation id="1069" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:833  %and_ln785_305 = and i1 %or_ln785_477, %xor_ln779_19

]]></Node>
<StgValue><ssdm name="and_ln785_305"/></StgValue>
</operation>

<operation id="1070" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:834  %and_ln786_19 = and i1 %tmp_2592, %select_ln779_114

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:835  %or_ln786_372 = or i1 %and_ln416_369, %and_ln786_19

]]></Node>
<StgValue><ssdm name="or_ln786_372"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:836  %xor_ln786_412 = xor i1 %or_ln786_372, true

]]></Node>
<StgValue><ssdm name="xor_ln786_412"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:837  %and_ln786_718 = and i1 %tmp_2588, %xor_ln786_412

]]></Node>
<StgValue><ssdm name="and_ln786_718"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:838  %or_ln340_1034 = or i1 %and_ln786_718, %and_ln785_305

]]></Node>
<StgValue><ssdm name="or_ln340_1034"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:839  %or_ln340_1235 = or i1 %and_ln786_19, %xor_ln779_19

]]></Node>
<StgValue><ssdm name="or_ln340_1235"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:840  %or_ln340_1207 = or i1 %or_ln340_1235, %and_ln416_369

]]></Node>
<StgValue><ssdm name="or_ln340_1207"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:841  %select_ln340_471 = select i1 %or_ln340_1034, i16 32767, i16 %tmp_19_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_471"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:842  %tmp_19_V_7 = select i1 %and_ln786_718, i16 -32768, i16 %tmp_19_V_6

]]></Node>
<StgValue><ssdm name="tmp_19_V_7"/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:843  %tmp_19_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_39, i16 %tmp_19_V_7

]]></Node>
<StgValue><ssdm name="tmp_19_V_8"/></StgValue>
</operation>

<operation id="1080" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:844  %and_ln340_114 = and i1 %or_ln340_1207, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_114"/></StgValue>
</operation>

<operation id="1081" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:845  %tmp_19_V_9 = select i1 %and_ln340_114, i16 %select_ln340_471, i16 %tmp_19_V_8

]]></Node>
<StgValue><ssdm name="tmp_19_V_9"/></StgValue>
</operation>

<operation id="1082" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:848  %sext_ln415_40 = sext i11 %trunc_ln708_387 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_40"/></StgValue>
</operation>

<operation id="1083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:850  %zext_ln415_390 = zext i1 %tmp_2593 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_390"/></StgValue>
</operation>

<operation id="1084" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:851  %tmp_20_V = add i12 %sext_ln415_40, %zext_ln415_390

]]></Node>
<StgValue><ssdm name="tmp_20_V"/></StgValue>
</operation>

<operation id="1085" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:852  %sext_ln415_41 = sext i12 %tmp_20_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_41"/></StgValue>
</operation>

<operation id="1086" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:859  %tmp_2595 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_306, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2595"/></StgValue>
</operation>

<operation id="1087" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:861  %zext_ln415_391 = zext i1 %tmp_2596 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_391"/></StgValue>
</operation>

<operation id="1088" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:862  %tmp_20_V_6 = add i16 %zext_ln415_391, %trunc_ln708_388

]]></Node>
<StgValue><ssdm name="tmp_20_V_6"/></StgValue>
</operation>

<operation id="1089" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:863  %tmp_2597 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_20_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2597"/></StgValue>
</operation>

<operation id="1090" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:864  %xor_ln416_402 = xor i1 %tmp_2597, true

]]></Node>
<StgValue><ssdm name="xor_ln416_402"/></StgValue>
</operation>

<operation id="1091" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:865  %and_ln416_370 = and i1 %tmp_2595, %xor_ln416_402

]]></Node>
<StgValue><ssdm name="and_ln416_370"/></StgValue>
</operation>

<operation id="1092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:866  %tmp_2598 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_20_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2598"/></StgValue>
</operation>

<operation id="1093" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:867  %xor_ln779_20 = xor i1 %tmp_2594, true

]]></Node>
<StgValue><ssdm name="xor_ln779_20"/></StgValue>
</operation>

<operation id="1094" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:868  %select_ln779_115 = select i1 %and_ln416_370, i1 %xor_ln779_20, i1 %tmp_2594

]]></Node>
<StgValue><ssdm name="select_ln779_115"/></StgValue>
</operation>

<operation id="1095" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:869  %xor_ln785_674 = xor i1 %tmp_2594, %and_ln416_370

]]></Node>
<StgValue><ssdm name="xor_ln785_674"/></StgValue>
</operation>

<operation id="1096" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:870  %or_ln785_478 = or i1 %tmp_2598, %xor_ln785_674

]]></Node>
<StgValue><ssdm name="or_ln785_478"/></StgValue>
</operation>

<operation id="1097" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:871  %and_ln785_306 = and i1 %or_ln785_478, %xor_ln779_20

]]></Node>
<StgValue><ssdm name="and_ln785_306"/></StgValue>
</operation>

<operation id="1098" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:872  %and_ln786_20 = and i1 %tmp_2598, %select_ln779_115

]]></Node>
<StgValue><ssdm name="and_ln786_20"/></StgValue>
</operation>

<operation id="1099" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:873  %or_ln786_373 = or i1 %and_ln416_370, %and_ln786_20

]]></Node>
<StgValue><ssdm name="or_ln786_373"/></StgValue>
</operation>

<operation id="1100" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:874  %xor_ln786_413 = xor i1 %or_ln786_373, true

]]></Node>
<StgValue><ssdm name="xor_ln786_413"/></StgValue>
</operation>

<operation id="1101" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:875  %and_ln786_720 = and i1 %tmp_2594, %xor_ln786_413

]]></Node>
<StgValue><ssdm name="and_ln786_720"/></StgValue>
</operation>

<operation id="1102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:876  %or_ln340_1037 = or i1 %and_ln786_720, %and_ln785_306

]]></Node>
<StgValue><ssdm name="or_ln340_1037"/></StgValue>
</operation>

<operation id="1103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:877  %or_ln340_1236 = or i1 %and_ln786_20, %xor_ln779_20

]]></Node>
<StgValue><ssdm name="or_ln340_1236"/></StgValue>
</operation>

<operation id="1104" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:878  %or_ln340_1209 = or i1 %or_ln340_1236, %and_ln416_370

]]></Node>
<StgValue><ssdm name="or_ln340_1209"/></StgValue>
</operation>

<operation id="1105" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:879  %select_ln340_472 = select i1 %or_ln340_1037, i16 32767, i16 %tmp_20_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_472"/></StgValue>
</operation>

<operation id="1106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:880  %tmp_20_V_7 = select i1 %and_ln786_720, i16 -32768, i16 %tmp_20_V_6

]]></Node>
<StgValue><ssdm name="tmp_20_V_7"/></StgValue>
</operation>

<operation id="1107" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:881  %tmp_20_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_41, i16 %tmp_20_V_7

]]></Node>
<StgValue><ssdm name="tmp_20_V_8"/></StgValue>
</operation>

<operation id="1108" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:882  %and_ln340_115 = and i1 %or_ln340_1209, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_115"/></StgValue>
</operation>

<operation id="1109" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:883  %tmp_20_V_9 = select i1 %and_ln340_115, i16 %select_ln340_472, i16 %tmp_20_V_8

]]></Node>
<StgValue><ssdm name="tmp_20_V_9"/></StgValue>
</operation>

<operation id="1110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:886  %sext_ln415_42 = sext i11 %trunc_ln708_389 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_42"/></StgValue>
</operation>

<operation id="1111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:888  %zext_ln415_392 = zext i1 %tmp_2599 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_392"/></StgValue>
</operation>

<operation id="1112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:889  %tmp_21_V = add i12 %sext_ln415_42, %zext_ln415_392

]]></Node>
<StgValue><ssdm name="tmp_21_V"/></StgValue>
</operation>

<operation id="1113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:890  %sext_ln415_43 = sext i12 %tmp_21_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_43"/></StgValue>
</operation>

<operation id="1114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:897  %tmp_2601 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_307, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2601"/></StgValue>
</operation>

<operation id="1115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:899  %zext_ln415_393 = zext i1 %tmp_2602 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_393"/></StgValue>
</operation>

<operation id="1116" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:900  %tmp_21_V_6 = add i16 %zext_ln415_393, %trunc_ln708_390

]]></Node>
<StgValue><ssdm name="tmp_21_V_6"/></StgValue>
</operation>

<operation id="1117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:901  %tmp_2603 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_21_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2603"/></StgValue>
</operation>

<operation id="1118" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:902  %xor_ln416_403 = xor i1 %tmp_2603, true

]]></Node>
<StgValue><ssdm name="xor_ln416_403"/></StgValue>
</operation>

<operation id="1119" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:903  %and_ln416_371 = and i1 %tmp_2601, %xor_ln416_403

]]></Node>
<StgValue><ssdm name="and_ln416_371"/></StgValue>
</operation>

<operation id="1120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:904  %tmp_2604 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_21_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2604"/></StgValue>
</operation>

<operation id="1121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:905  %xor_ln779_21 = xor i1 %tmp_2600, true

]]></Node>
<StgValue><ssdm name="xor_ln779_21"/></StgValue>
</operation>

<operation id="1122" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:906  %select_ln779_116 = select i1 %and_ln416_371, i1 %xor_ln779_21, i1 %tmp_2600

]]></Node>
<StgValue><ssdm name="select_ln779_116"/></StgValue>
</operation>

<operation id="1123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:907  %xor_ln785_675 = xor i1 %tmp_2600, %and_ln416_371

]]></Node>
<StgValue><ssdm name="xor_ln785_675"/></StgValue>
</operation>

<operation id="1124" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:908  %or_ln785_479 = or i1 %tmp_2604, %xor_ln785_675

]]></Node>
<StgValue><ssdm name="or_ln785_479"/></StgValue>
</operation>

<operation id="1125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:909  %and_ln785_307 = and i1 %or_ln785_479, %xor_ln779_21

]]></Node>
<StgValue><ssdm name="and_ln785_307"/></StgValue>
</operation>

<operation id="1126" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:910  %and_ln786_21 = and i1 %tmp_2604, %select_ln779_116

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="1127" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:911  %or_ln786_374 = or i1 %and_ln416_371, %and_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_374"/></StgValue>
</operation>

<operation id="1128" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:912  %xor_ln786_414 = xor i1 %or_ln786_374, true

]]></Node>
<StgValue><ssdm name="xor_ln786_414"/></StgValue>
</operation>

<operation id="1129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:913  %and_ln786_722 = and i1 %tmp_2600, %xor_ln786_414

]]></Node>
<StgValue><ssdm name="and_ln786_722"/></StgValue>
</operation>

<operation id="1130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:914  %or_ln340_1040 = or i1 %and_ln786_722, %and_ln785_307

]]></Node>
<StgValue><ssdm name="or_ln340_1040"/></StgValue>
</operation>

<operation id="1131" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:915  %or_ln340_1237 = or i1 %and_ln786_21, %xor_ln779_21

]]></Node>
<StgValue><ssdm name="or_ln340_1237"/></StgValue>
</operation>

<operation id="1132" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:916  %or_ln340_1211 = or i1 %or_ln340_1237, %and_ln416_371

]]></Node>
<StgValue><ssdm name="or_ln340_1211"/></StgValue>
</operation>

<operation id="1133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:917  %select_ln340_473 = select i1 %or_ln340_1040, i16 32767, i16 %tmp_21_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_473"/></StgValue>
</operation>

<operation id="1134" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:918  %tmp_21_V_7 = select i1 %and_ln786_722, i16 -32768, i16 %tmp_21_V_6

]]></Node>
<StgValue><ssdm name="tmp_21_V_7"/></StgValue>
</operation>

<operation id="1135" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:919  %tmp_21_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_43, i16 %tmp_21_V_7

]]></Node>
<StgValue><ssdm name="tmp_21_V_8"/></StgValue>
</operation>

<operation id="1136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:920  %and_ln340_116 = and i1 %or_ln340_1211, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_116"/></StgValue>
</operation>

<operation id="1137" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:921  %tmp_21_V_9 = select i1 %and_ln340_116, i16 %select_ln340_473, i16 %tmp_21_V_8

]]></Node>
<StgValue><ssdm name="tmp_21_V_9"/></StgValue>
</operation>

<operation id="1138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:924  %sext_ln415_44 = sext i11 %trunc_ln708_391 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_44"/></StgValue>
</operation>

<operation id="1139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:926  %zext_ln415_394 = zext i1 %tmp_2605 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_394"/></StgValue>
</operation>

<operation id="1140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:927  %tmp_22_V = add i12 %sext_ln415_44, %zext_ln415_394

]]></Node>
<StgValue><ssdm name="tmp_22_V"/></StgValue>
</operation>

<operation id="1141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:928  %sext_ln415_45 = sext i12 %tmp_22_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_45"/></StgValue>
</operation>

<operation id="1142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:935  %tmp_2607 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_308, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2607"/></StgValue>
</operation>

<operation id="1143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:937  %zext_ln415_395 = zext i1 %tmp_2608 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_395"/></StgValue>
</operation>

<operation id="1144" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:938  %tmp_22_V_6 = add i16 %zext_ln415_395, %trunc_ln708_392

]]></Node>
<StgValue><ssdm name="tmp_22_V_6"/></StgValue>
</operation>

<operation id="1145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:939  %tmp_2609 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_22_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2609"/></StgValue>
</operation>

<operation id="1146" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:940  %xor_ln416_404 = xor i1 %tmp_2609, true

]]></Node>
<StgValue><ssdm name="xor_ln416_404"/></StgValue>
</operation>

<operation id="1147" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:941  %and_ln416_372 = and i1 %tmp_2607, %xor_ln416_404

]]></Node>
<StgValue><ssdm name="and_ln416_372"/></StgValue>
</operation>

<operation id="1148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:942  %tmp_2610 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_22_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2610"/></StgValue>
</operation>

<operation id="1149" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:943  %xor_ln779_22 = xor i1 %tmp_2606, true

]]></Node>
<StgValue><ssdm name="xor_ln779_22"/></StgValue>
</operation>

<operation id="1150" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:944  %select_ln779_117 = select i1 %and_ln416_372, i1 %xor_ln779_22, i1 %tmp_2606

]]></Node>
<StgValue><ssdm name="select_ln779_117"/></StgValue>
</operation>

<operation id="1151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:945  %xor_ln785_676 = xor i1 %tmp_2606, %and_ln416_372

]]></Node>
<StgValue><ssdm name="xor_ln785_676"/></StgValue>
</operation>

<operation id="1152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:946  %or_ln785_480 = or i1 %tmp_2610, %xor_ln785_676

]]></Node>
<StgValue><ssdm name="or_ln785_480"/></StgValue>
</operation>

<operation id="1153" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:947  %and_ln785_308 = and i1 %or_ln785_480, %xor_ln779_22

]]></Node>
<StgValue><ssdm name="and_ln785_308"/></StgValue>
</operation>

<operation id="1154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:948  %and_ln786_22 = and i1 %tmp_2610, %select_ln779_117

]]></Node>
<StgValue><ssdm name="and_ln786_22"/></StgValue>
</operation>

<operation id="1155" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:949  %or_ln786_375 = or i1 %and_ln416_372, %and_ln786_22

]]></Node>
<StgValue><ssdm name="or_ln786_375"/></StgValue>
</operation>

<operation id="1156" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:950  %xor_ln786_415 = xor i1 %or_ln786_375, true

]]></Node>
<StgValue><ssdm name="xor_ln786_415"/></StgValue>
</operation>

<operation id="1157" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:951  %and_ln786_724 = and i1 %tmp_2606, %xor_ln786_415

]]></Node>
<StgValue><ssdm name="and_ln786_724"/></StgValue>
</operation>

<operation id="1158" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:952  %or_ln340_1043 = or i1 %and_ln786_724, %and_ln785_308

]]></Node>
<StgValue><ssdm name="or_ln340_1043"/></StgValue>
</operation>

<operation id="1159" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:953  %or_ln340_1238 = or i1 %and_ln786_22, %xor_ln779_22

]]></Node>
<StgValue><ssdm name="or_ln340_1238"/></StgValue>
</operation>

<operation id="1160" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:954  %or_ln340_1213 = or i1 %or_ln340_1238, %and_ln416_372

]]></Node>
<StgValue><ssdm name="or_ln340_1213"/></StgValue>
</operation>

<operation id="1161" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:955  %select_ln340_474 = select i1 %or_ln340_1043, i16 32767, i16 %tmp_22_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_474"/></StgValue>
</operation>

<operation id="1162" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:956  %tmp_22_V_7 = select i1 %and_ln786_724, i16 -32768, i16 %tmp_22_V_6

]]></Node>
<StgValue><ssdm name="tmp_22_V_7"/></StgValue>
</operation>

<operation id="1163" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:957  %tmp_22_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_45, i16 %tmp_22_V_7

]]></Node>
<StgValue><ssdm name="tmp_22_V_8"/></StgValue>
</operation>

<operation id="1164" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:958  %and_ln340_117 = and i1 %or_ln340_1213, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_117"/></StgValue>
</operation>

<operation id="1165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:959  %tmp_22_V_9 = select i1 %and_ln340_117, i16 %select_ln340_474, i16 %tmp_22_V_8

]]></Node>
<StgValue><ssdm name="tmp_22_V_9"/></StgValue>
</operation>

<operation id="1166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:962  %sext_ln415_46 = sext i11 %trunc_ln708_393 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_46"/></StgValue>
</operation>

<operation id="1167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:964  %zext_ln415_396 = zext i1 %tmp_2611 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_396"/></StgValue>
</operation>

<operation id="1168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:965  %tmp_23_V = add i12 %sext_ln415_46, %zext_ln415_396

]]></Node>
<StgValue><ssdm name="tmp_23_V"/></StgValue>
</operation>

<operation id="1169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:966  %sext_ln415_47 = sext i12 %tmp_23_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_47"/></StgValue>
</operation>

<operation id="1170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:973  %tmp_2613 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_309, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2613"/></StgValue>
</operation>

<operation id="1171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:975  %zext_ln415_397 = zext i1 %tmp_2614 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_397"/></StgValue>
</operation>

<operation id="1172" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:976  %tmp_23_V_6 = add i16 %zext_ln415_397, %trunc_ln708_394

]]></Node>
<StgValue><ssdm name="tmp_23_V_6"/></StgValue>
</operation>

<operation id="1173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:977  %tmp_2615 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2615"/></StgValue>
</operation>

<operation id="1174" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:978  %xor_ln416_405 = xor i1 %tmp_2615, true

]]></Node>
<StgValue><ssdm name="xor_ln416_405"/></StgValue>
</operation>

<operation id="1175" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:979  %and_ln416_373 = and i1 %tmp_2613, %xor_ln416_405

]]></Node>
<StgValue><ssdm name="and_ln416_373"/></StgValue>
</operation>

<operation id="1176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:980  %tmp_2616 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2616"/></StgValue>
</operation>

<operation id="1177" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:981  %xor_ln779_23 = xor i1 %tmp_2612, true

]]></Node>
<StgValue><ssdm name="xor_ln779_23"/></StgValue>
</operation>

<operation id="1178" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:982  %select_ln779_118 = select i1 %and_ln416_373, i1 %xor_ln779_23, i1 %tmp_2612

]]></Node>
<StgValue><ssdm name="select_ln779_118"/></StgValue>
</operation>

<operation id="1179" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:983  %xor_ln785_677 = xor i1 %tmp_2612, %and_ln416_373

]]></Node>
<StgValue><ssdm name="xor_ln785_677"/></StgValue>
</operation>

<operation id="1180" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:984  %or_ln785_481 = or i1 %tmp_2616, %xor_ln785_677

]]></Node>
<StgValue><ssdm name="or_ln785_481"/></StgValue>
</operation>

<operation id="1181" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:985  %and_ln785_309 = and i1 %or_ln785_481, %xor_ln779_23

]]></Node>
<StgValue><ssdm name="and_ln785_309"/></StgValue>
</operation>

<operation id="1182" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:986  %and_ln786_23 = and i1 %tmp_2616, %select_ln779_118

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="1183" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:987  %or_ln786_376 = or i1 %and_ln416_373, %and_ln786_23

]]></Node>
<StgValue><ssdm name="or_ln786_376"/></StgValue>
</operation>

<operation id="1184" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:988  %xor_ln786_416 = xor i1 %or_ln786_376, true

]]></Node>
<StgValue><ssdm name="xor_ln786_416"/></StgValue>
</operation>

<operation id="1185" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:989  %and_ln786_726 = and i1 %tmp_2612, %xor_ln786_416

]]></Node>
<StgValue><ssdm name="and_ln786_726"/></StgValue>
</operation>

<operation id="1186" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:990  %or_ln340_1046 = or i1 %and_ln786_726, %and_ln785_309

]]></Node>
<StgValue><ssdm name="or_ln340_1046"/></StgValue>
</operation>

<operation id="1187" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:991  %or_ln340_1239 = or i1 %and_ln786_23, %xor_ln779_23

]]></Node>
<StgValue><ssdm name="or_ln340_1239"/></StgValue>
</operation>

<operation id="1188" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:992  %or_ln340_1215 = or i1 %or_ln340_1239, %and_ln416_373

]]></Node>
<StgValue><ssdm name="or_ln340_1215"/></StgValue>
</operation>

<operation id="1189" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:993  %select_ln340_475 = select i1 %or_ln340_1046, i16 32767, i16 %tmp_23_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_475"/></StgValue>
</operation>

<operation id="1190" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:994  %tmp_23_V_7 = select i1 %and_ln786_726, i16 -32768, i16 %tmp_23_V_6

]]></Node>
<StgValue><ssdm name="tmp_23_V_7"/></StgValue>
</operation>

<operation id="1191" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:995  %tmp_23_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_47, i16 %tmp_23_V_7

]]></Node>
<StgValue><ssdm name="tmp_23_V_8"/></StgValue>
</operation>

<operation id="1192" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:996  %and_ln340_118 = and i1 %or_ln340_1215, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_118"/></StgValue>
</operation>

<operation id="1193" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:997  %tmp_23_V_9 = select i1 %and_ln340_118, i16 %select_ln340_475, i16 %tmp_23_V_8

]]></Node>
<StgValue><ssdm name="tmp_23_V_9"/></StgValue>
</operation>

<operation id="1194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1000  %sext_ln415_48 = sext i11 %trunc_ln708_395 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_48"/></StgValue>
</operation>

<operation id="1195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1002  %zext_ln415_398 = zext i1 %tmp_2617 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_398"/></StgValue>
</operation>

<operation id="1196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1003  %tmp_24_V = add i12 %sext_ln415_48, %zext_ln415_398

]]></Node>
<StgValue><ssdm name="tmp_24_V"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1004  %sext_ln415_49 = sext i12 %tmp_24_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_49"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1011  %tmp_2619 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_310, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2619"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1013  %zext_ln415_399 = zext i1 %tmp_2620 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_399"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1014  %tmp_24_V_6 = add i16 %zext_ln415_399, %trunc_ln708_396

]]></Node>
<StgValue><ssdm name="tmp_24_V_6"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1015  %tmp_2621 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2621"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1016  %xor_ln416_406 = xor i1 %tmp_2621, true

]]></Node>
<StgValue><ssdm name="xor_ln416_406"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1017  %and_ln416_374 = and i1 %tmp_2619, %xor_ln416_406

]]></Node>
<StgValue><ssdm name="and_ln416_374"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1018  %tmp_2622 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2622"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1019  %xor_ln779_24 = xor i1 %tmp_2618, true

]]></Node>
<StgValue><ssdm name="xor_ln779_24"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1020  %select_ln779_119 = select i1 %and_ln416_374, i1 %xor_ln779_24, i1 %tmp_2618

]]></Node>
<StgValue><ssdm name="select_ln779_119"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1021  %xor_ln785_678 = xor i1 %tmp_2618, %and_ln416_374

]]></Node>
<StgValue><ssdm name="xor_ln785_678"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1022  %or_ln785_482 = or i1 %tmp_2622, %xor_ln785_678

]]></Node>
<StgValue><ssdm name="or_ln785_482"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1023  %and_ln785_310 = and i1 %or_ln785_482, %xor_ln779_24

]]></Node>
<StgValue><ssdm name="and_ln785_310"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1024  %and_ln786_24 = and i1 %tmp_2622, %select_ln779_119

]]></Node>
<StgValue><ssdm name="and_ln786_24"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1025  %or_ln786_377 = or i1 %and_ln416_374, %and_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_377"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1026  %xor_ln786_417 = xor i1 %or_ln786_377, true

]]></Node>
<StgValue><ssdm name="xor_ln786_417"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1027  %and_ln786_728 = and i1 %tmp_2618, %xor_ln786_417

]]></Node>
<StgValue><ssdm name="and_ln786_728"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1028  %or_ln340_1050 = or i1 %and_ln786_728, %and_ln785_310

]]></Node>
<StgValue><ssdm name="or_ln340_1050"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1029  %or_ln340_1240 = or i1 %and_ln786_24, %xor_ln779_24

]]></Node>
<StgValue><ssdm name="or_ln340_1240"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1030  %or_ln340_1217 = or i1 %or_ln340_1240, %and_ln416_374

]]></Node>
<StgValue><ssdm name="or_ln340_1217"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1031  %select_ln340_476 = select i1 %or_ln340_1050, i16 32767, i16 %tmp_24_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_476"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1032  %tmp_24_V_7 = select i1 %and_ln786_728, i16 -32768, i16 %tmp_24_V_6

]]></Node>
<StgValue><ssdm name="tmp_24_V_7"/></StgValue>
</operation>

<operation id="1219" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1033  %tmp_24_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_49, i16 %tmp_24_V_7

]]></Node>
<StgValue><ssdm name="tmp_24_V_8"/></StgValue>
</operation>

<operation id="1220" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1034  %and_ln340_119 = and i1 %or_ln340_1217, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_119"/></StgValue>
</operation>

<operation id="1221" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1035  %tmp_24_V_9 = select i1 %and_ln340_119, i16 %select_ln340_476, i16 %tmp_24_V_8

]]></Node>
<StgValue><ssdm name="tmp_24_V_9"/></StgValue>
</operation>

<operation id="1222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1038  %sext_ln415_50 = sext i11 %trunc_ln708_397 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_50"/></StgValue>
</operation>

<operation id="1223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1040  %zext_ln415_400 = zext i1 %tmp_2623 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_400"/></StgValue>
</operation>

<operation id="1224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1041  %tmp_25_V = add i12 %sext_ln415_50, %zext_ln415_400

]]></Node>
<StgValue><ssdm name="tmp_25_V"/></StgValue>
</operation>

<operation id="1225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1042  %sext_ln415_51 = sext i12 %tmp_25_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_51"/></StgValue>
</operation>

<operation id="1226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1049  %tmp_2625 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_311, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2625"/></StgValue>
</operation>

<operation id="1227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1051  %zext_ln415_401 = zext i1 %tmp_2626 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_401"/></StgValue>
</operation>

<operation id="1228" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1052  %tmp_25_V_6 = add i16 %zext_ln415_401, %trunc_ln708_398

]]></Node>
<StgValue><ssdm name="tmp_25_V_6"/></StgValue>
</operation>

<operation id="1229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1053  %tmp_2627 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_25_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2627"/></StgValue>
</operation>

<operation id="1230" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1054  %xor_ln416_407 = xor i1 %tmp_2627, true

]]></Node>
<StgValue><ssdm name="xor_ln416_407"/></StgValue>
</operation>

<operation id="1231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1055  %and_ln416_375 = and i1 %tmp_2625, %xor_ln416_407

]]></Node>
<StgValue><ssdm name="and_ln416_375"/></StgValue>
</operation>

<operation id="1232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1056  %tmp_2628 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_25_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2628"/></StgValue>
</operation>

<operation id="1233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1057  %xor_ln779_25 = xor i1 %tmp_2624, true

]]></Node>
<StgValue><ssdm name="xor_ln779_25"/></StgValue>
</operation>

<operation id="1234" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1058  %select_ln779_120 = select i1 %and_ln416_375, i1 %xor_ln779_25, i1 %tmp_2624

]]></Node>
<StgValue><ssdm name="select_ln779_120"/></StgValue>
</operation>

<operation id="1235" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1059  %xor_ln785_679 = xor i1 %tmp_2624, %and_ln416_375

]]></Node>
<StgValue><ssdm name="xor_ln785_679"/></StgValue>
</operation>

<operation id="1236" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1060  %or_ln785_483 = or i1 %tmp_2628, %xor_ln785_679

]]></Node>
<StgValue><ssdm name="or_ln785_483"/></StgValue>
</operation>

<operation id="1237" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1061  %and_ln785_311 = and i1 %or_ln785_483, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="and_ln785_311"/></StgValue>
</operation>

<operation id="1238" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1062  %and_ln786_25 = and i1 %tmp_2628, %select_ln779_120

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>

<operation id="1239" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1063  %or_ln786_378 = or i1 %and_ln416_375, %and_ln786_25

]]></Node>
<StgValue><ssdm name="or_ln786_378"/></StgValue>
</operation>

<operation id="1240" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1064  %xor_ln786_418 = xor i1 %or_ln786_378, true

]]></Node>
<StgValue><ssdm name="xor_ln786_418"/></StgValue>
</operation>

<operation id="1241" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1065  %and_ln786_730 = and i1 %tmp_2624, %xor_ln786_418

]]></Node>
<StgValue><ssdm name="and_ln786_730"/></StgValue>
</operation>

<operation id="1242" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1066  %or_ln340_1053 = or i1 %and_ln786_730, %and_ln785_311

]]></Node>
<StgValue><ssdm name="or_ln340_1053"/></StgValue>
</operation>

<operation id="1243" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1067  %or_ln340_1241 = or i1 %and_ln786_25, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="or_ln340_1241"/></StgValue>
</operation>

<operation id="1244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1068  %or_ln340_1219 = or i1 %or_ln340_1241, %and_ln416_375

]]></Node>
<StgValue><ssdm name="or_ln340_1219"/></StgValue>
</operation>

<operation id="1245" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1069  %select_ln340_477 = select i1 %or_ln340_1053, i16 32767, i16 %tmp_25_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_477"/></StgValue>
</operation>

<operation id="1246" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1070  %tmp_25_V_7 = select i1 %and_ln786_730, i16 -32768, i16 %tmp_25_V_6

]]></Node>
<StgValue><ssdm name="tmp_25_V_7"/></StgValue>
</operation>

<operation id="1247" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1071  %tmp_25_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_51, i16 %tmp_25_V_7

]]></Node>
<StgValue><ssdm name="tmp_25_V_8"/></StgValue>
</operation>

<operation id="1248" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1072  %and_ln340_120 = and i1 %or_ln340_1219, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_120"/></StgValue>
</operation>

<operation id="1249" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1073  %tmp_25_V_9 = select i1 %and_ln340_120, i16 %select_ln340_477, i16 %tmp_25_V_8

]]></Node>
<StgValue><ssdm name="tmp_25_V_9"/></StgValue>
</operation>

<operation id="1250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1076  %sext_ln415_52 = sext i11 %trunc_ln708_399 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_52"/></StgValue>
</operation>

<operation id="1251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1078  %zext_ln415_402 = zext i1 %tmp_2629 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_402"/></StgValue>
</operation>

<operation id="1252" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1079  %tmp_26_V = add i12 %sext_ln415_52, %zext_ln415_402

]]></Node>
<StgValue><ssdm name="tmp_26_V"/></StgValue>
</operation>

<operation id="1253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1080  %sext_ln415_53 = sext i12 %tmp_26_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_53"/></StgValue>
</operation>

<operation id="1254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1087  %tmp_2631 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_312, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2631"/></StgValue>
</operation>

<operation id="1255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1089  %zext_ln415_403 = zext i1 %tmp_2632 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_403"/></StgValue>
</operation>

<operation id="1256" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1090  %tmp_26_V_6 = add i16 %zext_ln415_403, %trunc_ln708_400

]]></Node>
<StgValue><ssdm name="tmp_26_V_6"/></StgValue>
</operation>

<operation id="1257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1091  %tmp_2633 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2633"/></StgValue>
</operation>

<operation id="1258" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1092  %xor_ln416_408 = xor i1 %tmp_2633, true

]]></Node>
<StgValue><ssdm name="xor_ln416_408"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1093  %and_ln416_376 = and i1 %tmp_2631, %xor_ln416_408

]]></Node>
<StgValue><ssdm name="and_ln416_376"/></StgValue>
</operation>

<operation id="1260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1094  %tmp_2634 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2634"/></StgValue>
</operation>

<operation id="1261" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1095  %xor_ln779_26 = xor i1 %tmp_2630, true

]]></Node>
<StgValue><ssdm name="xor_ln779_26"/></StgValue>
</operation>

<operation id="1262" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1096  %select_ln779_121 = select i1 %and_ln416_376, i1 %xor_ln779_26, i1 %tmp_2630

]]></Node>
<StgValue><ssdm name="select_ln779_121"/></StgValue>
</operation>

<operation id="1263" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1097  %xor_ln785_680 = xor i1 %tmp_2630, %and_ln416_376

]]></Node>
<StgValue><ssdm name="xor_ln785_680"/></StgValue>
</operation>

<operation id="1264" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1098  %or_ln785_484 = or i1 %tmp_2634, %xor_ln785_680

]]></Node>
<StgValue><ssdm name="or_ln785_484"/></StgValue>
</operation>

<operation id="1265" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1099  %and_ln785_312 = and i1 %or_ln785_484, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="and_ln785_312"/></StgValue>
</operation>

<operation id="1266" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1100  %and_ln786_26 = and i1 %tmp_2634, %select_ln779_121

]]></Node>
<StgValue><ssdm name="and_ln786_26"/></StgValue>
</operation>

<operation id="1267" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1101  %or_ln786_379 = or i1 %and_ln416_376, %and_ln786_26

]]></Node>
<StgValue><ssdm name="or_ln786_379"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1102  %xor_ln786_419 = xor i1 %or_ln786_379, true

]]></Node>
<StgValue><ssdm name="xor_ln786_419"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1103  %and_ln786_732 = and i1 %tmp_2630, %xor_ln786_419

]]></Node>
<StgValue><ssdm name="and_ln786_732"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1104  %or_ln340_1056 = or i1 %and_ln786_732, %and_ln785_312

]]></Node>
<StgValue><ssdm name="or_ln340_1056"/></StgValue>
</operation>

<operation id="1271" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1105  %or_ln340_1242 = or i1 %and_ln786_26, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="or_ln340_1242"/></StgValue>
</operation>

<operation id="1272" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1106  %or_ln340_1221 = or i1 %or_ln340_1242, %and_ln416_376

]]></Node>
<StgValue><ssdm name="or_ln340_1221"/></StgValue>
</operation>

<operation id="1273" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1107  %select_ln340_478 = select i1 %or_ln340_1056, i16 32767, i16 %tmp_26_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_478"/></StgValue>
</operation>

<operation id="1274" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1108  %tmp_26_V_7 = select i1 %and_ln786_732, i16 -32768, i16 %tmp_26_V_6

]]></Node>
<StgValue><ssdm name="tmp_26_V_7"/></StgValue>
</operation>

<operation id="1275" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1109  %tmp_26_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_53, i16 %tmp_26_V_7

]]></Node>
<StgValue><ssdm name="tmp_26_V_8"/></StgValue>
</operation>

<operation id="1276" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1110  %and_ln340_121 = and i1 %or_ln340_1221, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_121"/></StgValue>
</operation>

<operation id="1277" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1111  %tmp_26_V_9 = select i1 %and_ln340_121, i16 %select_ln340_478, i16 %tmp_26_V_8

]]></Node>
<StgValue><ssdm name="tmp_26_V_9"/></StgValue>
</operation>

<operation id="1278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1114  %sext_ln415_54 = sext i11 %trunc_ln708_401 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_54"/></StgValue>
</operation>

<operation id="1279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1116  %zext_ln415_404 = zext i1 %tmp_2635 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_404"/></StgValue>
</operation>

<operation id="1280" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1117  %tmp_27_V = add i12 %sext_ln415_54, %zext_ln415_404

]]></Node>
<StgValue><ssdm name="tmp_27_V"/></StgValue>
</operation>

<operation id="1281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1118  %sext_ln415_55 = sext i12 %tmp_27_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_55"/></StgValue>
</operation>

<operation id="1282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1125  %tmp_2637 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_313, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2637"/></StgValue>
</operation>

<operation id="1283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1127  %zext_ln415_405 = zext i1 %tmp_2638 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_405"/></StgValue>
</operation>

<operation id="1284" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1128  %tmp_27_V_6 = add i16 %zext_ln415_405, %trunc_ln708_402

]]></Node>
<StgValue><ssdm name="tmp_27_V_6"/></StgValue>
</operation>

<operation id="1285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1129  %tmp_2639 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2639"/></StgValue>
</operation>

<operation id="1286" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1130  %xor_ln416_409 = xor i1 %tmp_2639, true

]]></Node>
<StgValue><ssdm name="xor_ln416_409"/></StgValue>
</operation>

<operation id="1287" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1131  %and_ln416_377 = and i1 %tmp_2637, %xor_ln416_409

]]></Node>
<StgValue><ssdm name="and_ln416_377"/></StgValue>
</operation>

<operation id="1288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1132  %tmp_2640 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2640"/></StgValue>
</operation>

<operation id="1289" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1133  %xor_ln779_27 = xor i1 %tmp_2636, true

]]></Node>
<StgValue><ssdm name="xor_ln779_27"/></StgValue>
</operation>

<operation id="1290" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1134  %select_ln779_122 = select i1 %and_ln416_377, i1 %xor_ln779_27, i1 %tmp_2636

]]></Node>
<StgValue><ssdm name="select_ln779_122"/></StgValue>
</operation>

<operation id="1291" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1135  %xor_ln785_681 = xor i1 %tmp_2636, %and_ln416_377

]]></Node>
<StgValue><ssdm name="xor_ln785_681"/></StgValue>
</operation>

<operation id="1292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1136  %or_ln785_485 = or i1 %tmp_2640, %xor_ln785_681

]]></Node>
<StgValue><ssdm name="or_ln785_485"/></StgValue>
</operation>

<operation id="1293" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1137  %and_ln785_313 = and i1 %or_ln785_485, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="and_ln785_313"/></StgValue>
</operation>

<operation id="1294" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1138  %and_ln786_27 = and i1 %tmp_2640, %select_ln779_122

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="1295" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1139  %or_ln786_380 = or i1 %and_ln416_377, %and_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_380"/></StgValue>
</operation>

<operation id="1296" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1140  %xor_ln786_420 = xor i1 %or_ln786_380, true

]]></Node>
<StgValue><ssdm name="xor_ln786_420"/></StgValue>
</operation>

<operation id="1297" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1141  %and_ln786_734 = and i1 %tmp_2636, %xor_ln786_420

]]></Node>
<StgValue><ssdm name="and_ln786_734"/></StgValue>
</operation>

<operation id="1298" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1142  %or_ln340_1059 = or i1 %and_ln786_734, %and_ln785_313

]]></Node>
<StgValue><ssdm name="or_ln340_1059"/></StgValue>
</operation>

<operation id="1299" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1143  %or_ln340_1243 = or i1 %and_ln786_27, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="or_ln340_1243"/></StgValue>
</operation>

<operation id="1300" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1144  %or_ln340_1223 = or i1 %or_ln340_1243, %and_ln416_377

]]></Node>
<StgValue><ssdm name="or_ln340_1223"/></StgValue>
</operation>

<operation id="1301" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1145  %select_ln340_479 = select i1 %or_ln340_1059, i16 32767, i16 %tmp_27_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_479"/></StgValue>
</operation>

<operation id="1302" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1146  %tmp_27_V_7 = select i1 %and_ln786_734, i16 -32768, i16 %tmp_27_V_6

]]></Node>
<StgValue><ssdm name="tmp_27_V_7"/></StgValue>
</operation>

<operation id="1303" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1147  %tmp_27_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_55, i16 %tmp_27_V_7

]]></Node>
<StgValue><ssdm name="tmp_27_V_8"/></StgValue>
</operation>

<operation id="1304" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1148  %and_ln340_122 = and i1 %or_ln340_1223, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_122"/></StgValue>
</operation>

<operation id="1305" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1149  %tmp_27_V_9 = select i1 %and_ln340_122, i16 %select_ln340_479, i16 %tmp_27_V_8

]]></Node>
<StgValue><ssdm name="tmp_27_V_9"/></StgValue>
</operation>

<operation id="1306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1152  %sext_ln415_56 = sext i11 %trunc_ln708_403 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_56"/></StgValue>
</operation>

<operation id="1307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1154  %zext_ln415_406 = zext i1 %tmp_2641 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_406"/></StgValue>
</operation>

<operation id="1308" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1155  %tmp_28_V = add i12 %sext_ln415_56, %zext_ln415_406

]]></Node>
<StgValue><ssdm name="tmp_28_V"/></StgValue>
</operation>

<operation id="1309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1156  %sext_ln415_57 = sext i12 %tmp_28_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_57"/></StgValue>
</operation>

<operation id="1310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1163  %tmp_2643 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_314, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2643"/></StgValue>
</operation>

<operation id="1311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1165  %zext_ln415_407 = zext i1 %tmp_2644 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_407"/></StgValue>
</operation>

<operation id="1312" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1166  %tmp_28_V_6 = add i16 %zext_ln415_407, %trunc_ln708_404

]]></Node>
<StgValue><ssdm name="tmp_28_V_6"/></StgValue>
</operation>

<operation id="1313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1167  %tmp_2645 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2645"/></StgValue>
</operation>

<operation id="1314" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1168  %xor_ln416_410 = xor i1 %tmp_2645, true

]]></Node>
<StgValue><ssdm name="xor_ln416_410"/></StgValue>
</operation>

<operation id="1315" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1169  %and_ln416_378 = and i1 %tmp_2643, %xor_ln416_410

]]></Node>
<StgValue><ssdm name="and_ln416_378"/></StgValue>
</operation>

<operation id="1316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1170  %tmp_2646 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2646"/></StgValue>
</operation>

<operation id="1317" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1171  %xor_ln779_28 = xor i1 %tmp_2642, true

]]></Node>
<StgValue><ssdm name="xor_ln779_28"/></StgValue>
</operation>

<operation id="1318" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1172  %select_ln779_123 = select i1 %and_ln416_378, i1 %xor_ln779_28, i1 %tmp_2642

]]></Node>
<StgValue><ssdm name="select_ln779_123"/></StgValue>
</operation>

<operation id="1319" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1173  %xor_ln785_682 = xor i1 %tmp_2642, %and_ln416_378

]]></Node>
<StgValue><ssdm name="xor_ln785_682"/></StgValue>
</operation>

<operation id="1320" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1174  %or_ln785_486 = or i1 %tmp_2646, %xor_ln785_682

]]></Node>
<StgValue><ssdm name="or_ln785_486"/></StgValue>
</operation>

<operation id="1321" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1175  %and_ln785_314 = and i1 %or_ln785_486, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="and_ln785_314"/></StgValue>
</operation>

<operation id="1322" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1176  %and_ln786_28 = and i1 %tmp_2646, %select_ln779_123

]]></Node>
<StgValue><ssdm name="and_ln786_28"/></StgValue>
</operation>

<operation id="1323" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1177  %or_ln786_381 = or i1 %and_ln416_378, %and_ln786_28

]]></Node>
<StgValue><ssdm name="or_ln786_381"/></StgValue>
</operation>

<operation id="1324" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1178  %xor_ln786_421 = xor i1 %or_ln786_381, true

]]></Node>
<StgValue><ssdm name="xor_ln786_421"/></StgValue>
</operation>

<operation id="1325" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1179  %and_ln786_736 = and i1 %tmp_2642, %xor_ln786_421

]]></Node>
<StgValue><ssdm name="and_ln786_736"/></StgValue>
</operation>

<operation id="1326" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1180  %or_ln340_1062 = or i1 %and_ln786_736, %and_ln785_314

]]></Node>
<StgValue><ssdm name="or_ln340_1062"/></StgValue>
</operation>

<operation id="1327" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1181  %or_ln340_1244 = or i1 %and_ln786_28, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="or_ln340_1244"/></StgValue>
</operation>

<operation id="1328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1182  %or_ln340_1225 = or i1 %or_ln340_1244, %and_ln416_378

]]></Node>
<StgValue><ssdm name="or_ln340_1225"/></StgValue>
</operation>

<operation id="1329" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1183  %select_ln340_480 = select i1 %or_ln340_1062, i16 32767, i16 %tmp_28_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_480"/></StgValue>
</operation>

<operation id="1330" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1184  %tmp_28_V_7 = select i1 %and_ln786_736, i16 -32768, i16 %tmp_28_V_6

]]></Node>
<StgValue><ssdm name="tmp_28_V_7"/></StgValue>
</operation>

<operation id="1331" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1185  %tmp_28_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_57, i16 %tmp_28_V_7

]]></Node>
<StgValue><ssdm name="tmp_28_V_8"/></StgValue>
</operation>

<operation id="1332" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1186  %and_ln340_123 = and i1 %or_ln340_1225, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_123"/></StgValue>
</operation>

<operation id="1333" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1187  %tmp_28_V_9 = select i1 %and_ln340_123, i16 %select_ln340_480, i16 %tmp_28_V_8

]]></Node>
<StgValue><ssdm name="tmp_28_V_9"/></StgValue>
</operation>

<operation id="1334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1190  %sext_ln415_58 = sext i11 %trunc_ln708_405 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_58"/></StgValue>
</operation>

<operation id="1335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1192  %zext_ln415_408 = zext i1 %tmp_2647 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_408"/></StgValue>
</operation>

<operation id="1336" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1193  %tmp_29_V = add i12 %sext_ln415_58, %zext_ln415_408

]]></Node>
<StgValue><ssdm name="tmp_29_V"/></StgValue>
</operation>

<operation id="1337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1194  %sext_ln415_59 = sext i12 %tmp_29_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_59"/></StgValue>
</operation>

<operation id="1338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1201  %tmp_2649 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_315, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2649"/></StgValue>
</operation>

<operation id="1339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1203  %zext_ln415_409 = zext i1 %tmp_2650 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_409"/></StgValue>
</operation>

<operation id="1340" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1204  %tmp_29_V_6 = add i16 %zext_ln415_409, %trunc_ln708_406

]]></Node>
<StgValue><ssdm name="tmp_29_V_6"/></StgValue>
</operation>

<operation id="1341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1205  %tmp_2651 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_29_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2651"/></StgValue>
</operation>

<operation id="1342" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1206  %xor_ln416_411 = xor i1 %tmp_2651, true

]]></Node>
<StgValue><ssdm name="xor_ln416_411"/></StgValue>
</operation>

<operation id="1343" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1207  %and_ln416_379 = and i1 %tmp_2649, %xor_ln416_411

]]></Node>
<StgValue><ssdm name="and_ln416_379"/></StgValue>
</operation>

<operation id="1344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1208  %tmp_2652 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_29_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2652"/></StgValue>
</operation>

<operation id="1345" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1209  %xor_ln779_29 = xor i1 %tmp_2648, true

]]></Node>
<StgValue><ssdm name="xor_ln779_29"/></StgValue>
</operation>

<operation id="1346" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1210  %select_ln779_124 = select i1 %and_ln416_379, i1 %xor_ln779_29, i1 %tmp_2648

]]></Node>
<StgValue><ssdm name="select_ln779_124"/></StgValue>
</operation>

<operation id="1347" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1211  %xor_ln785_683 = xor i1 %tmp_2648, %and_ln416_379

]]></Node>
<StgValue><ssdm name="xor_ln785_683"/></StgValue>
</operation>

<operation id="1348" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1212  %or_ln785_487 = or i1 %tmp_2652, %xor_ln785_683

]]></Node>
<StgValue><ssdm name="or_ln785_487"/></StgValue>
</operation>

<operation id="1349" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1213  %and_ln785_315 = and i1 %or_ln785_487, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="and_ln785_315"/></StgValue>
</operation>

<operation id="1350" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1214  %and_ln786_29 = and i1 %tmp_2652, %select_ln779_124

]]></Node>
<StgValue><ssdm name="and_ln786_29"/></StgValue>
</operation>

<operation id="1351" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1215  %or_ln786_382 = or i1 %and_ln416_379, %and_ln786_29

]]></Node>
<StgValue><ssdm name="or_ln786_382"/></StgValue>
</operation>

<operation id="1352" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1216  %xor_ln786_422 = xor i1 %or_ln786_382, true

]]></Node>
<StgValue><ssdm name="xor_ln786_422"/></StgValue>
</operation>

<operation id="1353" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1217  %and_ln786_738 = and i1 %tmp_2648, %xor_ln786_422

]]></Node>
<StgValue><ssdm name="and_ln786_738"/></StgValue>
</operation>

<operation id="1354" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1218  %or_ln340_1065 = or i1 %and_ln786_738, %and_ln785_315

]]></Node>
<StgValue><ssdm name="or_ln340_1065"/></StgValue>
</operation>

<operation id="1355" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1219  %or_ln340_1245 = or i1 %and_ln786_29, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="or_ln340_1245"/></StgValue>
</operation>

<operation id="1356" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1220  %or_ln340_1227 = or i1 %or_ln340_1245, %and_ln416_379

]]></Node>
<StgValue><ssdm name="or_ln340_1227"/></StgValue>
</operation>

<operation id="1357" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1221  %select_ln340_481 = select i1 %or_ln340_1065, i16 32767, i16 %tmp_29_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_481"/></StgValue>
</operation>

<operation id="1358" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1222  %tmp_29_V_7 = select i1 %and_ln786_738, i16 -32768, i16 %tmp_29_V_6

]]></Node>
<StgValue><ssdm name="tmp_29_V_7"/></StgValue>
</operation>

<operation id="1359" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1223  %tmp_29_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_59, i16 %tmp_29_V_7

]]></Node>
<StgValue><ssdm name="tmp_29_V_8"/></StgValue>
</operation>

<operation id="1360" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1224  %and_ln340_124 = and i1 %or_ln340_1227, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_124"/></StgValue>
</operation>

<operation id="1361" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1225  %tmp_29_V_9 = select i1 %and_ln340_124, i16 %select_ln340_481, i16 %tmp_29_V_8

]]></Node>
<StgValue><ssdm name="tmp_29_V_9"/></StgValue>
</operation>

<operation id="1362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1228  %sext_ln415_60 = sext i11 %trunc_ln708_407 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_60"/></StgValue>
</operation>

<operation id="1363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1230  %zext_ln415_410 = zext i1 %tmp_2653 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_410"/></StgValue>
</operation>

<operation id="1364" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1231  %tmp_30_V = add i12 %sext_ln415_60, %zext_ln415_410

]]></Node>
<StgValue><ssdm name="tmp_30_V"/></StgValue>
</operation>

<operation id="1365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1232  %sext_ln415_61 = sext i12 %tmp_30_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_61"/></StgValue>
</operation>

<operation id="1366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1239  %tmp_2655 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_316, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2655"/></StgValue>
</operation>

<operation id="1367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1241  %zext_ln415_411 = zext i1 %tmp_2656 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_411"/></StgValue>
</operation>

<operation id="1368" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1242  %tmp_30_V_6 = add i16 %zext_ln415_411, %trunc_ln708_408

]]></Node>
<StgValue><ssdm name="tmp_30_V_6"/></StgValue>
</operation>

<operation id="1369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1243  %tmp_2657 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2657"/></StgValue>
</operation>

<operation id="1370" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1244  %xor_ln416_412 = xor i1 %tmp_2657, true

]]></Node>
<StgValue><ssdm name="xor_ln416_412"/></StgValue>
</operation>

<operation id="1371" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1245  %and_ln416_380 = and i1 %tmp_2655, %xor_ln416_412

]]></Node>
<StgValue><ssdm name="and_ln416_380"/></StgValue>
</operation>

<operation id="1372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1246  %tmp_2658 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2658"/></StgValue>
</operation>

<operation id="1373" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1247  %xor_ln779_30 = xor i1 %tmp_2654, true

]]></Node>
<StgValue><ssdm name="xor_ln779_30"/></StgValue>
</operation>

<operation id="1374" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1248  %select_ln779_125 = select i1 %and_ln416_380, i1 %xor_ln779_30, i1 %tmp_2654

]]></Node>
<StgValue><ssdm name="select_ln779_125"/></StgValue>
</operation>

<operation id="1375" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1249  %xor_ln785_684 = xor i1 %tmp_2654, %and_ln416_380

]]></Node>
<StgValue><ssdm name="xor_ln785_684"/></StgValue>
</operation>

<operation id="1376" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1250  %or_ln785_488 = or i1 %tmp_2658, %xor_ln785_684

]]></Node>
<StgValue><ssdm name="or_ln785_488"/></StgValue>
</operation>

<operation id="1377" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1251  %and_ln785_316 = and i1 %or_ln785_488, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="and_ln785_316"/></StgValue>
</operation>

<operation id="1378" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1252  %and_ln786_30 = and i1 %tmp_2658, %select_ln779_125

]]></Node>
<StgValue><ssdm name="and_ln786_30"/></StgValue>
</operation>

<operation id="1379" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1253  %or_ln786_383 = or i1 %and_ln416_380, %and_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_383"/></StgValue>
</operation>

<operation id="1380" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1254  %xor_ln786_423 = xor i1 %or_ln786_383, true

]]></Node>
<StgValue><ssdm name="xor_ln786_423"/></StgValue>
</operation>

<operation id="1381" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1255  %and_ln786_740 = and i1 %tmp_2654, %xor_ln786_423

]]></Node>
<StgValue><ssdm name="and_ln786_740"/></StgValue>
</operation>

<operation id="1382" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1256  %or_ln340_1068 = or i1 %and_ln786_740, %and_ln785_316

]]></Node>
<StgValue><ssdm name="or_ln340_1068"/></StgValue>
</operation>

<operation id="1383" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1257  %or_ln340_1246 = or i1 %and_ln786_30, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="or_ln340_1246"/></StgValue>
</operation>

<operation id="1384" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1258  %or_ln340_1229 = or i1 %or_ln340_1246, %and_ln416_380

]]></Node>
<StgValue><ssdm name="or_ln340_1229"/></StgValue>
</operation>

<operation id="1385" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1259  %select_ln340_482 = select i1 %or_ln340_1068, i16 32767, i16 %tmp_30_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_482"/></StgValue>
</operation>

<operation id="1386" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1260  %tmp_30_V_7 = select i1 %and_ln786_740, i16 -32768, i16 %tmp_30_V_6

]]></Node>
<StgValue><ssdm name="tmp_30_V_7"/></StgValue>
</operation>

<operation id="1387" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1261  %tmp_30_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_61, i16 %tmp_30_V_7

]]></Node>
<StgValue><ssdm name="tmp_30_V_8"/></StgValue>
</operation>

<operation id="1388" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1262  %and_ln340_125 = and i1 %or_ln340_1229, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_125"/></StgValue>
</operation>

<operation id="1389" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1263  %tmp_30_V_9 = select i1 %and_ln340_125, i16 %select_ln340_482, i16 %tmp_30_V_8

]]></Node>
<StgValue><ssdm name="tmp_30_V_9"/></StgValue>
</operation>

<operation id="1390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="11">
<![CDATA[
hls_label_7:1266  %sext_ln415_62 = sext i11 %trunc_ln708_409 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_62"/></StgValue>
</operation>

<operation id="1391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="1">
<![CDATA[
hls_label_7:1268  %zext_ln415_412 = zext i1 %tmp_2659 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_412"/></StgValue>
</operation>

<operation id="1392" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_7:1269  %tmp_31_V = add i12 %sext_ln415_62, %zext_ln415_412

]]></Node>
<StgValue><ssdm name="tmp_31_V"/></StgValue>
</operation>

<operation id="1393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="12">
<![CDATA[
hls_label_7:1270  %sext_ln415_63 = sext i12 %tmp_31_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln415_63"/></StgValue>
</operation>

<operation id="1394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
hls_label_7:1277  %tmp_2661 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_317, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2661"/></StgValue>
</operation>

<operation id="1395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="1">
<![CDATA[
hls_label_7:1279  %zext_ln415_413 = zext i1 %tmp_2662 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_413"/></StgValue>
</operation>

<operation id="1396" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1280  %tmp_31_V_6 = add i16 %zext_ln415_413, %trunc_ln708_410

]]></Node>
<StgValue><ssdm name="tmp_31_V_6"/></StgValue>
</operation>

<operation id="1397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1281  %tmp_2663 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2663"/></StgValue>
</operation>

<operation id="1398" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1282  %xor_ln416_413 = xor i1 %tmp_2663, true

]]></Node>
<StgValue><ssdm name="xor_ln416_413"/></StgValue>
</operation>

<operation id="1399" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1283  %and_ln416_381 = and i1 %tmp_2661, %xor_ln416_413

]]></Node>
<StgValue><ssdm name="and_ln416_381"/></StgValue>
</operation>

<operation id="1400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1284  %tmp_2664 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31_V_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2664"/></StgValue>
</operation>

<operation id="1401" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1285  %xor_ln779_31 = xor i1 %tmp_2660, true

]]></Node>
<StgValue><ssdm name="xor_ln779_31"/></StgValue>
</operation>

<operation id="1402" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1286  %select_ln779_126 = select i1 %and_ln416_381, i1 %xor_ln779_31, i1 %tmp_2660

]]></Node>
<StgValue><ssdm name="select_ln779_126"/></StgValue>
</operation>

<operation id="1403" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1287  %xor_ln785_685 = xor i1 %tmp_2660, %and_ln416_381

]]></Node>
<StgValue><ssdm name="xor_ln785_685"/></StgValue>
</operation>

<operation id="1404" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1288  %or_ln785_489 = or i1 %tmp_2664, %xor_ln785_685

]]></Node>
<StgValue><ssdm name="or_ln785_489"/></StgValue>
</operation>

<operation id="1405" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1289  %and_ln785_317 = and i1 %or_ln785_489, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="and_ln785_317"/></StgValue>
</operation>

<operation id="1406" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1290  %and_ln786_31 = and i1 %tmp_2664, %select_ln779_126

]]></Node>
<StgValue><ssdm name="and_ln786_31"/></StgValue>
</operation>

<operation id="1407" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1291  %or_ln786_384 = or i1 %and_ln416_381, %and_ln786_31

]]></Node>
<StgValue><ssdm name="or_ln786_384"/></StgValue>
</operation>

<operation id="1408" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1292  %xor_ln786_424 = xor i1 %or_ln786_384, true

]]></Node>
<StgValue><ssdm name="xor_ln786_424"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1293  %and_ln786_742 = and i1 %tmp_2660, %xor_ln786_424

]]></Node>
<StgValue><ssdm name="and_ln786_742"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1294  %or_ln340_1071 = or i1 %and_ln786_742, %and_ln785_317

]]></Node>
<StgValue><ssdm name="or_ln340_1071"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1295  %or_ln340_1247 = or i1 %and_ln786_31, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="or_ln340_1247"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1296  %or_ln340_1231 = or i1 %or_ln340_1247, %and_ln416_381

]]></Node>
<StgValue><ssdm name="or_ln340_1231"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1297  %select_ln340_483 = select i1 %or_ln340_1071, i16 32767, i16 %tmp_31_V_6

]]></Node>
<StgValue><ssdm name="select_ln340_483"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1298  %tmp_31_V_7 = select i1 %and_ln786_742, i16 -32768, i16 %tmp_31_V_6

]]></Node>
<StgValue><ssdm name="tmp_31_V_7"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1299  %tmp_31_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_63, i16 %tmp_31_V_7

]]></Node>
<StgValue><ssdm name="tmp_31_V_8"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1300  %and_ln340_126 = and i1 %or_ln340_1231, %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln340_126"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1301  %tmp_31_V_9 = select i1 %and_ln340_126, i16 %select_ln340_483, i16 %tmp_31_V_8

]]></Node>
<StgValue><ssdm name="tmp_31_V_9"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:1302  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1304  store i16 %tmp_31_V_9, i16* %tmp_31_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1305  store i16 %tmp_30_V_9, i16* %tmp_30_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1306  store i16 %tmp_29_V_9, i16* %tmp_29_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1307  store i16 %tmp_28_V_9, i16* %tmp_28_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1308  store i16 %tmp_27_V_9, i16* %tmp_27_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1309  store i16 %tmp_26_V_9, i16* %tmp_26_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1310  store i16 %tmp_25_V_9, i16* %tmp_25_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1311  store i16 %tmp_24_V_9, i16* %tmp_24_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1312  store i16 %tmp_23_V_9, i16* %tmp_23_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1313  store i16 %tmp_22_V_9, i16* %tmp_22_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1314  store i16 %tmp_21_V_9, i16* %tmp_21_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1315  store i16 %tmp_20_V_9, i16* %tmp_20_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1316  store i16 %tmp_19_V_9, i16* %tmp_19_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1317  store i16 %tmp_18_V_9, i16* %tmp_18_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1318  store i16 %tmp_17_V_9, i16* %tmp_17_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1319  store i16 %tmp_16_V_9, i16* %tmp_16_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1320  store i16 %tmp_15_V_9, i16* %tmp_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1321  store i16 %tmp_14_V_9, i16* %tmp_14_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1322  store i16 %tmp_13_V_9, i16* %tmp_13_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1323  store i16 %tmp_12_V_9, i16* %tmp_12_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1324  store i16 %tmp_11_V_9, i16* %tmp_11_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1325  store i16 %tmp_10_V_9, i16* %tmp_10_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1326  store i16 %tmp_9_V_9, i16* %tmp_9_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1327  store i16 %tmp_8_V_9, i16* %tmp_8_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1328  store i16 %tmp_7_V_9, i16* %tmp_7_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1329  store i16 %tmp_6_V_9, i16* %tmp_6_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1330  store i16 %tmp_5_V_9, i16* %tmp_5_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1331  store i16 %tmp_4_V_9, i16* %tmp_4_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1332  store i16 %tmp_3_V_9, i16* %tmp_3_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1333  store i16 %tmp_2_V_9, i16* %tmp_2_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1334  store i16 %tmp_1_V_9, i16* %tmp_1_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_7:1335  store i16 %tmp_0_V_9, i16* %tmp_0_V_5

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="1451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7:1336  br label %.preheader272

]]></Node>
<StgValue><ssdm name="br_ln522"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:0  %tmp_0_V_5_load = load i16* %tmp_0_V_5

]]></Node>
<StgValue><ssdm name="tmp_0_V_5_load"/></StgValue>
</operation>

<operation id="1453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:1  %tmp_1_V_5_load = load i16* %tmp_1_V_5

]]></Node>
<StgValue><ssdm name="tmp_1_V_5_load"/></StgValue>
</operation>

<operation id="1454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:2  %tmp_2_V_5_load = load i16* %tmp_2_V_5

]]></Node>
<StgValue><ssdm name="tmp_2_V_5_load"/></StgValue>
</operation>

<operation id="1455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:3  %tmp_3_V_5_load = load i16* %tmp_3_V_5

]]></Node>
<StgValue><ssdm name="tmp_3_V_5_load"/></StgValue>
</operation>

<operation id="1456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:4  %tmp_4_V_5_load = load i16* %tmp_4_V_5

]]></Node>
<StgValue><ssdm name="tmp_4_V_5_load"/></StgValue>
</operation>

<operation id="1457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:5  %tmp_5_V_5_load = load i16* %tmp_5_V_5

]]></Node>
<StgValue><ssdm name="tmp_5_V_5_load"/></StgValue>
</operation>

<operation id="1458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:6  %tmp_6_V_5_load = load i16* %tmp_6_V_5

]]></Node>
<StgValue><ssdm name="tmp_6_V_5_load"/></StgValue>
</operation>

<operation id="1459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:7  %tmp_7_V_5_load = load i16* %tmp_7_V_5

]]></Node>
<StgValue><ssdm name="tmp_7_V_5_load"/></StgValue>
</operation>

<operation id="1460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:8  %tmp_8_V_5_load = load i16* %tmp_8_V_5

]]></Node>
<StgValue><ssdm name="tmp_8_V_5_load"/></StgValue>
</operation>

<operation id="1461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:9  %tmp_9_V_5_load = load i16* %tmp_9_V_5

]]></Node>
<StgValue><ssdm name="tmp_9_V_5_load"/></StgValue>
</operation>

<operation id="1462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:10  %tmp_10_V_5_load = load i16* %tmp_10_V_5

]]></Node>
<StgValue><ssdm name="tmp_10_V_5_load"/></StgValue>
</operation>

<operation id="1463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:11  %tmp_11_V_5_load = load i16* %tmp_11_V_5

]]></Node>
<StgValue><ssdm name="tmp_11_V_5_load"/></StgValue>
</operation>

<operation id="1464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:12  %tmp_12_V_5_load = load i16* %tmp_12_V_5

]]></Node>
<StgValue><ssdm name="tmp_12_V_5_load"/></StgValue>
</operation>

<operation id="1465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:13  %tmp_13_V_5_load = load i16* %tmp_13_V_5

]]></Node>
<StgValue><ssdm name="tmp_13_V_5_load"/></StgValue>
</operation>

<operation id="1466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:14  %tmp_14_V_5_load = load i16* %tmp_14_V_5

]]></Node>
<StgValue><ssdm name="tmp_14_V_5_load"/></StgValue>
</operation>

<operation id="1467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:15  %tmp_15_V_5_load = load i16* %tmp_15_V_5

]]></Node>
<StgValue><ssdm name="tmp_15_V_5_load"/></StgValue>
</operation>

<operation id="1468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:16  %tmp_16_V_5_load = load i16* %tmp_16_V_5

]]></Node>
<StgValue><ssdm name="tmp_16_V_5_load"/></StgValue>
</operation>

<operation id="1469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:17  %tmp_17_V_5_load = load i16* %tmp_17_V_5

]]></Node>
<StgValue><ssdm name="tmp_17_V_5_load"/></StgValue>
</operation>

<operation id="1470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:18  %tmp_18_V_5_load = load i16* %tmp_18_V_5

]]></Node>
<StgValue><ssdm name="tmp_18_V_5_load"/></StgValue>
</operation>

<operation id="1471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:19  %tmp_19_V_5_load = load i16* %tmp_19_V_5

]]></Node>
<StgValue><ssdm name="tmp_19_V_5_load"/></StgValue>
</operation>

<operation id="1472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:20  %tmp_20_V_5_load = load i16* %tmp_20_V_5

]]></Node>
<StgValue><ssdm name="tmp_20_V_5_load"/></StgValue>
</operation>

<operation id="1473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:21  %tmp_21_V_5_load = load i16* %tmp_21_V_5

]]></Node>
<StgValue><ssdm name="tmp_21_V_5_load"/></StgValue>
</operation>

<operation id="1474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:22  %tmp_22_V_5_load = load i16* %tmp_22_V_5

]]></Node>
<StgValue><ssdm name="tmp_22_V_5_load"/></StgValue>
</operation>

<operation id="1475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:23  %tmp_23_V_5_load = load i16* %tmp_23_V_5

]]></Node>
<StgValue><ssdm name="tmp_23_V_5_load"/></StgValue>
</operation>

<operation id="1476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:24  %tmp_24_V_5_load = load i16* %tmp_24_V_5

]]></Node>
<StgValue><ssdm name="tmp_24_V_5_load"/></StgValue>
</operation>

<operation id="1477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:25  %tmp_25_V_5_load = load i16* %tmp_25_V_5

]]></Node>
<StgValue><ssdm name="tmp_25_V_5_load"/></StgValue>
</operation>

<operation id="1478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:26  %tmp_26_V_5_load = load i16* %tmp_26_V_5

]]></Node>
<StgValue><ssdm name="tmp_26_V_5_load"/></StgValue>
</operation>

<operation id="1479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:27  %tmp_27_V_5_load = load i16* %tmp_27_V_5

]]></Node>
<StgValue><ssdm name="tmp_27_V_5_load"/></StgValue>
</operation>

<operation id="1480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:28  %tmp_28_V_5_load = load i16* %tmp_28_V_5

]]></Node>
<StgValue><ssdm name="tmp_28_V_5_load"/></StgValue>
</operation>

<operation id="1481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:29  %tmp_29_V_5_load = load i16* %tmp_29_V_5

]]></Node>
<StgValue><ssdm name="tmp_29_V_5_load"/></StgValue>
</operation>

<operation id="1482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:30  %tmp_30_V_5_load = load i16* %tmp_30_V_5

]]></Node>
<StgValue><ssdm name="tmp_30_V_5_load"/></StgValue>
</operation>

<operation id="1483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6_end:31  %tmp_31_V_5_load = load i16* %tmp_31_V_5

]]></Node>
<StgValue><ssdm name="tmp_31_V_5_load"/></StgValue>
</operation>

<operation id="1484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="10" op_0_bw="6">
<![CDATA[
hls_label_6_end:32  %zext_ln203_1 = zext i6 %select_ln514 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="1485" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_6_end:33  %add_ln203 = add i10 %zext_ln203_1, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="1486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:67  %shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_0_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:68  %sext_ln1148 = sext i23 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="1488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:69  %tmp_2377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_0_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2377"/></StgValue>
</operation>

<operation id="1489" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:70  %sub_ln1148 = sub i24 0, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="1490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:71  %tmp_322 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:72  %zext_ln1148_32 = zext i15 %tmp_322 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_32"/></StgValue>
</operation>

<operation id="1492" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:73  %sub_ln1148_1 = sub i16 0, %zext_ln1148_32

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="1493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:74  %trunc_ln1148_1 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_0_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_1"/></StgValue>
</operation>

<operation id="1494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:75  %sext_ln1148_1 = sext i14 %trunc_ln1148_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="1495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:76  %zext_ln1148 = zext i15 %sext_ln1148_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="1496" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:77  %select_ln1148 = select i1 %tmp_2377, i16 %sub_ln1148_1, i16 %zext_ln1148

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="1497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:78  %tmp_2378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2378"/></StgValue>
</operation>

<operation id="1498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:80  %tmp_2379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2379"/></StgValue>
</operation>

<operation id="1499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:81  %tmp_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1500" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:82  %icmp_ln785 = icmp ne i5 %tmp_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="1501" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:87  %icmp_ln786 = icmp ne i5 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="1502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:97  %shl_ln728_s = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_1_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:98  %sext_ln1148_2 = sext i23 %shl_ln728_s to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_2"/></StgValue>
</operation>

<operation id="1504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:99  %tmp_2380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2380"/></StgValue>
</operation>

<operation id="1505" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:100  %sub_ln1148_2 = sub i24 0, %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="sub_ln1148_2"/></StgValue>
</operation>

<operation id="1506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:101  %tmp_323 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_2, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:102  %zext_ln1148_33 = zext i15 %tmp_323 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_33"/></StgValue>
</operation>

<operation id="1508" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:103  %sub_ln1148_3 = sub i16 0, %zext_ln1148_33

]]></Node>
<StgValue><ssdm name="sub_ln1148_3"/></StgValue>
</operation>

<operation id="1509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:104  %trunc_ln1148_3 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_1_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_3"/></StgValue>
</operation>

<operation id="1510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:105  %sext_ln1148_3 = sext i14 %trunc_ln1148_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_3"/></StgValue>
</operation>

<operation id="1511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:106  %zext_ln1148_1 = zext i15 %sext_ln1148_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="1512" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:107  %select_ln1148_1 = select i1 %tmp_2380, i16 %sub_ln1148_3, i16 %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="1513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:108  %tmp_2381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2381"/></StgValue>
</operation>

<operation id="1514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:110  %tmp_2382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2382"/></StgValue>
</operation>

<operation id="1515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:111  %tmp_324 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1516" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:112  %icmp_ln785_1 = icmp ne i5 %tmp_324, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="1517" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:117  %icmp_ln786_1 = icmp ne i5 %tmp_324, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_1"/></StgValue>
</operation>

<operation id="1518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:127  %shl_ln728_191 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_2_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_191"/></StgValue>
</operation>

<operation id="1519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:128  %sext_ln1148_4 = sext i23 %shl_ln728_191 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_4"/></StgValue>
</operation>

<operation id="1520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:129  %tmp_2383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_2_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2383"/></StgValue>
</operation>

<operation id="1521" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:130  %sub_ln1148_4 = sub i24 0, %sext_ln1148_4

]]></Node>
<StgValue><ssdm name="sub_ln1148_4"/></StgValue>
</operation>

<operation id="1522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:131  %tmp_325 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_4, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:132  %zext_ln1148_34 = zext i15 %tmp_325 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_34"/></StgValue>
</operation>

<operation id="1524" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:133  %sub_ln1148_5 = sub i16 0, %zext_ln1148_34

]]></Node>
<StgValue><ssdm name="sub_ln1148_5"/></StgValue>
</operation>

<operation id="1525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:134  %trunc_ln1148_5 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_2_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_5"/></StgValue>
</operation>

<operation id="1526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:135  %sext_ln1148_5 = sext i14 %trunc_ln1148_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_5"/></StgValue>
</operation>

<operation id="1527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:136  %zext_ln1148_2 = zext i15 %sext_ln1148_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_2"/></StgValue>
</operation>

<operation id="1528" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:137  %select_ln1148_2 = select i1 %tmp_2383, i16 %sub_ln1148_5, i16 %zext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="1529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:138  %tmp_2384 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2384"/></StgValue>
</operation>

<operation id="1530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:140  %tmp_2385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2385"/></StgValue>
</operation>

<operation id="1531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:141  %tmp_326 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1532" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:142  %icmp_ln785_2 = icmp ne i5 %tmp_326, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_2"/></StgValue>
</operation>

<operation id="1533" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:147  %icmp_ln786_2 = icmp ne i5 %tmp_326, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_2"/></StgValue>
</operation>

<operation id="1534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:157  %shl_ln728_192 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_3_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_192"/></StgValue>
</operation>

<operation id="1535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:158  %sext_ln1148_6 = sext i23 %shl_ln728_192 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_6"/></StgValue>
</operation>

<operation id="1536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:159  %tmp_2386 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2386"/></StgValue>
</operation>

<operation id="1537" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:160  %sub_ln1148_6 = sub i24 0, %sext_ln1148_6

]]></Node>
<StgValue><ssdm name="sub_ln1148_6"/></StgValue>
</operation>

<operation id="1538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:161  %tmp_327 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_6, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:162  %zext_ln1148_35 = zext i15 %tmp_327 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_35"/></StgValue>
</operation>

<operation id="1540" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:163  %sub_ln1148_7 = sub i16 0, %zext_ln1148_35

]]></Node>
<StgValue><ssdm name="sub_ln1148_7"/></StgValue>
</operation>

<operation id="1541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:164  %trunc_ln1148_7 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_3_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_7"/></StgValue>
</operation>

<operation id="1542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:165  %sext_ln1148_7 = sext i14 %trunc_ln1148_7 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_7"/></StgValue>
</operation>

<operation id="1543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:166  %zext_ln1148_3 = zext i15 %sext_ln1148_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_3"/></StgValue>
</operation>

<operation id="1544" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:167  %select_ln1148_3 = select i1 %tmp_2386, i16 %sub_ln1148_7, i16 %zext_ln1148_3

]]></Node>
<StgValue><ssdm name="select_ln1148_3"/></StgValue>
</operation>

<operation id="1545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:168  %tmp_2387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2387"/></StgValue>
</operation>

<operation id="1546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:170  %tmp_2388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2388"/></StgValue>
</operation>

<operation id="1547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:171  %tmp_328 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1548" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:172  %icmp_ln785_3 = icmp ne i5 %tmp_328, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_3"/></StgValue>
</operation>

<operation id="1549" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:177  %icmp_ln786_3 = icmp ne i5 %tmp_328, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_3"/></StgValue>
</operation>

<operation id="1550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:187  %shl_ln728_193 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_4_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_193"/></StgValue>
</operation>

<operation id="1551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:188  %sext_ln1148_8 = sext i23 %shl_ln728_193 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_8"/></StgValue>
</operation>

<operation id="1552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:189  %tmp_2389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2389"/></StgValue>
</operation>

<operation id="1553" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:190  %sub_ln1148_8 = sub i24 0, %sext_ln1148_8

]]></Node>
<StgValue><ssdm name="sub_ln1148_8"/></StgValue>
</operation>

<operation id="1554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:191  %tmp_329 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_8, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:192  %zext_ln1148_36 = zext i15 %tmp_329 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_36"/></StgValue>
</operation>

<operation id="1556" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:193  %sub_ln1148_9 = sub i16 0, %zext_ln1148_36

]]></Node>
<StgValue><ssdm name="sub_ln1148_9"/></StgValue>
</operation>

<operation id="1557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:194  %trunc_ln1148_9 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_4_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_9"/></StgValue>
</operation>

<operation id="1558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:195  %sext_ln1148_9 = sext i14 %trunc_ln1148_9 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_9"/></StgValue>
</operation>

<operation id="1559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:196  %zext_ln1148_4 = zext i15 %sext_ln1148_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_4"/></StgValue>
</operation>

<operation id="1560" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:197  %select_ln1148_4 = select i1 %tmp_2389, i16 %sub_ln1148_9, i16 %zext_ln1148_4

]]></Node>
<StgValue><ssdm name="select_ln1148_4"/></StgValue>
</operation>

<operation id="1561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:198  %tmp_2390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2390"/></StgValue>
</operation>

<operation id="1562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:200  %tmp_2391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2391"/></StgValue>
</operation>

<operation id="1563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:201  %tmp_330 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1564" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:202  %icmp_ln785_4 = icmp ne i5 %tmp_330, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_4"/></StgValue>
</operation>

<operation id="1565" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:207  %icmp_ln786_4 = icmp ne i5 %tmp_330, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_4"/></StgValue>
</operation>

<operation id="1566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:217  %shl_ln728_194 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_5_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_194"/></StgValue>
</operation>

<operation id="1567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:218  %sext_ln1148_10 = sext i23 %shl_ln728_194 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_10"/></StgValue>
</operation>

<operation id="1568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:219  %tmp_2392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2392"/></StgValue>
</operation>

<operation id="1569" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:220  %sub_ln1148_10 = sub i24 0, %sext_ln1148_10

]]></Node>
<StgValue><ssdm name="sub_ln1148_10"/></StgValue>
</operation>

<operation id="1570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:221  %tmp_331 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_10, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:222  %zext_ln1148_37 = zext i15 %tmp_331 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_37"/></StgValue>
</operation>

<operation id="1572" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:223  %sub_ln1148_11 = sub i16 0, %zext_ln1148_37

]]></Node>
<StgValue><ssdm name="sub_ln1148_11"/></StgValue>
</operation>

<operation id="1573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:224  %trunc_ln1148_s = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_5_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_s"/></StgValue>
</operation>

<operation id="1574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:225  %sext_ln1148_11 = sext i14 %trunc_ln1148_s to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_11"/></StgValue>
</operation>

<operation id="1575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:226  %zext_ln1148_5 = zext i15 %sext_ln1148_11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_5"/></StgValue>
</operation>

<operation id="1576" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:227  %select_ln1148_5 = select i1 %tmp_2392, i16 %sub_ln1148_11, i16 %zext_ln1148_5

]]></Node>
<StgValue><ssdm name="select_ln1148_5"/></StgValue>
</operation>

<operation id="1577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:228  %tmp_2393 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2393"/></StgValue>
</operation>

<operation id="1578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:230  %tmp_2394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_5, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2394"/></StgValue>
</operation>

<operation id="1579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:231  %tmp_332 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_5, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1580" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:232  %icmp_ln785_5 = icmp ne i5 %tmp_332, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_5"/></StgValue>
</operation>

<operation id="1581" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:237  %icmp_ln786_5 = icmp ne i5 %tmp_332, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_5"/></StgValue>
</operation>

<operation id="1582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:247  %shl_ln728_195 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_6_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_195"/></StgValue>
</operation>

<operation id="1583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:248  %sext_ln1148_12 = sext i23 %shl_ln728_195 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_12"/></StgValue>
</operation>

<operation id="1584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:249  %tmp_2395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_6_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2395"/></StgValue>
</operation>

<operation id="1585" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:250  %sub_ln1148_12 = sub i24 0, %sext_ln1148_12

]]></Node>
<StgValue><ssdm name="sub_ln1148_12"/></StgValue>
</operation>

<operation id="1586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:251  %tmp_333 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_12, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:252  %zext_ln1148_38 = zext i15 %tmp_333 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_38"/></StgValue>
</operation>

<operation id="1588" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:253  %sub_ln1148_13 = sub i16 0, %zext_ln1148_38

]]></Node>
<StgValue><ssdm name="sub_ln1148_13"/></StgValue>
</operation>

<operation id="1589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:254  %trunc_ln1148_2 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_6_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_2"/></StgValue>
</operation>

<operation id="1590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:255  %sext_ln1148_13 = sext i14 %trunc_ln1148_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_13"/></StgValue>
</operation>

<operation id="1591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:256  %zext_ln1148_6 = zext i15 %sext_ln1148_13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_6"/></StgValue>
</operation>

<operation id="1592" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:257  %select_ln1148_6 = select i1 %tmp_2395, i16 %sub_ln1148_13, i16 %zext_ln1148_6

]]></Node>
<StgValue><ssdm name="select_ln1148_6"/></StgValue>
</operation>

<operation id="1593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:258  %tmp_2396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2396"/></StgValue>
</operation>

<operation id="1594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:260  %tmp_2397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2397"/></StgValue>
</operation>

<operation id="1595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:261  %tmp_334 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_6, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1596" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:262  %icmp_ln785_6 = icmp ne i5 %tmp_334, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_6"/></StgValue>
</operation>

<operation id="1597" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:267  %icmp_ln786_6 = icmp ne i5 %tmp_334, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_6"/></StgValue>
</operation>

<operation id="1598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:277  %shl_ln728_196 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_7_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_196"/></StgValue>
</operation>

<operation id="1599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:278  %sext_ln1148_14 = sext i23 %shl_ln728_196 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_14"/></StgValue>
</operation>

<operation id="1600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:279  %tmp_2398 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_7_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2398"/></StgValue>
</operation>

<operation id="1601" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:280  %sub_ln1148_14 = sub i24 0, %sext_ln1148_14

]]></Node>
<StgValue><ssdm name="sub_ln1148_14"/></StgValue>
</operation>

<operation id="1602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:281  %tmp_335 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_14, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:282  %zext_ln1148_39 = zext i15 %tmp_335 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_39"/></StgValue>
</operation>

<operation id="1604" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:283  %sub_ln1148_15 = sub i16 0, %zext_ln1148_39

]]></Node>
<StgValue><ssdm name="sub_ln1148_15"/></StgValue>
</operation>

<operation id="1605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:284  %trunc_ln1148_4 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_7_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_4"/></StgValue>
</operation>

<operation id="1606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:285  %sext_ln1148_15 = sext i14 %trunc_ln1148_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_15"/></StgValue>
</operation>

<operation id="1607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:286  %zext_ln1148_7 = zext i15 %sext_ln1148_15 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_7"/></StgValue>
</operation>

<operation id="1608" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:287  %select_ln1148_7 = select i1 %tmp_2398, i16 %sub_ln1148_15, i16 %zext_ln1148_7

]]></Node>
<StgValue><ssdm name="select_ln1148_7"/></StgValue>
</operation>

<operation id="1609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:288  %tmp_2399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2399"/></StgValue>
</operation>

<operation id="1610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:290  %tmp_2400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_7, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2400"/></StgValue>
</operation>

<operation id="1611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:291  %tmp_336 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_7, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1612" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:292  %icmp_ln785_7 = icmp ne i5 %tmp_336, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_7"/></StgValue>
</operation>

<operation id="1613" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:297  %icmp_ln786_7 = icmp ne i5 %tmp_336, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_7"/></StgValue>
</operation>

<operation id="1614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:307  %shl_ln728_197 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_8_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_197"/></StgValue>
</operation>

<operation id="1615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:308  %sext_ln1148_16 = sext i23 %shl_ln728_197 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_16"/></StgValue>
</operation>

<operation id="1616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:309  %tmp_2401 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_8_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2401"/></StgValue>
</operation>

<operation id="1617" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:310  %sub_ln1148_16 = sub i24 0, %sext_ln1148_16

]]></Node>
<StgValue><ssdm name="sub_ln1148_16"/></StgValue>
</operation>

<operation id="1618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:311  %tmp_337 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_16, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:312  %zext_ln1148_40 = zext i15 %tmp_337 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_40"/></StgValue>
</operation>

<operation id="1620" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:313  %sub_ln1148_17 = sub i16 0, %zext_ln1148_40

]]></Node>
<StgValue><ssdm name="sub_ln1148_17"/></StgValue>
</operation>

<operation id="1621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:314  %trunc_ln1148_6 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_8_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_6"/></StgValue>
</operation>

<operation id="1622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:315  %sext_ln1148_17 = sext i14 %trunc_ln1148_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_17"/></StgValue>
</operation>

<operation id="1623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:316  %zext_ln1148_8 = zext i15 %sext_ln1148_17 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_8"/></StgValue>
</operation>

<operation id="1624" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:317  %select_ln1148_8 = select i1 %tmp_2401, i16 %sub_ln1148_17, i16 %zext_ln1148_8

]]></Node>
<StgValue><ssdm name="select_ln1148_8"/></StgValue>
</operation>

<operation id="1625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:318  %tmp_2402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2402"/></StgValue>
</operation>

<operation id="1626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:320  %tmp_2403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2403"/></StgValue>
</operation>

<operation id="1627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:321  %tmp_338 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_8, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1628" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:322  %icmp_ln785_8 = icmp ne i5 %tmp_338, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_8"/></StgValue>
</operation>

<operation id="1629" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:327  %icmp_ln786_8 = icmp ne i5 %tmp_338, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_8"/></StgValue>
</operation>

<operation id="1630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:337  %shl_ln728_198 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_9_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_198"/></StgValue>
</operation>

<operation id="1631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:338  %sext_ln1148_18 = sext i23 %shl_ln728_198 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_18"/></StgValue>
</operation>

<operation id="1632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:339  %tmp_2404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_9_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2404"/></StgValue>
</operation>

<operation id="1633" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:340  %sub_ln1148_18 = sub i24 0, %sext_ln1148_18

]]></Node>
<StgValue><ssdm name="sub_ln1148_18"/></StgValue>
</operation>

<operation id="1634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:341  %tmp_339 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_18, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:342  %zext_ln1148_41 = zext i15 %tmp_339 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_41"/></StgValue>
</operation>

<operation id="1636" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:343  %sub_ln1148_19 = sub i16 0, %zext_ln1148_41

]]></Node>
<StgValue><ssdm name="sub_ln1148_19"/></StgValue>
</operation>

<operation id="1637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:344  %trunc_ln1148_8 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_9_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_8"/></StgValue>
</operation>

<operation id="1638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:345  %sext_ln1148_19 = sext i14 %trunc_ln1148_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_19"/></StgValue>
</operation>

<operation id="1639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:346  %zext_ln1148_9 = zext i15 %sext_ln1148_19 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_9"/></StgValue>
</operation>

<operation id="1640" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:347  %select_ln1148_9 = select i1 %tmp_2404, i16 %sub_ln1148_19, i16 %zext_ln1148_9

]]></Node>
<StgValue><ssdm name="select_ln1148_9"/></StgValue>
</operation>

<operation id="1641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:348  %tmp_2405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2405"/></StgValue>
</operation>

<operation id="1642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:350  %tmp_2406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_9, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2406"/></StgValue>
</operation>

<operation id="1643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:351  %tmp_340 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_9, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1644" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:352  %icmp_ln785_9 = icmp ne i5 %tmp_340, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_9"/></StgValue>
</operation>

<operation id="1645" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:357  %icmp_ln786_9 = icmp ne i5 %tmp_340, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_9"/></StgValue>
</operation>

<operation id="1646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:367  %shl_ln728_199 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_10_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_199"/></StgValue>
</operation>

<operation id="1647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:368  %sext_ln1148_20 = sext i23 %shl_ln728_199 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_20"/></StgValue>
</operation>

<operation id="1648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:369  %tmp_2407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2407"/></StgValue>
</operation>

<operation id="1649" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:370  %sub_ln1148_20 = sub i24 0, %sext_ln1148_20

]]></Node>
<StgValue><ssdm name="sub_ln1148_20"/></StgValue>
</operation>

<operation id="1650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:371  %tmp_341 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_20, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:372  %zext_ln1148_42 = zext i15 %tmp_341 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_42"/></StgValue>
</operation>

<operation id="1652" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:373  %sub_ln1148_21 = sub i16 0, %zext_ln1148_42

]]></Node>
<StgValue><ssdm name="sub_ln1148_21"/></StgValue>
</operation>

<operation id="1653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:374  %trunc_ln1148_10 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_10_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_10"/></StgValue>
</operation>

<operation id="1654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:375  %sext_ln1148_21 = sext i14 %trunc_ln1148_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_21"/></StgValue>
</operation>

<operation id="1655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:376  %zext_ln1148_10 = zext i15 %sext_ln1148_21 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_10"/></StgValue>
</operation>

<operation id="1656" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:377  %select_ln1148_10 = select i1 %tmp_2407, i16 %sub_ln1148_21, i16 %zext_ln1148_10

]]></Node>
<StgValue><ssdm name="select_ln1148_10"/></StgValue>
</operation>

<operation id="1657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:378  %tmp_2408 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2408"/></StgValue>
</operation>

<operation id="1658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:380  %tmp_2409 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_10, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2409"/></StgValue>
</operation>

<operation id="1659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:381  %tmp_342 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_10, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1660" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:382  %icmp_ln785_10 = icmp ne i5 %tmp_342, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_10"/></StgValue>
</operation>

<operation id="1661" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:387  %icmp_ln786_10 = icmp ne i5 %tmp_342, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_10"/></StgValue>
</operation>

<operation id="1662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:397  %shl_ln728_200 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_11_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_200"/></StgValue>
</operation>

<operation id="1663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:398  %sext_ln1148_22 = sext i23 %shl_ln728_200 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_22"/></StgValue>
</operation>

<operation id="1664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:399  %tmp_2410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_11_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2410"/></StgValue>
</operation>

<operation id="1665" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:400  %sub_ln1148_22 = sub i24 0, %sext_ln1148_22

]]></Node>
<StgValue><ssdm name="sub_ln1148_22"/></StgValue>
</operation>

<operation id="1666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:401  %tmp_343 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_22, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:402  %zext_ln1148_43 = zext i15 %tmp_343 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_43"/></StgValue>
</operation>

<operation id="1668" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:403  %sub_ln1148_23 = sub i16 0, %zext_ln1148_43

]]></Node>
<StgValue><ssdm name="sub_ln1148_23"/></StgValue>
</operation>

<operation id="1669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:404  %trunc_ln1148_11 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_11_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_11"/></StgValue>
</operation>

<operation id="1670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:405  %sext_ln1148_23 = sext i14 %trunc_ln1148_11 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_23"/></StgValue>
</operation>

<operation id="1671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:406  %zext_ln1148_11 = zext i15 %sext_ln1148_23 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_11"/></StgValue>
</operation>

<operation id="1672" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:407  %select_ln1148_11 = select i1 %tmp_2410, i16 %sub_ln1148_23, i16 %zext_ln1148_11

]]></Node>
<StgValue><ssdm name="select_ln1148_11"/></StgValue>
</operation>

<operation id="1673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:408  %tmp_2411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2411"/></StgValue>
</operation>

<operation id="1674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:410  %tmp_2412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2412"/></StgValue>
</operation>

<operation id="1675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:411  %tmp_344 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1676" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:412  %icmp_ln785_11 = icmp ne i5 %tmp_344, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_11"/></StgValue>
</operation>

<operation id="1677" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:417  %icmp_ln786_11 = icmp ne i5 %tmp_344, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_11"/></StgValue>
</operation>

<operation id="1678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:427  %shl_ln728_201 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_12_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_201"/></StgValue>
</operation>

<operation id="1679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:428  %sext_ln1148_24 = sext i23 %shl_ln728_201 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_24"/></StgValue>
</operation>

<operation id="1680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:429  %tmp_2413 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2413"/></StgValue>
</operation>

<operation id="1681" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:430  %sub_ln1148_24 = sub i24 0, %sext_ln1148_24

]]></Node>
<StgValue><ssdm name="sub_ln1148_24"/></StgValue>
</operation>

<operation id="1682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:431  %tmp_345 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_24, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:432  %zext_ln1148_44 = zext i15 %tmp_345 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_44"/></StgValue>
</operation>

<operation id="1684" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:433  %sub_ln1148_25 = sub i16 0, %zext_ln1148_44

]]></Node>
<StgValue><ssdm name="sub_ln1148_25"/></StgValue>
</operation>

<operation id="1685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:434  %trunc_ln1148_12 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_12_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_12"/></StgValue>
</operation>

<operation id="1686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:435  %sext_ln1148_25 = sext i14 %trunc_ln1148_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_25"/></StgValue>
</operation>

<operation id="1687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:436  %zext_ln1148_12 = zext i15 %sext_ln1148_25 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_12"/></StgValue>
</operation>

<operation id="1688" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:437  %select_ln1148_12 = select i1 %tmp_2413, i16 %sub_ln1148_25, i16 %zext_ln1148_12

]]></Node>
<StgValue><ssdm name="select_ln1148_12"/></StgValue>
</operation>

<operation id="1689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:438  %tmp_2414 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2414"/></StgValue>
</operation>

<operation id="1690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:440  %tmp_2415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_12, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2415"/></StgValue>
</operation>

<operation id="1691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:441  %tmp_346 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_12, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1692" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:442  %icmp_ln785_12 = icmp ne i5 %tmp_346, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_12"/></StgValue>
</operation>

<operation id="1693" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:447  %icmp_ln786_12 = icmp ne i5 %tmp_346, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_12"/></StgValue>
</operation>

<operation id="1694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:457  %shl_ln728_202 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_13_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_202"/></StgValue>
</operation>

<operation id="1695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:458  %sext_ln1148_26 = sext i23 %shl_ln728_202 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_26"/></StgValue>
</operation>

<operation id="1696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:459  %tmp_2416 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_13_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2416"/></StgValue>
</operation>

<operation id="1697" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:460  %sub_ln1148_26 = sub i24 0, %sext_ln1148_26

]]></Node>
<StgValue><ssdm name="sub_ln1148_26"/></StgValue>
</operation>

<operation id="1698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:461  %tmp_347 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_26, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:462  %zext_ln1148_45 = zext i15 %tmp_347 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_45"/></StgValue>
</operation>

<operation id="1700" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:463  %sub_ln1148_27 = sub i16 0, %zext_ln1148_45

]]></Node>
<StgValue><ssdm name="sub_ln1148_27"/></StgValue>
</operation>

<operation id="1701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:464  %trunc_ln1148_13 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_13_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_13"/></StgValue>
</operation>

<operation id="1702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:465  %sext_ln1148_27 = sext i14 %trunc_ln1148_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_27"/></StgValue>
</operation>

<operation id="1703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:466  %zext_ln1148_13 = zext i15 %sext_ln1148_27 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_13"/></StgValue>
</operation>

<operation id="1704" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:467  %select_ln1148_13 = select i1 %tmp_2416, i16 %sub_ln1148_27, i16 %zext_ln1148_13

]]></Node>
<StgValue><ssdm name="select_ln1148_13"/></StgValue>
</operation>

<operation id="1705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:468  %tmp_2417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2417"/></StgValue>
</operation>

<operation id="1706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:470  %tmp_2418 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_13, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2418"/></StgValue>
</operation>

<operation id="1707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:471  %tmp_348 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_13, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1708" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:472  %icmp_ln785_13 = icmp ne i5 %tmp_348, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_13"/></StgValue>
</operation>

<operation id="1709" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:477  %icmp_ln786_13 = icmp ne i5 %tmp_348, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_13"/></StgValue>
</operation>

<operation id="1710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:487  %shl_ln728_203 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_14_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_203"/></StgValue>
</operation>

<operation id="1711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:488  %sext_ln1148_28 = sext i23 %shl_ln728_203 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_28"/></StgValue>
</operation>

<operation id="1712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:489  %tmp_2419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_14_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2419"/></StgValue>
</operation>

<operation id="1713" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:490  %sub_ln1148_28 = sub i24 0, %sext_ln1148_28

]]></Node>
<StgValue><ssdm name="sub_ln1148_28"/></StgValue>
</operation>

<operation id="1714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:491  %tmp_349 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_28, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:492  %zext_ln1148_46 = zext i15 %tmp_349 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_46"/></StgValue>
</operation>

<operation id="1716" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:493  %sub_ln1148_29 = sub i16 0, %zext_ln1148_46

]]></Node>
<StgValue><ssdm name="sub_ln1148_29"/></StgValue>
</operation>

<operation id="1717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:494  %trunc_ln1148_14 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_14_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_14"/></StgValue>
</operation>

<operation id="1718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:495  %sext_ln1148_29 = sext i14 %trunc_ln1148_14 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_29"/></StgValue>
</operation>

<operation id="1719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:496  %zext_ln1148_14 = zext i15 %sext_ln1148_29 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_14"/></StgValue>
</operation>

<operation id="1720" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:497  %select_ln1148_14 = select i1 %tmp_2419, i16 %sub_ln1148_29, i16 %zext_ln1148_14

]]></Node>
<StgValue><ssdm name="select_ln1148_14"/></StgValue>
</operation>

<operation id="1721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:498  %tmp_2420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2420"/></StgValue>
</operation>

<operation id="1722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:500  %tmp_2421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_14, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2421"/></StgValue>
</operation>

<operation id="1723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:501  %tmp_350 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_14, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1724" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:502  %icmp_ln785_14 = icmp ne i5 %tmp_350, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_14"/></StgValue>
</operation>

<operation id="1725" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:507  %icmp_ln786_14 = icmp ne i5 %tmp_350, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_14"/></StgValue>
</operation>

<operation id="1726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:517  %shl_ln728_204 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_15_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_204"/></StgValue>
</operation>

<operation id="1727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:518  %sext_ln1148_30 = sext i23 %shl_ln728_204 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_30"/></StgValue>
</operation>

<operation id="1728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:519  %tmp_2422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_15_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2422"/></StgValue>
</operation>

<operation id="1729" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:520  %sub_ln1148_30 = sub i24 0, %sext_ln1148_30

]]></Node>
<StgValue><ssdm name="sub_ln1148_30"/></StgValue>
</operation>

<operation id="1730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:521  %tmp_351 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_30, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:522  %zext_ln1148_47 = zext i15 %tmp_351 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_47"/></StgValue>
</operation>

<operation id="1732" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:523  %sub_ln1148_31 = sub i16 0, %zext_ln1148_47

]]></Node>
<StgValue><ssdm name="sub_ln1148_31"/></StgValue>
</operation>

<operation id="1733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:524  %trunc_ln1148_15 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_15_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_15"/></StgValue>
</operation>

<operation id="1734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:525  %sext_ln1148_31 = sext i14 %trunc_ln1148_15 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_31"/></StgValue>
</operation>

<operation id="1735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:526  %zext_ln1148_15 = zext i15 %sext_ln1148_31 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_15"/></StgValue>
</operation>

<operation id="1736" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:527  %select_ln1148_15 = select i1 %tmp_2422, i16 %sub_ln1148_31, i16 %zext_ln1148_15

]]></Node>
<StgValue><ssdm name="select_ln1148_15"/></StgValue>
</operation>

<operation id="1737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:528  %tmp_2423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2423"/></StgValue>
</operation>

<operation id="1738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:530  %tmp_2424 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_15, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2424"/></StgValue>
</operation>

<operation id="1739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:531  %tmp_352 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_15, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1740" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:532  %icmp_ln785_15 = icmp ne i5 %tmp_352, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_15"/></StgValue>
</operation>

<operation id="1741" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:537  %icmp_ln786_15 = icmp ne i5 %tmp_352, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_15"/></StgValue>
</operation>

<operation id="1742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:547  %shl_ln728_205 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_16_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_205"/></StgValue>
</operation>

<operation id="1743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:548  %sext_ln1148_32 = sext i23 %shl_ln728_205 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_32"/></StgValue>
</operation>

<operation id="1744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:549  %tmp_2425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_16_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2425"/></StgValue>
</operation>

<operation id="1745" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:550  %sub_ln1148_32 = sub i24 0, %sext_ln1148_32

]]></Node>
<StgValue><ssdm name="sub_ln1148_32"/></StgValue>
</operation>

<operation id="1746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:551  %tmp_353 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_32, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:552  %zext_ln1148_48 = zext i15 %tmp_353 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_48"/></StgValue>
</operation>

<operation id="1748" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:553  %sub_ln1148_33 = sub i16 0, %zext_ln1148_48

]]></Node>
<StgValue><ssdm name="sub_ln1148_33"/></StgValue>
</operation>

<operation id="1749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:554  %trunc_ln1148_16 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_16_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_16"/></StgValue>
</operation>

<operation id="1750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:555  %sext_ln1148_33 = sext i14 %trunc_ln1148_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_33"/></StgValue>
</operation>

<operation id="1751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:556  %zext_ln1148_16 = zext i15 %sext_ln1148_33 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_16"/></StgValue>
</operation>

<operation id="1752" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:557  %select_ln1148_16 = select i1 %tmp_2425, i16 %sub_ln1148_33, i16 %zext_ln1148_16

]]></Node>
<StgValue><ssdm name="select_ln1148_16"/></StgValue>
</operation>

<operation id="1753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:558  %tmp_2426 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2426"/></StgValue>
</operation>

<operation id="1754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:560  %tmp_2427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_16, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2427"/></StgValue>
</operation>

<operation id="1755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:561  %tmp_354 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_16, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1756" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:562  %icmp_ln785_16 = icmp ne i5 %tmp_354, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_16"/></StgValue>
</operation>

<operation id="1757" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:567  %icmp_ln786_16 = icmp ne i5 %tmp_354, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_16"/></StgValue>
</operation>

<operation id="1758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:577  %shl_ln728_206 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_17_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_206"/></StgValue>
</operation>

<operation id="1759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:578  %sext_ln1148_34 = sext i23 %shl_ln728_206 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_34"/></StgValue>
</operation>

<operation id="1760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:579  %tmp_2428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2428"/></StgValue>
</operation>

<operation id="1761" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:580  %sub_ln1148_34 = sub i24 0, %sext_ln1148_34

]]></Node>
<StgValue><ssdm name="sub_ln1148_34"/></StgValue>
</operation>

<operation id="1762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:581  %tmp_355 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_34, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:582  %zext_ln1148_49 = zext i15 %tmp_355 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_49"/></StgValue>
</operation>

<operation id="1764" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:583  %sub_ln1148_35 = sub i16 0, %zext_ln1148_49

]]></Node>
<StgValue><ssdm name="sub_ln1148_35"/></StgValue>
</operation>

<operation id="1765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:584  %trunc_ln1148_17 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_17_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_17"/></StgValue>
</operation>

<operation id="1766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:585  %sext_ln1148_35 = sext i14 %trunc_ln1148_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_35"/></StgValue>
</operation>

<operation id="1767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:586  %zext_ln1148_17 = zext i15 %sext_ln1148_35 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_17"/></StgValue>
</operation>

<operation id="1768" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:587  %select_ln1148_17 = select i1 %tmp_2428, i16 %sub_ln1148_35, i16 %zext_ln1148_17

]]></Node>
<StgValue><ssdm name="select_ln1148_17"/></StgValue>
</operation>

<operation id="1769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:588  %tmp_2429 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2429"/></StgValue>
</operation>

<operation id="1770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:590  %tmp_2430 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_17, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2430"/></StgValue>
</operation>

<operation id="1771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:591  %tmp_356 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_17, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1772" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:592  %icmp_ln785_17 = icmp ne i5 %tmp_356, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_17"/></StgValue>
</operation>

<operation id="1773" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:597  %icmp_ln786_17 = icmp ne i5 %tmp_356, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_17"/></StgValue>
</operation>

<operation id="1774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:607  %shl_ln728_207 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_18_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_207"/></StgValue>
</operation>

<operation id="1775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:608  %sext_ln1148_36 = sext i23 %shl_ln728_207 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_36"/></StgValue>
</operation>

<operation id="1776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:609  %tmp_2431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2431"/></StgValue>
</operation>

<operation id="1777" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:610  %sub_ln1148_36 = sub i24 0, %sext_ln1148_36

]]></Node>
<StgValue><ssdm name="sub_ln1148_36"/></StgValue>
</operation>

<operation id="1778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:611  %tmp_357 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_36, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:612  %zext_ln1148_50 = zext i15 %tmp_357 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_50"/></StgValue>
</operation>

<operation id="1780" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:613  %sub_ln1148_37 = sub i16 0, %zext_ln1148_50

]]></Node>
<StgValue><ssdm name="sub_ln1148_37"/></StgValue>
</operation>

<operation id="1781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:614  %trunc_ln1148_18 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_18_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_18"/></StgValue>
</operation>

<operation id="1782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:615  %sext_ln1148_37 = sext i14 %trunc_ln1148_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_37"/></StgValue>
</operation>

<operation id="1783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:616  %zext_ln1148_18 = zext i15 %sext_ln1148_37 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_18"/></StgValue>
</operation>

<operation id="1784" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:617  %select_ln1148_18 = select i1 %tmp_2431, i16 %sub_ln1148_37, i16 %zext_ln1148_18

]]></Node>
<StgValue><ssdm name="select_ln1148_18"/></StgValue>
</operation>

<operation id="1785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:618  %tmp_2432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2432"/></StgValue>
</operation>

<operation id="1786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:620  %tmp_2433 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_18, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2433"/></StgValue>
</operation>

<operation id="1787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:621  %tmp_358 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_18, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1788" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:622  %icmp_ln785_18 = icmp ne i5 %tmp_358, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_18"/></StgValue>
</operation>

<operation id="1789" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:627  %icmp_ln786_18 = icmp ne i5 %tmp_358, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_18"/></StgValue>
</operation>

<operation id="1790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:637  %shl_ln728_208 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_19_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_208"/></StgValue>
</operation>

<operation id="1791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:638  %sext_ln1148_38 = sext i23 %shl_ln728_208 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_38"/></StgValue>
</operation>

<operation id="1792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:639  %tmp_2434 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_19_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2434"/></StgValue>
</operation>

<operation id="1793" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:640  %sub_ln1148_38 = sub i24 0, %sext_ln1148_38

]]></Node>
<StgValue><ssdm name="sub_ln1148_38"/></StgValue>
</operation>

<operation id="1794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:641  %tmp_359 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_38, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:642  %zext_ln1148_51 = zext i15 %tmp_359 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_51"/></StgValue>
</operation>

<operation id="1796" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:643  %sub_ln1148_39 = sub i16 0, %zext_ln1148_51

]]></Node>
<StgValue><ssdm name="sub_ln1148_39"/></StgValue>
</operation>

<operation id="1797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:644  %trunc_ln1148_19 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_19_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_19"/></StgValue>
</operation>

<operation id="1798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:645  %sext_ln1148_39 = sext i14 %trunc_ln1148_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_39"/></StgValue>
</operation>

<operation id="1799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:646  %zext_ln1148_19 = zext i15 %sext_ln1148_39 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_19"/></StgValue>
</operation>

<operation id="1800" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:647  %select_ln1148_19 = select i1 %tmp_2434, i16 %sub_ln1148_39, i16 %zext_ln1148_19

]]></Node>
<StgValue><ssdm name="select_ln1148_19"/></StgValue>
</operation>

<operation id="1801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:648  %tmp_2435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2435"/></StgValue>
</operation>

<operation id="1802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:650  %tmp_2436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_19, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2436"/></StgValue>
</operation>

<operation id="1803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:651  %tmp_360 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_19, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1804" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:652  %icmp_ln785_19 = icmp ne i5 %tmp_360, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_19"/></StgValue>
</operation>

<operation id="1805" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:657  %icmp_ln786_19 = icmp ne i5 %tmp_360, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_19"/></StgValue>
</operation>

<operation id="1806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:667  %shl_ln728_209 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_20_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_209"/></StgValue>
</operation>

<operation id="1807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:668  %sext_ln1148_40 = sext i23 %shl_ln728_209 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_40"/></StgValue>
</operation>

<operation id="1808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:669  %tmp_2437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_20_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2437"/></StgValue>
</operation>

<operation id="1809" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:670  %sub_ln1148_40 = sub i24 0, %sext_ln1148_40

]]></Node>
<StgValue><ssdm name="sub_ln1148_40"/></StgValue>
</operation>

<operation id="1810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:671  %tmp_361 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_40, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:672  %zext_ln1148_52 = zext i15 %tmp_361 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_52"/></StgValue>
</operation>

<operation id="1812" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:673  %sub_ln1148_41 = sub i16 0, %zext_ln1148_52

]]></Node>
<StgValue><ssdm name="sub_ln1148_41"/></StgValue>
</operation>

<operation id="1813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:674  %trunc_ln1148_20 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_20_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_20"/></StgValue>
</operation>

<operation id="1814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:675  %sext_ln1148_41 = sext i14 %trunc_ln1148_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_41"/></StgValue>
</operation>

<operation id="1815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:676  %zext_ln1148_20 = zext i15 %sext_ln1148_41 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_20"/></StgValue>
</operation>

<operation id="1816" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:677  %select_ln1148_20 = select i1 %tmp_2437, i16 %sub_ln1148_41, i16 %zext_ln1148_20

]]></Node>
<StgValue><ssdm name="select_ln1148_20"/></StgValue>
</operation>

<operation id="1817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:678  %tmp_2438 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2438"/></StgValue>
</operation>

<operation id="1818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:680  %tmp_2439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_20, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2439"/></StgValue>
</operation>

<operation id="1819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:681  %tmp_362 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_20, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1820" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:682  %icmp_ln785_20 = icmp ne i5 %tmp_362, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_20"/></StgValue>
</operation>

<operation id="1821" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:687  %icmp_ln786_20 = icmp ne i5 %tmp_362, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_20"/></StgValue>
</operation>

<operation id="1822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:697  %shl_ln728_210 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_21_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_210"/></StgValue>
</operation>

<operation id="1823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:698  %sext_ln1148_42 = sext i23 %shl_ln728_210 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_42"/></StgValue>
</operation>

<operation id="1824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:699  %tmp_2440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_21_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2440"/></StgValue>
</operation>

<operation id="1825" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:700  %sub_ln1148_42 = sub i24 0, %sext_ln1148_42

]]></Node>
<StgValue><ssdm name="sub_ln1148_42"/></StgValue>
</operation>

<operation id="1826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:701  %tmp_363 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_42, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:702  %zext_ln1148_53 = zext i15 %tmp_363 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_53"/></StgValue>
</operation>

<operation id="1828" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:703  %sub_ln1148_43 = sub i16 0, %zext_ln1148_53

]]></Node>
<StgValue><ssdm name="sub_ln1148_43"/></StgValue>
</operation>

<operation id="1829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:704  %trunc_ln1148_21 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_21_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_21"/></StgValue>
</operation>

<operation id="1830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:705  %sext_ln1148_43 = sext i14 %trunc_ln1148_21 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_43"/></StgValue>
</operation>

<operation id="1831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:706  %zext_ln1148_21 = zext i15 %sext_ln1148_43 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_21"/></StgValue>
</operation>

<operation id="1832" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:707  %select_ln1148_21 = select i1 %tmp_2440, i16 %sub_ln1148_43, i16 %zext_ln1148_21

]]></Node>
<StgValue><ssdm name="select_ln1148_21"/></StgValue>
</operation>

<operation id="1833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:708  %tmp_2441 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2441"/></StgValue>
</operation>

<operation id="1834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:710  %tmp_2442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2442"/></StgValue>
</operation>

<operation id="1835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:711  %tmp_364 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_21, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1836" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:712  %icmp_ln785_21 = icmp ne i5 %tmp_364, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_21"/></StgValue>
</operation>

<operation id="1837" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:717  %icmp_ln786_21 = icmp ne i5 %tmp_364, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_21"/></StgValue>
</operation>

<operation id="1838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:727  %shl_ln728_211 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_22_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_211"/></StgValue>
</operation>

<operation id="1839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:728  %sext_ln1148_44 = sext i23 %shl_ln728_211 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_44"/></StgValue>
</operation>

<operation id="1840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:729  %tmp_2443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_22_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2443"/></StgValue>
</operation>

<operation id="1841" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:730  %sub_ln1148_44 = sub i24 0, %sext_ln1148_44

]]></Node>
<StgValue><ssdm name="sub_ln1148_44"/></StgValue>
</operation>

<operation id="1842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:731  %tmp_365 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_44, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:732  %zext_ln1148_54 = zext i15 %tmp_365 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_54"/></StgValue>
</operation>

<operation id="1844" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:733  %sub_ln1148_45 = sub i16 0, %zext_ln1148_54

]]></Node>
<StgValue><ssdm name="sub_ln1148_45"/></StgValue>
</operation>

<operation id="1845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:734  %trunc_ln1148_22 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_22_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_22"/></StgValue>
</operation>

<operation id="1846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:735  %sext_ln1148_45 = sext i14 %trunc_ln1148_22 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_45"/></StgValue>
</operation>

<operation id="1847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:736  %zext_ln1148_22 = zext i15 %sext_ln1148_45 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_22"/></StgValue>
</operation>

<operation id="1848" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:737  %select_ln1148_22 = select i1 %tmp_2443, i16 %sub_ln1148_45, i16 %zext_ln1148_22

]]></Node>
<StgValue><ssdm name="select_ln1148_22"/></StgValue>
</operation>

<operation id="1849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:738  %tmp_2444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2444"/></StgValue>
</operation>

<operation id="1850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:740  %tmp_2445 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_22, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2445"/></StgValue>
</operation>

<operation id="1851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:741  %tmp_366 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_22, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1852" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:742  %icmp_ln785_22 = icmp ne i5 %tmp_366, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_22"/></StgValue>
</operation>

<operation id="1853" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:747  %icmp_ln786_22 = icmp ne i5 %tmp_366, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_22"/></StgValue>
</operation>

<operation id="1854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:757  %shl_ln728_212 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_23_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_212"/></StgValue>
</operation>

<operation id="1855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:758  %sext_ln1148_46 = sext i23 %shl_ln728_212 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_46"/></StgValue>
</operation>

<operation id="1856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:759  %tmp_2446 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2446"/></StgValue>
</operation>

<operation id="1857" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:760  %sub_ln1148_46 = sub i24 0, %sext_ln1148_46

]]></Node>
<StgValue><ssdm name="sub_ln1148_46"/></StgValue>
</operation>

<operation id="1858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:761  %tmp_367 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_46, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:762  %zext_ln1148_55 = zext i15 %tmp_367 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_55"/></StgValue>
</operation>

<operation id="1860" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:763  %sub_ln1148_47 = sub i16 0, %zext_ln1148_55

]]></Node>
<StgValue><ssdm name="sub_ln1148_47"/></StgValue>
</operation>

<operation id="1861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:764  %trunc_ln1148_23 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_23_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_23"/></StgValue>
</operation>

<operation id="1862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:765  %sext_ln1148_47 = sext i14 %trunc_ln1148_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_47"/></StgValue>
</operation>

<operation id="1863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:766  %zext_ln1148_23 = zext i15 %sext_ln1148_47 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_23"/></StgValue>
</operation>

<operation id="1864" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:767  %select_ln1148_23 = select i1 %tmp_2446, i16 %sub_ln1148_47, i16 %zext_ln1148_23

]]></Node>
<StgValue><ssdm name="select_ln1148_23"/></StgValue>
</operation>

<operation id="1865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:768  %tmp_2447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2447"/></StgValue>
</operation>

<operation id="1866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:770  %tmp_2448 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_23, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2448"/></StgValue>
</operation>

<operation id="1867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:771  %tmp_368 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_23, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1868" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:772  %icmp_ln785_23 = icmp ne i5 %tmp_368, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_23"/></StgValue>
</operation>

<operation id="1869" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:777  %icmp_ln786_23 = icmp ne i5 %tmp_368, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_23"/></StgValue>
</operation>

<operation id="1870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:787  %shl_ln728_213 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_24_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_213"/></StgValue>
</operation>

<operation id="1871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:788  %sext_ln1148_48 = sext i23 %shl_ln728_213 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_48"/></StgValue>
</operation>

<operation id="1872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:789  %tmp_2449 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2449"/></StgValue>
</operation>

<operation id="1873" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:790  %sub_ln1148_48 = sub i24 0, %sext_ln1148_48

]]></Node>
<StgValue><ssdm name="sub_ln1148_48"/></StgValue>
</operation>

<operation id="1874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:791  %tmp_369 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_48, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:792  %zext_ln1148_56 = zext i15 %tmp_369 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_56"/></StgValue>
</operation>

<operation id="1876" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:793  %sub_ln1148_49 = sub i16 0, %zext_ln1148_56

]]></Node>
<StgValue><ssdm name="sub_ln1148_49"/></StgValue>
</operation>

<operation id="1877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:794  %trunc_ln1148_24 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_24_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_24"/></StgValue>
</operation>

<operation id="1878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:795  %sext_ln1148_49 = sext i14 %trunc_ln1148_24 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_49"/></StgValue>
</operation>

<operation id="1879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:796  %zext_ln1148_24 = zext i15 %sext_ln1148_49 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_24"/></StgValue>
</operation>

<operation id="1880" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:797  %select_ln1148_24 = select i1 %tmp_2449, i16 %sub_ln1148_49, i16 %zext_ln1148_24

]]></Node>
<StgValue><ssdm name="select_ln1148_24"/></StgValue>
</operation>

<operation id="1881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:798  %tmp_2450 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2450"/></StgValue>
</operation>

<operation id="1882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:800  %tmp_2451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_24, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2451"/></StgValue>
</operation>

<operation id="1883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:801  %tmp_370 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_24, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1884" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:802  %icmp_ln785_24 = icmp ne i5 %tmp_370, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_24"/></StgValue>
</operation>

<operation id="1885" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:807  %icmp_ln786_24 = icmp ne i5 %tmp_370, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_24"/></StgValue>
</operation>

<operation id="1886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:817  %shl_ln728_214 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_25_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_214"/></StgValue>
</operation>

<operation id="1887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:818  %sext_ln1148_50 = sext i23 %shl_ln728_214 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_50"/></StgValue>
</operation>

<operation id="1888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:819  %tmp_2452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_25_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2452"/></StgValue>
</operation>

<operation id="1889" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:820  %sub_ln1148_50 = sub i24 0, %sext_ln1148_50

]]></Node>
<StgValue><ssdm name="sub_ln1148_50"/></StgValue>
</operation>

<operation id="1890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:821  %tmp_371 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_50, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:822  %zext_ln1148_57 = zext i15 %tmp_371 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_57"/></StgValue>
</operation>

<operation id="1892" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:823  %sub_ln1148_51 = sub i16 0, %zext_ln1148_57

]]></Node>
<StgValue><ssdm name="sub_ln1148_51"/></StgValue>
</operation>

<operation id="1893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:824  %trunc_ln1148_25 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_25_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_25"/></StgValue>
</operation>

<operation id="1894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:825  %sext_ln1148_51 = sext i14 %trunc_ln1148_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_51"/></StgValue>
</operation>

<operation id="1895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:826  %zext_ln1148_25 = zext i15 %sext_ln1148_51 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_25"/></StgValue>
</operation>

<operation id="1896" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:827  %select_ln1148_25 = select i1 %tmp_2452, i16 %sub_ln1148_51, i16 %zext_ln1148_25

]]></Node>
<StgValue><ssdm name="select_ln1148_25"/></StgValue>
</operation>

<operation id="1897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:828  %tmp_2453 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2453"/></StgValue>
</operation>

<operation id="1898" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:830  %tmp_2454 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_25, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2454"/></StgValue>
</operation>

<operation id="1899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:831  %tmp_372 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_25, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1900" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:832  %icmp_ln785_25 = icmp ne i5 %tmp_372, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_25"/></StgValue>
</operation>

<operation id="1901" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:837  %icmp_ln786_25 = icmp ne i5 %tmp_372, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_25"/></StgValue>
</operation>

<operation id="1902" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:847  %shl_ln728_215 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_26_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_215"/></StgValue>
</operation>

<operation id="1903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:848  %sext_ln1148_52 = sext i23 %shl_ln728_215 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_52"/></StgValue>
</operation>

<operation id="1904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:849  %tmp_2455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2455"/></StgValue>
</operation>

<operation id="1905" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:850  %sub_ln1148_52 = sub i24 0, %sext_ln1148_52

]]></Node>
<StgValue><ssdm name="sub_ln1148_52"/></StgValue>
</operation>

<operation id="1906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:851  %tmp_373 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_52, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:852  %zext_ln1148_58 = zext i15 %tmp_373 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_58"/></StgValue>
</operation>

<operation id="1908" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:853  %sub_ln1148_53 = sub i16 0, %zext_ln1148_58

]]></Node>
<StgValue><ssdm name="sub_ln1148_53"/></StgValue>
</operation>

<operation id="1909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:854  %trunc_ln1148_26 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_26_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_26"/></StgValue>
</operation>

<operation id="1910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:855  %sext_ln1148_53 = sext i14 %trunc_ln1148_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_53"/></StgValue>
</operation>

<operation id="1911" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:856  %zext_ln1148_26 = zext i15 %sext_ln1148_53 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_26"/></StgValue>
</operation>

<operation id="1912" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:857  %select_ln1148_26 = select i1 %tmp_2455, i16 %sub_ln1148_53, i16 %zext_ln1148_26

]]></Node>
<StgValue><ssdm name="select_ln1148_26"/></StgValue>
</operation>

<operation id="1913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:858  %tmp_2456 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2456"/></StgValue>
</operation>

<operation id="1914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:860  %tmp_2457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_26, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2457"/></StgValue>
</operation>

<operation id="1915" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:861  %tmp_374 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_26, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1916" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:862  %icmp_ln785_26 = icmp ne i5 %tmp_374, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_26"/></StgValue>
</operation>

<operation id="1917" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:867  %icmp_ln786_26 = icmp ne i5 %tmp_374, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_26"/></StgValue>
</operation>

<operation id="1918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:877  %shl_ln728_216 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_27_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_216"/></StgValue>
</operation>

<operation id="1919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:878  %sext_ln1148_54 = sext i23 %shl_ln728_216 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_54"/></StgValue>
</operation>

<operation id="1920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:879  %tmp_2458 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2458"/></StgValue>
</operation>

<operation id="1921" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:880  %sub_ln1148_54 = sub i24 0, %sext_ln1148_54

]]></Node>
<StgValue><ssdm name="sub_ln1148_54"/></StgValue>
</operation>

<operation id="1922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:881  %tmp_375 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_54, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:882  %zext_ln1148_59 = zext i15 %tmp_375 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_59"/></StgValue>
</operation>

<operation id="1924" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:883  %sub_ln1148_55 = sub i16 0, %zext_ln1148_59

]]></Node>
<StgValue><ssdm name="sub_ln1148_55"/></StgValue>
</operation>

<operation id="1925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:884  %trunc_ln1148_27 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_27_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_27"/></StgValue>
</operation>

<operation id="1926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:885  %sext_ln1148_55 = sext i14 %trunc_ln1148_27 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_55"/></StgValue>
</operation>

<operation id="1927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:886  %zext_ln1148_27 = zext i15 %sext_ln1148_55 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_27"/></StgValue>
</operation>

<operation id="1928" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:887  %select_ln1148_27 = select i1 %tmp_2458, i16 %sub_ln1148_55, i16 %zext_ln1148_27

]]></Node>
<StgValue><ssdm name="select_ln1148_27"/></StgValue>
</operation>

<operation id="1929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:888  %tmp_2459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2459"/></StgValue>
</operation>

<operation id="1930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:890  %tmp_2460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_27, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2460"/></StgValue>
</operation>

<operation id="1931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:891  %tmp_376 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_27, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1932" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:892  %icmp_ln785_27 = icmp ne i5 %tmp_376, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_27"/></StgValue>
</operation>

<operation id="1933" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:897  %icmp_ln786_27 = icmp ne i5 %tmp_376, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_27"/></StgValue>
</operation>

<operation id="1934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:907  %shl_ln728_217 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_28_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_217"/></StgValue>
</operation>

<operation id="1935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:908  %sext_ln1148_56 = sext i23 %shl_ln728_217 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_56"/></StgValue>
</operation>

<operation id="1936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:909  %tmp_2461 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2461"/></StgValue>
</operation>

<operation id="1937" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:910  %sub_ln1148_56 = sub i24 0, %sext_ln1148_56

]]></Node>
<StgValue><ssdm name="sub_ln1148_56"/></StgValue>
</operation>

<operation id="1938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:911  %tmp_377 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_56, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:912  %zext_ln1148_60 = zext i15 %tmp_377 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_60"/></StgValue>
</operation>

<operation id="1940" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:913  %sub_ln1148_57 = sub i16 0, %zext_ln1148_60

]]></Node>
<StgValue><ssdm name="sub_ln1148_57"/></StgValue>
</operation>

<operation id="1941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:914  %trunc_ln1148_28 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_28_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_28"/></StgValue>
</operation>

<operation id="1942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:915  %sext_ln1148_57 = sext i14 %trunc_ln1148_28 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_57"/></StgValue>
</operation>

<operation id="1943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:916  %zext_ln1148_28 = zext i15 %sext_ln1148_57 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_28"/></StgValue>
</operation>

<operation id="1944" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:917  %select_ln1148_28 = select i1 %tmp_2461, i16 %sub_ln1148_57, i16 %zext_ln1148_28

]]></Node>
<StgValue><ssdm name="select_ln1148_28"/></StgValue>
</operation>

<operation id="1945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:918  %tmp_2462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2462"/></StgValue>
</operation>

<operation id="1946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:920  %tmp_2463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_28, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2463"/></StgValue>
</operation>

<operation id="1947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:921  %tmp_378 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_28, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1948" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:922  %icmp_ln785_28 = icmp ne i5 %tmp_378, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_28"/></StgValue>
</operation>

<operation id="1949" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:927  %icmp_ln786_28 = icmp ne i5 %tmp_378, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_28"/></StgValue>
</operation>

<operation id="1950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:937  %shl_ln728_218 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_29_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_218"/></StgValue>
</operation>

<operation id="1951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:938  %sext_ln1148_58 = sext i23 %shl_ln728_218 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_58"/></StgValue>
</operation>

<operation id="1952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:939  %tmp_2464 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_29_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2464"/></StgValue>
</operation>

<operation id="1953" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:940  %sub_ln1148_58 = sub i24 0, %sext_ln1148_58

]]></Node>
<StgValue><ssdm name="sub_ln1148_58"/></StgValue>
</operation>

<operation id="1954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:941  %tmp_379 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_58, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:942  %zext_ln1148_61 = zext i15 %tmp_379 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_61"/></StgValue>
</operation>

<operation id="1956" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:943  %sub_ln1148_59 = sub i16 0, %zext_ln1148_61

]]></Node>
<StgValue><ssdm name="sub_ln1148_59"/></StgValue>
</operation>

<operation id="1957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:944  %trunc_ln1148_29 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_29_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_29"/></StgValue>
</operation>

<operation id="1958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:945  %sext_ln1148_59 = sext i14 %trunc_ln1148_29 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_59"/></StgValue>
</operation>

<operation id="1959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:946  %zext_ln1148_29 = zext i15 %sext_ln1148_59 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_29"/></StgValue>
</operation>

<operation id="1960" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:947  %select_ln1148_29 = select i1 %tmp_2464, i16 %sub_ln1148_59, i16 %zext_ln1148_29

]]></Node>
<StgValue><ssdm name="select_ln1148_29"/></StgValue>
</operation>

<operation id="1961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:948  %tmp_2465 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2465"/></StgValue>
</operation>

<operation id="1962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:950  %tmp_2466 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_29, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2466"/></StgValue>
</operation>

<operation id="1963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:951  %tmp_380 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_29, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1964" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:952  %icmp_ln785_29 = icmp ne i5 %tmp_380, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_29"/></StgValue>
</operation>

<operation id="1965" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:957  %icmp_ln786_29 = icmp ne i5 %tmp_380, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_29"/></StgValue>
</operation>

<operation id="1966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:967  %shl_ln728_219 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_30_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_219"/></StgValue>
</operation>

<operation id="1967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:968  %sext_ln1148_60 = sext i23 %shl_ln728_219 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_60"/></StgValue>
</operation>

<operation id="1968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:969  %tmp_2467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2467"/></StgValue>
</operation>

<operation id="1969" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:970  %sub_ln1148_60 = sub i24 0, %sext_ln1148_60

]]></Node>
<StgValue><ssdm name="sub_ln1148_60"/></StgValue>
</operation>

<operation id="1970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:971  %tmp_381 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_60, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:972  %zext_ln1148_62 = zext i15 %tmp_381 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_62"/></StgValue>
</operation>

<operation id="1972" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:973  %sub_ln1148_61 = sub i16 0, %zext_ln1148_62

]]></Node>
<StgValue><ssdm name="sub_ln1148_61"/></StgValue>
</operation>

<operation id="1973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:974  %trunc_ln1148_30 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_30_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_30"/></StgValue>
</operation>

<operation id="1974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:975  %sext_ln1148_61 = sext i14 %trunc_ln1148_30 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_61"/></StgValue>
</operation>

<operation id="1975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:976  %zext_ln1148_30 = zext i15 %sext_ln1148_61 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_30"/></StgValue>
</operation>

<operation id="1976" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:977  %select_ln1148_30 = select i1 %tmp_2467, i16 %sub_ln1148_61, i16 %zext_ln1148_30

]]></Node>
<StgValue><ssdm name="select_ln1148_30"/></StgValue>
</operation>

<operation id="1977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:978  %tmp_2468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2468"/></StgValue>
</operation>

<operation id="1978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:980  %tmp_2469 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_30, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2469"/></StgValue>
</operation>

<operation id="1979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:981  %tmp_382 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_30, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1980" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:982  %icmp_ln785_30 = icmp ne i5 %tmp_382, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_30"/></StgValue>
</operation>

<operation id="1981" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:987  %icmp_ln786_30 = icmp ne i5 %tmp_382, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_30"/></StgValue>
</operation>

<operation id="1982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_6_end:997  %shl_ln728_220 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_31_V_5_load, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_220"/></StgValue>
</operation>

<operation id="1983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="24" op_0_bw="23">
<![CDATA[
hls_label_6_end:998  %sext_ln1148_62 = sext i23 %shl_ln728_220 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1148_62"/></StgValue>
</operation>

<operation id="1984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:999  %tmp_2470 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31_V_5_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2470"/></StgValue>
</operation>

<operation id="1985" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_6_end:1000  %sub_ln1148_62 = sub i24 0, %sext_ln1148_62

]]></Node>
<StgValue><ssdm name="sub_ln1148_62"/></StgValue>
</operation>

<operation id="1986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:1001  %tmp_383 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_62, i32 9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:1002  %zext_ln1148_63 = zext i15 %tmp_383 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_63"/></StgValue>
</operation>

<operation id="1988" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:1003  %sub_ln1148_63 = sub i16 0, %zext_ln1148_63

]]></Node>
<StgValue><ssdm name="sub_ln1148_63"/></StgValue>
</operation>

<operation id="1989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:1004  %trunc_ln1148_31 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_31_V_5_load, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_31"/></StgValue>
</operation>

<operation id="1990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="15" op_0_bw="14">
<![CDATA[
hls_label_6_end:1005  %sext_ln1148_63 = sext i14 %trunc_ln1148_31 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1148_63"/></StgValue>
</operation>

<operation id="1991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="15">
<![CDATA[
hls_label_6_end:1006  %zext_ln1148_31 = zext i15 %sext_ln1148_63 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1148_31"/></StgValue>
</operation>

<operation id="1992" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:1007  %select_ln1148_31 = select i1 %tmp_2470, i16 %sub_ln1148_63, i16 %zext_ln1148_31

]]></Node>
<StgValue><ssdm name="select_ln1148_31"/></StgValue>
</operation>

<operation id="1993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:1008  %tmp_2471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2471"/></StgValue>
</operation>

<operation id="1994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_6_end:1010  %tmp_2472 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2472"/></StgValue>
</operation>

<operation id="1995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_end:1011  %tmp_384 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_31, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1996" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:1012  %icmp_ln785_31 = icmp ne i5 %tmp_384, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_31"/></StgValue>
</operation>

<operation id="1997" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6_end:1017  %icmp_ln786_31 = icmp ne i5 %tmp_384, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_31"/></StgValue>
</operation>

<operation id="1998" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:1028  %col = add i6 1, %select_ln514

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1999" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="10">
<![CDATA[
hls_label_6_end:34  %zext_ln203_2 = zext i10 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="2000" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:35  %out_buf_sc_V_0_addr = getelementptr [904 x i16]* @out_buf_sc_V_0, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_0_addr"/></StgValue>
</operation>

<operation id="2001" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:36  %out_buf_sc_V_1_addr = getelementptr [904 x i16]* @out_buf_sc_V_1, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_1_addr"/></StgValue>
</operation>

<operation id="2002" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:37  %out_buf_sc_V_10_addr = getelementptr [904 x i16]* @out_buf_sc_V_10, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_10_addr"/></StgValue>
</operation>

<operation id="2003" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:38  %out_buf_sc_V_11_addr = getelementptr [904 x i16]* @out_buf_sc_V_11, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_11_addr"/></StgValue>
</operation>

<operation id="2004" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:39  %out_buf_sc_V_12_addr = getelementptr [904 x i16]* @out_buf_sc_V_12, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_12_addr"/></StgValue>
</operation>

<operation id="2005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:40  %out_buf_sc_V_13_addr = getelementptr [904 x i16]* @out_buf_sc_V_13, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_13_addr"/></StgValue>
</operation>

<operation id="2006" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:41  %out_buf_sc_V_14_addr = getelementptr [904 x i16]* @out_buf_sc_V_14, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_14_addr"/></StgValue>
</operation>

<operation id="2007" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:42  %out_buf_sc_V_15_addr = getelementptr [904 x i16]* @out_buf_sc_V_15, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_15_addr"/></StgValue>
</operation>

<operation id="2008" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:43  %out_buf_sc_V_16_addr = getelementptr [904 x i16]* @out_buf_sc_V_16, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_16_addr"/></StgValue>
</operation>

<operation id="2009" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:44  %out_buf_sc_V_17_addr = getelementptr [904 x i16]* @out_buf_sc_V_17, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_17_addr"/></StgValue>
</operation>

<operation id="2010" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:45  %out_buf_sc_V_18_addr = getelementptr [904 x i16]* @out_buf_sc_V_18, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_18_addr"/></StgValue>
</operation>

<operation id="2011" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:46  %out_buf_sc_V_19_addr = getelementptr [904 x i16]* @out_buf_sc_V_19, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_19_addr"/></StgValue>
</operation>

<operation id="2012" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:47  %out_buf_sc_V_2_addr = getelementptr [904 x i16]* @out_buf_sc_V_2, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_2_addr"/></StgValue>
</operation>

<operation id="2013" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:48  %out_buf_sc_V_20_addr = getelementptr [904 x i16]* @out_buf_sc_V_20, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_20_addr"/></StgValue>
</operation>

<operation id="2014" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:49  %out_buf_sc_V_21_addr = getelementptr [904 x i16]* @out_buf_sc_V_21, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_21_addr"/></StgValue>
</operation>

<operation id="2015" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:50  %out_buf_sc_V_22_addr = getelementptr [904 x i16]* @out_buf_sc_V_22, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_22_addr"/></StgValue>
</operation>

<operation id="2016" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:51  %out_buf_sc_V_23_addr = getelementptr [904 x i16]* @out_buf_sc_V_23, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_23_addr"/></StgValue>
</operation>

<operation id="2017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:52  %out_buf_sc_V_24_addr = getelementptr [904 x i16]* @out_buf_sc_V_24, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_24_addr"/></StgValue>
</operation>

<operation id="2018" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:53  %out_buf_sc_V_25_addr = getelementptr [904 x i16]* @out_buf_sc_V_25, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_25_addr"/></StgValue>
</operation>

<operation id="2019" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:54  %out_buf_sc_V_26_addr = getelementptr [904 x i16]* @out_buf_sc_V_26, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_26_addr"/></StgValue>
</operation>

<operation id="2020" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:55  %out_buf_sc_V_27_addr = getelementptr [904 x i16]* @out_buf_sc_V_27, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_27_addr"/></StgValue>
</operation>

<operation id="2021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:56  %out_buf_sc_V_28_addr = getelementptr [904 x i16]* @out_buf_sc_V_28, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_28_addr"/></StgValue>
</operation>

<operation id="2022" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:57  %out_buf_sc_V_29_addr = getelementptr [904 x i16]* @out_buf_sc_V_29, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_29_addr"/></StgValue>
</operation>

<operation id="2023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:58  %out_buf_sc_V_3_addr = getelementptr [904 x i16]* @out_buf_sc_V_3, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_3_addr"/></StgValue>
</operation>

<operation id="2024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:59  %out_buf_sc_V_30_addr = getelementptr [904 x i16]* @out_buf_sc_V_30, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_30_addr"/></StgValue>
</operation>

<operation id="2025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:60  %out_buf_sc_V_31_addr = getelementptr [904 x i16]* @out_buf_sc_V_31, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_31_addr"/></StgValue>
</operation>

<operation id="2026" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:61  %out_buf_sc_V_4_addr = getelementptr [904 x i16]* @out_buf_sc_V_4, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_4_addr"/></StgValue>
</operation>

<operation id="2027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:62  %out_buf_sc_V_5_addr = getelementptr [904 x i16]* @out_buf_sc_V_5, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_5_addr"/></StgValue>
</operation>

<operation id="2028" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:63  %out_buf_sc_V_6_addr = getelementptr [904 x i16]* @out_buf_sc_V_6, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_6_addr"/></StgValue>
</operation>

<operation id="2029" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:64  %out_buf_sc_V_7_addr = getelementptr [904 x i16]* @out_buf_sc_V_7, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_7_addr"/></StgValue>
</operation>

<operation id="2030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:65  %out_buf_sc_V_8_addr = getelementptr [904 x i16]* @out_buf_sc_V_8, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_8_addr"/></StgValue>
</operation>

<operation id="2031" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:66  %out_buf_sc_V_9_addr = getelementptr [904 x i16]* @out_buf_sc_V_9, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="out_buf_sc_V_9_addr"/></StgValue>
</operation>

<operation id="2032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:79  %shl_ln731 = shl i16 %select_ln1148, 5

]]></Node>
<StgValue><ssdm name="shl_ln731"/></StgValue>
</operation>

<operation id="2033" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:83  %or_ln785 = or i1 %tmp_2379, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="2034" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:84  %xor_ln785 = xor i1 %tmp_2378, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="2035" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:85  %and_ln785_351 = and i1 %or_ln785, %xor_ln785

]]></Node>
<StgValue><ssdm name="and_ln785_351"/></StgValue>
</operation>

<operation id="2036" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:86  %xor_ln786 = xor i1 %tmp_2379, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="2037" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:88  %or_ln786 = or i1 %icmp_ln786, %xor_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="2038" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:89  %and_ln786 = and i1 %or_ln786, %tmp_2378

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="2039" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:90  %or_ln340 = or i1 %and_ln786, %and_ln785_351

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="2040" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:91  %xor_ln340 = xor i1 %and_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="2041" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:92  %or_ln340_976 = or i1 %and_ln785_351, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_976"/></StgValue>
</operation>

<operation id="2042" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:93  %select_ln340 = select i1 %or_ln340, i16 32767, i16 %shl_ln731

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="2043" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:94  %select_ln388 = select i1 %and_ln786, i16 -32768, i16 %shl_ln731

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="2044" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:95  %select_ln340_804 = select i1 %or_ln340_976, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_804"/></StgValue>
</operation>

<operation id="2045" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:96  store i16 %select_ln340_804, i16* %out_buf_sc_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2046" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:109  %shl_ln731_127 = shl i16 %select_ln1148_1, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_127"/></StgValue>
</operation>

<operation id="2047" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:113  %or_ln785_1 = or i1 %tmp_2382, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="2048" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:114  %xor_ln785_1 = xor i1 %tmp_2381, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="2049" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:115  %and_ln785_352 = and i1 %or_ln785_1, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785_352"/></StgValue>
</operation>

<operation id="2050" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:116  %xor_ln786_1 = xor i1 %tmp_2382, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="2051" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:118  %or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="2052" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:119  %and_ln786_681 = and i1 %or_ln786_1, %tmp_2381

]]></Node>
<StgValue><ssdm name="and_ln786_681"/></StgValue>
</operation>

<operation id="2053" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:120  %or_ln340_1 = or i1 %and_ln786_681, %and_ln785_352

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="2054" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:121  %xor_ln340_1 = xor i1 %and_ln786_681, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="2055" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:122  %or_ln340_979 = or i1 %and_ln785_352, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_979"/></StgValue>
</operation>

<operation id="2056" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:123  %select_ln340_1 = select i1 %or_ln340_1, i16 32767, i16 %shl_ln731_127

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="2057" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:124  %select_ln388_1 = select i1 %and_ln786_681, i16 -32768, i16 %shl_ln731_127

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="2058" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:125  %select_ln340_805 = select i1 %or_ln340_979, i16 %select_ln340_1, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_805"/></StgValue>
</operation>

<operation id="2059" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:126  store i16 %select_ln340_805, i16* %out_buf_sc_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2060" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:139  %shl_ln731_128 = shl i16 %select_ln1148_2, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_128"/></StgValue>
</operation>

<operation id="2061" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:143  %or_ln785_2 = or i1 %tmp_2385, %icmp_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="2062" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:144  %xor_ln785_2 = xor i1 %tmp_2384, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="2063" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:145  %and_ln785_353 = and i1 %or_ln785_2, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="and_ln785_353"/></StgValue>
</operation>

<operation id="2064" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:146  %xor_ln786_2 = xor i1 %tmp_2385, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="2065" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:148  %or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="2066" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:149  %and_ln786_683 = and i1 %or_ln786_2, %tmp_2384

]]></Node>
<StgValue><ssdm name="and_ln786_683"/></StgValue>
</operation>

<operation id="2067" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:150  %or_ln340_2 = or i1 %and_ln786_683, %and_ln785_353

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="2068" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:151  %xor_ln340_2 = xor i1 %and_ln786_683, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="2069" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:152  %or_ln340_982 = or i1 %and_ln785_353, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_982"/></StgValue>
</operation>

<operation id="2070" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:153  %select_ln340_2 = select i1 %or_ln340_2, i16 32767, i16 %shl_ln731_128

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="2071" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:154  %select_ln388_2 = select i1 %and_ln786_683, i16 -32768, i16 %shl_ln731_128

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="2072" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:155  %select_ln340_806 = select i1 %or_ln340_982, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_806"/></StgValue>
</operation>

<operation id="2073" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:156  store i16 %select_ln340_806, i16* %out_buf_sc_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:169  %shl_ln731_129 = shl i16 %select_ln1148_3, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_129"/></StgValue>
</operation>

<operation id="2075" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:173  %or_ln785_3 = or i1 %tmp_2388, %icmp_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="2076" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:174  %xor_ln785_3 = xor i1 %tmp_2387, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="2077" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:175  %and_ln785_354 = and i1 %or_ln785_3, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_354"/></StgValue>
</operation>

<operation id="2078" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:176  %xor_ln786_3 = xor i1 %tmp_2388, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="2079" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:178  %or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="2080" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:179  %and_ln786_685 = and i1 %or_ln786_3, %tmp_2387

]]></Node>
<StgValue><ssdm name="and_ln786_685"/></StgValue>
</operation>

<operation id="2081" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:180  %or_ln340_3 = or i1 %and_ln786_685, %and_ln785_354

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="2082" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:181  %xor_ln340_3 = xor i1 %and_ln786_685, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="2083" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:182  %or_ln340_985 = or i1 %and_ln785_354, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_985"/></StgValue>
</operation>

<operation id="2084" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:183  %select_ln340_3 = select i1 %or_ln340_3, i16 32767, i16 %shl_ln731_129

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="2085" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:184  %select_ln388_3 = select i1 %and_ln786_685, i16 -32768, i16 %shl_ln731_129

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="2086" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:185  %select_ln340_807 = select i1 %or_ln340_985, i16 %select_ln340_3, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_807"/></StgValue>
</operation>

<operation id="2087" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:186  store i16 %select_ln340_807, i16* %out_buf_sc_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:199  %shl_ln731_130 = shl i16 %select_ln1148_4, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_130"/></StgValue>
</operation>

<operation id="2089" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:203  %or_ln785_4 = or i1 %tmp_2391, %icmp_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="2090" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:204  %xor_ln785_4 = xor i1 %tmp_2390, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="2091" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:205  %and_ln785_355 = and i1 %or_ln785_4, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="and_ln785_355"/></StgValue>
</operation>

<operation id="2092" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:206  %xor_ln786_4 = xor i1 %tmp_2391, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="2093" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:208  %or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="2094" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:209  %and_ln786_687 = and i1 %or_ln786_4, %tmp_2390

]]></Node>
<StgValue><ssdm name="and_ln786_687"/></StgValue>
</operation>

<operation id="2095" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:210  %or_ln340_4 = or i1 %and_ln786_687, %and_ln785_355

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="2096" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:211  %xor_ln340_4 = xor i1 %and_ln786_687, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="2097" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:212  %or_ln340_988 = or i1 %and_ln785_355, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_988"/></StgValue>
</operation>

<operation id="2098" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:213  %select_ln340_4 = select i1 %or_ln340_4, i16 32767, i16 %shl_ln731_130

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="2099" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:214  %select_ln388_4 = select i1 %and_ln786_687, i16 -32768, i16 %shl_ln731_130

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="2100" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:215  %select_ln340_808 = select i1 %or_ln340_988, i16 %select_ln340_4, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_808"/></StgValue>
</operation>

<operation id="2101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:216  store i16 %select_ln340_808, i16* %out_buf_sc_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:229  %shl_ln731_131 = shl i16 %select_ln1148_5, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_131"/></StgValue>
</operation>

<operation id="2103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:233  %or_ln785_5 = or i1 %tmp_2394, %icmp_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="2104" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:234  %xor_ln785_5 = xor i1 %tmp_2393, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="2105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:235  %and_ln785_356 = and i1 %or_ln785_5, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_356"/></StgValue>
</operation>

<operation id="2106" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:236  %xor_ln786_5 = xor i1 %tmp_2394, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="2107" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:238  %or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="2108" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:239  %and_ln786_689 = and i1 %or_ln786_5, %tmp_2393

]]></Node>
<StgValue><ssdm name="and_ln786_689"/></StgValue>
</operation>

<operation id="2109" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:240  %or_ln340_5 = or i1 %and_ln786_689, %and_ln785_356

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="2110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:241  %xor_ln340_5 = xor i1 %and_ln786_689, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="2111" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:242  %or_ln340_991 = or i1 %and_ln785_356, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_991"/></StgValue>
</operation>

<operation id="2112" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:243  %select_ln340_5 = select i1 %or_ln340_5, i16 32767, i16 %shl_ln731_131

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="2113" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:244  %select_ln388_5 = select i1 %and_ln786_689, i16 -32768, i16 %shl_ln731_131

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="2114" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:245  %select_ln340_809 = select i1 %or_ln340_991, i16 %select_ln340_5, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_809"/></StgValue>
</operation>

<operation id="2115" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:246  store i16 %select_ln340_809, i16* %out_buf_sc_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:259  %shl_ln731_132 = shl i16 %select_ln1148_6, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_132"/></StgValue>
</operation>

<operation id="2117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:263  %or_ln785_6 = or i1 %tmp_2397, %icmp_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="2118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:264  %xor_ln785_6 = xor i1 %tmp_2396, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="2119" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:265  %and_ln785_357 = and i1 %or_ln785_6, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="and_ln785_357"/></StgValue>
</operation>

<operation id="2120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:266  %xor_ln786_6 = xor i1 %tmp_2397, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="2121" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:268  %or_ln786_6 = or i1 %icmp_ln786_6, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="2122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:269  %and_ln786_691 = and i1 %or_ln786_6, %tmp_2396

]]></Node>
<StgValue><ssdm name="and_ln786_691"/></StgValue>
</operation>

<operation id="2123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:270  %or_ln340_6 = or i1 %and_ln786_691, %and_ln785_357

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="2124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:271  %xor_ln340_6 = xor i1 %and_ln786_691, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="2125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:272  %or_ln340_994 = or i1 %and_ln785_357, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_994"/></StgValue>
</operation>

<operation id="2126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:273  %select_ln340_6 = select i1 %or_ln340_6, i16 32767, i16 %shl_ln731_132

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="2127" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:274  %select_ln388_6 = select i1 %and_ln786_691, i16 -32768, i16 %shl_ln731_132

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="2128" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:275  %select_ln340_810 = select i1 %or_ln340_994, i16 %select_ln340_6, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_810"/></StgValue>
</operation>

<operation id="2129" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:276  store i16 %select_ln340_810, i16* %out_buf_sc_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:289  %shl_ln731_133 = shl i16 %select_ln1148_7, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_133"/></StgValue>
</operation>

<operation id="2131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:293  %or_ln785_7 = or i1 %tmp_2400, %icmp_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="2132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:294  %xor_ln785_7 = xor i1 %tmp_2399, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="2133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:295  %and_ln785_358 = and i1 %or_ln785_7, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_358"/></StgValue>
</operation>

<operation id="2134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:296  %xor_ln786_7 = xor i1 %tmp_2400, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="2135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:298  %or_ln786_7 = or i1 %icmp_ln786_7, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="2136" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:299  %and_ln786_693 = and i1 %or_ln786_7, %tmp_2399

]]></Node>
<StgValue><ssdm name="and_ln786_693"/></StgValue>
</operation>

<operation id="2137" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:300  %or_ln340_7 = or i1 %and_ln786_693, %and_ln785_358

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="2138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:301  %xor_ln340_7 = xor i1 %and_ln786_693, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="2139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:302  %or_ln340_997 = or i1 %and_ln785_358, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_997"/></StgValue>
</operation>

<operation id="2140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:303  %select_ln340_7 = select i1 %or_ln340_7, i16 32767, i16 %shl_ln731_133

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="2141" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:304  %select_ln388_7 = select i1 %and_ln786_693, i16 -32768, i16 %shl_ln731_133

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="2142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:305  %select_ln340_811 = select i1 %or_ln340_997, i16 %select_ln340_7, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_811"/></StgValue>
</operation>

<operation id="2143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:306  store i16 %select_ln340_811, i16* %out_buf_sc_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:319  %shl_ln731_134 = shl i16 %select_ln1148_8, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_134"/></StgValue>
</operation>

<operation id="2145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:323  %or_ln785_8 = or i1 %tmp_2403, %icmp_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="2146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:324  %xor_ln785_8 = xor i1 %tmp_2402, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="2147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:325  %and_ln785_359 = and i1 %or_ln785_8, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="and_ln785_359"/></StgValue>
</operation>

<operation id="2148" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:326  %xor_ln786_8 = xor i1 %tmp_2403, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="2149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:328  %or_ln786_8 = or i1 %icmp_ln786_8, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="2150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:329  %and_ln786_695 = and i1 %or_ln786_8, %tmp_2402

]]></Node>
<StgValue><ssdm name="and_ln786_695"/></StgValue>
</operation>

<operation id="2151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:330  %or_ln340_8 = or i1 %and_ln786_695, %and_ln785_359

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="2152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:331  %xor_ln340_8 = xor i1 %and_ln786_695, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="2153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:332  %or_ln340_1000 = or i1 %and_ln785_359, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_1000"/></StgValue>
</operation>

<operation id="2154" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:333  %select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %shl_ln731_134

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="2155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:334  %select_ln388_8 = select i1 %and_ln786_695, i16 -32768, i16 %shl_ln731_134

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="2156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:335  %select_ln340_812 = select i1 %or_ln340_1000, i16 %select_ln340_8, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_812"/></StgValue>
</operation>

<operation id="2157" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:336  store i16 %select_ln340_812, i16* %out_buf_sc_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:349  %shl_ln731_135 = shl i16 %select_ln1148_9, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_135"/></StgValue>
</operation>

<operation id="2159" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:353  %or_ln785_9 = or i1 %tmp_2406, %icmp_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="2160" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:354  %xor_ln785_9 = xor i1 %tmp_2405, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="2161" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:355  %and_ln785_360 = and i1 %or_ln785_9, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_360"/></StgValue>
</operation>

<operation id="2162" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:356  %xor_ln786_9 = xor i1 %tmp_2406, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="2163" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:358  %or_ln786_9 = or i1 %icmp_ln786_9, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="2164" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:359  %and_ln786_697 = and i1 %or_ln786_9, %tmp_2405

]]></Node>
<StgValue><ssdm name="and_ln786_697"/></StgValue>
</operation>

<operation id="2165" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:360  %or_ln340_9 = or i1 %and_ln786_697, %and_ln785_360

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="2166" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:361  %xor_ln340_9 = xor i1 %and_ln786_697, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="2167" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:362  %or_ln340_1003 = or i1 %and_ln785_360, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_1003"/></StgValue>
</operation>

<operation id="2168" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:363  %select_ln340_9 = select i1 %or_ln340_9, i16 32767, i16 %shl_ln731_135

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="2169" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:364  %select_ln388_9 = select i1 %and_ln786_697, i16 -32768, i16 %shl_ln731_135

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="2170" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:365  %select_ln340_813 = select i1 %or_ln340_1003, i16 %select_ln340_9, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_813"/></StgValue>
</operation>

<operation id="2171" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:366  store i16 %select_ln340_813, i16* %out_buf_sc_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:379  %shl_ln731_136 = shl i16 %select_ln1148_10, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_136"/></StgValue>
</operation>

<operation id="2173" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:383  %or_ln785_10 = or i1 %tmp_2409, %icmp_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="2174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:384  %xor_ln785_10 = xor i1 %tmp_2408, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="2175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:385  %and_ln785_361 = and i1 %or_ln785_10, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="and_ln785_361"/></StgValue>
</operation>

<operation id="2176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:386  %xor_ln786_10 = xor i1 %tmp_2409, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="2177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:388  %or_ln786_10 = or i1 %icmp_ln786_10, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="2178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:389  %and_ln786_699 = and i1 %or_ln786_10, %tmp_2408

]]></Node>
<StgValue><ssdm name="and_ln786_699"/></StgValue>
</operation>

<operation id="2179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:390  %or_ln340_10 = or i1 %and_ln786_699, %and_ln785_361

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="2180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:391  %xor_ln340_10 = xor i1 %and_ln786_699, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="2181" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:392  %or_ln340_1006 = or i1 %and_ln785_361, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_1006"/></StgValue>
</operation>

<operation id="2182" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:393  %select_ln340_10 = select i1 %or_ln340_10, i16 32767, i16 %shl_ln731_136

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="2183" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:394  %select_ln388_10 = select i1 %and_ln786_699, i16 -32768, i16 %shl_ln731_136

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="2184" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:395  %select_ln340_814 = select i1 %or_ln340_1006, i16 %select_ln340_10, i16 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_814"/></StgValue>
</operation>

<operation id="2185" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:396  store i16 %select_ln340_814, i16* %out_buf_sc_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:409  %shl_ln731_137 = shl i16 %select_ln1148_11, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_137"/></StgValue>
</operation>

<operation id="2187" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:413  %or_ln785_11 = or i1 %tmp_2412, %icmp_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="2188" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:414  %xor_ln785_11 = xor i1 %tmp_2411, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="2189" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:415  %and_ln785_362 = and i1 %or_ln785_11, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_362"/></StgValue>
</operation>

<operation id="2190" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:416  %xor_ln786_11 = xor i1 %tmp_2412, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="2191" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:418  %or_ln786_11 = or i1 %icmp_ln786_11, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="2192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:419  %and_ln786_701 = and i1 %or_ln786_11, %tmp_2411

]]></Node>
<StgValue><ssdm name="and_ln786_701"/></StgValue>
</operation>

<operation id="2193" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:420  %or_ln340_11 = or i1 %and_ln786_701, %and_ln785_362

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="2194" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:421  %xor_ln340_11 = xor i1 %and_ln786_701, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="2195" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:422  %or_ln340_1009 = or i1 %and_ln785_362, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_1009"/></StgValue>
</operation>

<operation id="2196" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:423  %select_ln340_11 = select i1 %or_ln340_11, i16 32767, i16 %shl_ln731_137

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="2197" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:424  %select_ln388_11 = select i1 %and_ln786_701, i16 -32768, i16 %shl_ln731_137

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="2198" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:425  %select_ln340_815 = select i1 %or_ln340_1009, i16 %select_ln340_11, i16 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_815"/></StgValue>
</operation>

<operation id="2199" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:426  store i16 %select_ln340_815, i16* %out_buf_sc_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:439  %shl_ln731_138 = shl i16 %select_ln1148_12, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_138"/></StgValue>
</operation>

<operation id="2201" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:443  %or_ln785_12 = or i1 %tmp_2415, %icmp_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="2202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:444  %xor_ln785_12 = xor i1 %tmp_2414, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="2203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:445  %and_ln785_363 = and i1 %or_ln785_12, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="and_ln785_363"/></StgValue>
</operation>

<operation id="2204" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:446  %xor_ln786_12 = xor i1 %tmp_2415, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="2205" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:448  %or_ln786_12 = or i1 %icmp_ln786_12, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="2206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:449  %and_ln786_703 = and i1 %or_ln786_12, %tmp_2414

]]></Node>
<StgValue><ssdm name="and_ln786_703"/></StgValue>
</operation>

<operation id="2207" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:450  %or_ln340_12 = or i1 %and_ln786_703, %and_ln785_363

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="2208" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:451  %xor_ln340_12 = xor i1 %and_ln786_703, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="2209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:452  %or_ln340_1012 = or i1 %and_ln785_363, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_1012"/></StgValue>
</operation>

<operation id="2210" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:453  %select_ln340_12 = select i1 %or_ln340_12, i16 32767, i16 %shl_ln731_138

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="2211" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:454  %select_ln388_12 = select i1 %and_ln786_703, i16 -32768, i16 %shl_ln731_138

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="2212" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:455  %select_ln340_816 = select i1 %or_ln340_1012, i16 %select_ln340_12, i16 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_816"/></StgValue>
</operation>

<operation id="2213" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:456  store i16 %select_ln340_816, i16* %out_buf_sc_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:469  %shl_ln731_139 = shl i16 %select_ln1148_13, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_139"/></StgValue>
</operation>

<operation id="2215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:473  %or_ln785_13 = or i1 %tmp_2418, %icmp_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="2216" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:474  %xor_ln785_13 = xor i1 %tmp_2417, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="2217" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:475  %and_ln785_364 = and i1 %or_ln785_13, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="and_ln785_364"/></StgValue>
</operation>

<operation id="2218" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:476  %xor_ln786_13 = xor i1 %tmp_2418, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="2219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:478  %or_ln786_13 = or i1 %icmp_ln786_13, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_13"/></StgValue>
</operation>

<operation id="2220" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:479  %and_ln786_705 = and i1 %or_ln786_13, %tmp_2417

]]></Node>
<StgValue><ssdm name="and_ln786_705"/></StgValue>
</operation>

<operation id="2221" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:480  %or_ln340_13 = or i1 %and_ln786_705, %and_ln785_364

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="2222" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:481  %xor_ln340_13 = xor i1 %and_ln786_705, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="2223" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:482  %or_ln340_1015 = or i1 %and_ln785_364, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_1015"/></StgValue>
</operation>

<operation id="2224" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:483  %select_ln340_13 = select i1 %or_ln340_13, i16 32767, i16 %shl_ln731_139

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="2225" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:484  %select_ln388_13 = select i1 %and_ln786_705, i16 -32768, i16 %shl_ln731_139

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="2226" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:485  %select_ln340_817 = select i1 %or_ln340_1015, i16 %select_ln340_13, i16 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_817"/></StgValue>
</operation>

<operation id="2227" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:486  store i16 %select_ln340_817, i16* %out_buf_sc_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:499  %shl_ln731_140 = shl i16 %select_ln1148_14, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_140"/></StgValue>
</operation>

<operation id="2229" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:503  %or_ln785_14 = or i1 %tmp_2421, %icmp_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="2230" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:504  %xor_ln785_14 = xor i1 %tmp_2420, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="2231" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:505  %and_ln785_365 = and i1 %or_ln785_14, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="and_ln785_365"/></StgValue>
</operation>

<operation id="2232" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:506  %xor_ln786_14 = xor i1 %tmp_2421, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="2233" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:508  %or_ln786_14 = or i1 %icmp_ln786_14, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_14"/></StgValue>
</operation>

<operation id="2234" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:509  %and_ln786_707 = and i1 %or_ln786_14, %tmp_2420

]]></Node>
<StgValue><ssdm name="and_ln786_707"/></StgValue>
</operation>

<operation id="2235" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:510  %or_ln340_14 = or i1 %and_ln786_707, %and_ln785_365

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="2236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:511  %xor_ln340_14 = xor i1 %and_ln786_707, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="2237" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:512  %or_ln340_1018 = or i1 %and_ln785_365, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_1018"/></StgValue>
</operation>

<operation id="2238" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:513  %select_ln340_14 = select i1 %or_ln340_14, i16 32767, i16 %shl_ln731_140

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="2239" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:514  %select_ln388_14 = select i1 %and_ln786_707, i16 -32768, i16 %shl_ln731_140

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="2240" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:515  %select_ln340_818 = select i1 %or_ln340_1018, i16 %select_ln340_14, i16 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_818"/></StgValue>
</operation>

<operation id="2241" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:516  store i16 %select_ln340_818, i16* %out_buf_sc_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:529  %shl_ln731_141 = shl i16 %select_ln1148_15, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_141"/></StgValue>
</operation>

<operation id="2243" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:533  %or_ln785_15 = or i1 %tmp_2424, %icmp_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="2244" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:534  %xor_ln785_15 = xor i1 %tmp_2423, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="2245" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:535  %and_ln785_366 = and i1 %or_ln785_15, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_366"/></StgValue>
</operation>

<operation id="2246" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:536  %xor_ln786_15 = xor i1 %tmp_2424, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="2247" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:538  %or_ln786_15 = or i1 %icmp_ln786_15, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_15"/></StgValue>
</operation>

<operation id="2248" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:539  %and_ln786_709 = and i1 %or_ln786_15, %tmp_2423

]]></Node>
<StgValue><ssdm name="and_ln786_709"/></StgValue>
</operation>

<operation id="2249" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:540  %or_ln340_15 = or i1 %and_ln786_709, %and_ln785_366

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="2250" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:541  %xor_ln340_15 = xor i1 %and_ln786_709, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="2251" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:542  %or_ln340_1021 = or i1 %and_ln785_366, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_1021"/></StgValue>
</operation>

<operation id="2252" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:543  %select_ln340_15 = select i1 %or_ln340_15, i16 32767, i16 %shl_ln731_141

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="2253" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:544  %select_ln388_15 = select i1 %and_ln786_709, i16 -32768, i16 %shl_ln731_141

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="2254" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:545  %select_ln340_819 = select i1 %or_ln340_1021, i16 %select_ln340_15, i16 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_819"/></StgValue>
</operation>

<operation id="2255" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:546  store i16 %select_ln340_819, i16* %out_buf_sc_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:559  %shl_ln731_142 = shl i16 %select_ln1148_16, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_142"/></StgValue>
</operation>

<operation id="2257" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:563  %or_ln785_16 = or i1 %tmp_2427, %icmp_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="2258" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:564  %xor_ln785_16 = xor i1 %tmp_2426, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="2259" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:565  %and_ln785_367 = and i1 %or_ln785_16, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="and_ln785_367"/></StgValue>
</operation>

<operation id="2260" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:566  %xor_ln786_16 = xor i1 %tmp_2427, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="2261" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:568  %or_ln786_16 = or i1 %icmp_ln786_16, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_16"/></StgValue>
</operation>

<operation id="2262" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:569  %and_ln786_711 = and i1 %or_ln786_16, %tmp_2426

]]></Node>
<StgValue><ssdm name="and_ln786_711"/></StgValue>
</operation>

<operation id="2263" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:570  %or_ln340_16 = or i1 %and_ln786_711, %and_ln785_367

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="2264" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:571  %xor_ln340_16 = xor i1 %and_ln786_711, true

]]></Node>
<StgValue><ssdm name="xor_ln340_16"/></StgValue>
</operation>

<operation id="2265" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:572  %or_ln340_1024 = or i1 %and_ln785_367, %xor_ln340_16

]]></Node>
<StgValue><ssdm name="or_ln340_1024"/></StgValue>
</operation>

<operation id="2266" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:573  %select_ln340_16 = select i1 %or_ln340_16, i16 32767, i16 %shl_ln731_142

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="2267" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:574  %select_ln388_16 = select i1 %and_ln786_711, i16 -32768, i16 %shl_ln731_142

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="2268" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:575  %select_ln340_820 = select i1 %or_ln340_1024, i16 %select_ln340_16, i16 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_820"/></StgValue>
</operation>

<operation id="2269" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:576  store i16 %select_ln340_820, i16* %out_buf_sc_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:589  %shl_ln731_143 = shl i16 %select_ln1148_17, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_143"/></StgValue>
</operation>

<operation id="2271" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:593  %or_ln785_17 = or i1 %tmp_2430, %icmp_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="2272" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:594  %xor_ln785_17 = xor i1 %tmp_2429, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="2273" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:595  %and_ln785_368 = and i1 %or_ln785_17, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="and_ln785_368"/></StgValue>
</operation>

<operation id="2274" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:596  %xor_ln786_17 = xor i1 %tmp_2430, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="2275" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:598  %or_ln786_17 = or i1 %icmp_ln786_17, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="or_ln786_17"/></StgValue>
</operation>

<operation id="2276" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:599  %and_ln786_713 = and i1 %or_ln786_17, %tmp_2429

]]></Node>
<StgValue><ssdm name="and_ln786_713"/></StgValue>
</operation>

<operation id="2277" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:600  %or_ln340_17 = or i1 %and_ln786_713, %and_ln785_368

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="2278" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:601  %xor_ln340_17 = xor i1 %and_ln786_713, true

]]></Node>
<StgValue><ssdm name="xor_ln340_17"/></StgValue>
</operation>

<operation id="2279" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:602  %or_ln340_1027 = or i1 %and_ln785_368, %xor_ln340_17

]]></Node>
<StgValue><ssdm name="or_ln340_1027"/></StgValue>
</operation>

<operation id="2280" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:603  %select_ln340_17 = select i1 %or_ln340_17, i16 32767, i16 %shl_ln731_143

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="2281" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:604  %select_ln388_17 = select i1 %and_ln786_713, i16 -32768, i16 %shl_ln731_143

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="2282" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:605  %select_ln340_821 = select i1 %or_ln340_1027, i16 %select_ln340_17, i16 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_821"/></StgValue>
</operation>

<operation id="2283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:606  store i16 %select_ln340_821, i16* %out_buf_sc_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:619  %shl_ln731_144 = shl i16 %select_ln1148_18, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_144"/></StgValue>
</operation>

<operation id="2285" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:623  %or_ln785_18 = or i1 %tmp_2433, %icmp_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="2286" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:624  %xor_ln785_18 = xor i1 %tmp_2432, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="2287" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:625  %and_ln785_369 = and i1 %or_ln785_18, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="and_ln785_369"/></StgValue>
</operation>

<operation id="2288" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:626  %xor_ln786_18 = xor i1 %tmp_2433, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="2289" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:628  %or_ln786_18 = or i1 %icmp_ln786_18, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_18"/></StgValue>
</operation>

<operation id="2290" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:629  %and_ln786_715 = and i1 %or_ln786_18, %tmp_2432

]]></Node>
<StgValue><ssdm name="and_ln786_715"/></StgValue>
</operation>

<operation id="2291" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:630  %or_ln340_18 = or i1 %and_ln786_715, %and_ln785_369

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="2292" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:631  %xor_ln340_18 = xor i1 %and_ln786_715, true

]]></Node>
<StgValue><ssdm name="xor_ln340_18"/></StgValue>
</operation>

<operation id="2293" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:632  %or_ln340_1030 = or i1 %and_ln785_369, %xor_ln340_18

]]></Node>
<StgValue><ssdm name="or_ln340_1030"/></StgValue>
</operation>

<operation id="2294" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:633  %select_ln340_18 = select i1 %or_ln340_18, i16 32767, i16 %shl_ln731_144

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="2295" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:634  %select_ln388_18 = select i1 %and_ln786_715, i16 -32768, i16 %shl_ln731_144

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="2296" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:635  %select_ln340_822 = select i1 %or_ln340_1030, i16 %select_ln340_18, i16 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_822"/></StgValue>
</operation>

<operation id="2297" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:636  store i16 %select_ln340_822, i16* %out_buf_sc_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:649  %shl_ln731_145 = shl i16 %select_ln1148_19, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_145"/></StgValue>
</operation>

<operation id="2299" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:653  %or_ln785_19 = or i1 %tmp_2436, %icmp_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="2300" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:654  %xor_ln785_19 = xor i1 %tmp_2435, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="2301" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:655  %and_ln785_370 = and i1 %or_ln785_19, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="and_ln785_370"/></StgValue>
</operation>

<operation id="2302" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:656  %xor_ln786_19 = xor i1 %tmp_2436, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="2303" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:658  %or_ln786_19 = or i1 %icmp_ln786_19, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="or_ln786_19"/></StgValue>
</operation>

<operation id="2304" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:659  %and_ln786_717 = and i1 %or_ln786_19, %tmp_2435

]]></Node>
<StgValue><ssdm name="and_ln786_717"/></StgValue>
</operation>

<operation id="2305" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:660  %or_ln340_19 = or i1 %and_ln786_717, %and_ln785_370

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="2306" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:661  %xor_ln340_19 = xor i1 %and_ln786_717, true

]]></Node>
<StgValue><ssdm name="xor_ln340_19"/></StgValue>
</operation>

<operation id="2307" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:662  %or_ln340_1033 = or i1 %and_ln785_370, %xor_ln340_19

]]></Node>
<StgValue><ssdm name="or_ln340_1033"/></StgValue>
</operation>

<operation id="2308" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:663  %select_ln340_19 = select i1 %or_ln340_19, i16 32767, i16 %shl_ln731_145

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="2309" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:664  %select_ln388_19 = select i1 %and_ln786_717, i16 -32768, i16 %shl_ln731_145

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="2310" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:665  %select_ln340_823 = select i1 %or_ln340_1033, i16 %select_ln340_19, i16 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_823"/></StgValue>
</operation>

<operation id="2311" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:666  store i16 %select_ln340_823, i16* %out_buf_sc_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:679  %shl_ln731_146 = shl i16 %select_ln1148_20, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_146"/></StgValue>
</operation>

<operation id="2313" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:683  %or_ln785_20 = or i1 %tmp_2439, %icmp_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="2314" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:684  %xor_ln785_20 = xor i1 %tmp_2438, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="2315" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:685  %and_ln785_371 = and i1 %or_ln785_20, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="and_ln785_371"/></StgValue>
</operation>

<operation id="2316" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:686  %xor_ln786_20 = xor i1 %tmp_2439, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="2317" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:688  %or_ln786_20 = or i1 %icmp_ln786_20, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="or_ln786_20"/></StgValue>
</operation>

<operation id="2318" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:689  %and_ln786_719 = and i1 %or_ln786_20, %tmp_2438

]]></Node>
<StgValue><ssdm name="and_ln786_719"/></StgValue>
</operation>

<operation id="2319" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:690  %or_ln340_20 = or i1 %and_ln786_719, %and_ln785_371

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="2320" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:691  %xor_ln340_20 = xor i1 %and_ln786_719, true

]]></Node>
<StgValue><ssdm name="xor_ln340_20"/></StgValue>
</operation>

<operation id="2321" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:692  %or_ln340_1036 = or i1 %and_ln785_371, %xor_ln340_20

]]></Node>
<StgValue><ssdm name="or_ln340_1036"/></StgValue>
</operation>

<operation id="2322" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:693  %select_ln340_20 = select i1 %or_ln340_20, i16 32767, i16 %shl_ln731_146

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="2323" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:694  %select_ln388_20 = select i1 %and_ln786_719, i16 -32768, i16 %shl_ln731_146

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="2324" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:695  %select_ln340_824 = select i1 %or_ln340_1036, i16 %select_ln340_20, i16 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_824"/></StgValue>
</operation>

<operation id="2325" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:696  store i16 %select_ln340_824, i16* %out_buf_sc_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:709  %shl_ln731_147 = shl i16 %select_ln1148_21, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_147"/></StgValue>
</operation>

<operation id="2327" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:713  %or_ln785_21 = or i1 %tmp_2442, %icmp_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="2328" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:714  %xor_ln785_21 = xor i1 %tmp_2441, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="2329" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:715  %and_ln785_372 = and i1 %or_ln785_21, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="and_ln785_372"/></StgValue>
</operation>

<operation id="2330" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:716  %xor_ln786_21 = xor i1 %tmp_2442, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="2331" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:718  %or_ln786_21 = or i1 %icmp_ln786_21, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_21"/></StgValue>
</operation>

<operation id="2332" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:719  %and_ln786_721 = and i1 %or_ln786_21, %tmp_2441

]]></Node>
<StgValue><ssdm name="and_ln786_721"/></StgValue>
</operation>

<operation id="2333" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:720  %or_ln340_21 = or i1 %and_ln786_721, %and_ln785_372

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="2334" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:721  %xor_ln340_21 = xor i1 %and_ln786_721, true

]]></Node>
<StgValue><ssdm name="xor_ln340_21"/></StgValue>
</operation>

<operation id="2335" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:722  %or_ln340_1039 = or i1 %and_ln785_372, %xor_ln340_21

]]></Node>
<StgValue><ssdm name="or_ln340_1039"/></StgValue>
</operation>

<operation id="2336" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:723  %select_ln340_21 = select i1 %or_ln340_21, i16 32767, i16 %shl_ln731_147

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="2337" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:724  %select_ln388_21 = select i1 %and_ln786_721, i16 -32768, i16 %shl_ln731_147

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="2338" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:725  %select_ln340_825 = select i1 %or_ln340_1039, i16 %select_ln340_21, i16 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_825"/></StgValue>
</operation>

<operation id="2339" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:726  store i16 %select_ln340_825, i16* %out_buf_sc_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:739  %shl_ln731_148 = shl i16 %select_ln1148_22, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_148"/></StgValue>
</operation>

<operation id="2341" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:743  %or_ln785_22 = or i1 %tmp_2445, %icmp_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="2342" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:744  %xor_ln785_22 = xor i1 %tmp_2444, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="2343" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:745  %and_ln785_373 = and i1 %or_ln785_22, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="and_ln785_373"/></StgValue>
</operation>

<operation id="2344" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:746  %xor_ln786_22 = xor i1 %tmp_2445, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="2345" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:748  %or_ln786_22 = or i1 %icmp_ln786_22, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="or_ln786_22"/></StgValue>
</operation>

<operation id="2346" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:749  %and_ln786_723 = and i1 %or_ln786_22, %tmp_2444

]]></Node>
<StgValue><ssdm name="and_ln786_723"/></StgValue>
</operation>

<operation id="2347" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:750  %or_ln340_22 = or i1 %and_ln786_723, %and_ln785_373

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="2348" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:751  %xor_ln340_22 = xor i1 %and_ln786_723, true

]]></Node>
<StgValue><ssdm name="xor_ln340_22"/></StgValue>
</operation>

<operation id="2349" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:752  %or_ln340_1042 = or i1 %and_ln785_373, %xor_ln340_22

]]></Node>
<StgValue><ssdm name="or_ln340_1042"/></StgValue>
</operation>

<operation id="2350" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:753  %select_ln340_22 = select i1 %or_ln340_22, i16 32767, i16 %shl_ln731_148

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="2351" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:754  %select_ln388_22 = select i1 %and_ln786_723, i16 -32768, i16 %shl_ln731_148

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="2352" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:755  %select_ln340_826 = select i1 %or_ln340_1042, i16 %select_ln340_22, i16 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_826"/></StgValue>
</operation>

<operation id="2353" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:756  store i16 %select_ln340_826, i16* %out_buf_sc_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:769  %shl_ln731_149 = shl i16 %select_ln1148_23, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_149"/></StgValue>
</operation>

<operation id="2355" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:773  %or_ln785_23 = or i1 %tmp_2448, %icmp_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="2356" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:774  %xor_ln785_23 = xor i1 %tmp_2447, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="2357" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:775  %and_ln785_374 = and i1 %or_ln785_23, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="and_ln785_374"/></StgValue>
</operation>

<operation id="2358" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:776  %xor_ln786_23 = xor i1 %tmp_2448, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="2359" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:778  %or_ln786_23 = or i1 %icmp_ln786_23, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="or_ln786_23"/></StgValue>
</operation>

<operation id="2360" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:779  %and_ln786_725 = and i1 %or_ln786_23, %tmp_2447

]]></Node>
<StgValue><ssdm name="and_ln786_725"/></StgValue>
</operation>

<operation id="2361" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:780  %or_ln340_23 = or i1 %and_ln786_725, %and_ln785_374

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="2362" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:781  %xor_ln340_23 = xor i1 %and_ln786_725, true

]]></Node>
<StgValue><ssdm name="xor_ln340_23"/></StgValue>
</operation>

<operation id="2363" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:782  %or_ln340_1045 = or i1 %and_ln785_374, %xor_ln340_23

]]></Node>
<StgValue><ssdm name="or_ln340_1045"/></StgValue>
</operation>

<operation id="2364" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:783  %select_ln340_23 = select i1 %or_ln340_23, i16 32767, i16 %shl_ln731_149

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="2365" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:784  %select_ln388_23 = select i1 %and_ln786_725, i16 -32768, i16 %shl_ln731_149

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="2366" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:785  %select_ln340_827 = select i1 %or_ln340_1045, i16 %select_ln340_23, i16 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_827"/></StgValue>
</operation>

<operation id="2367" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:786  store i16 %select_ln340_827, i16* %out_buf_sc_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:799  %shl_ln731_150 = shl i16 %select_ln1148_24, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_150"/></StgValue>
</operation>

<operation id="2369" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:803  %or_ln785_24 = or i1 %tmp_2451, %icmp_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="2370" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:804  %xor_ln785_24 = xor i1 %tmp_2450, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="2371" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:805  %and_ln785_375 = and i1 %or_ln785_24, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="and_ln785_375"/></StgValue>
</operation>

<operation id="2372" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:806  %xor_ln786_24 = xor i1 %tmp_2451, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="2373" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:808  %or_ln786_24 = or i1 %icmp_ln786_24, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_24"/></StgValue>
</operation>

<operation id="2374" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:809  %and_ln786_727 = and i1 %or_ln786_24, %tmp_2450

]]></Node>
<StgValue><ssdm name="and_ln786_727"/></StgValue>
</operation>

<operation id="2375" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:810  %or_ln340_1048 = or i1 %and_ln786_727, %and_ln785_375

]]></Node>
<StgValue><ssdm name="or_ln340_1048"/></StgValue>
</operation>

<operation id="2376" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:811  %xor_ln340_24 = xor i1 %and_ln786_727, true

]]></Node>
<StgValue><ssdm name="xor_ln340_24"/></StgValue>
</operation>

<operation id="2377" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:812  %or_ln340_1049 = or i1 %and_ln785_375, %xor_ln340_24

]]></Node>
<StgValue><ssdm name="or_ln340_1049"/></StgValue>
</operation>

<operation id="2378" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:813  %select_ln340_24 = select i1 %or_ln340_1048, i16 32767, i16 %shl_ln731_150

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="2379" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:814  %select_ln388_24 = select i1 %and_ln786_727, i16 -32768, i16 %shl_ln731_150

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="2380" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:815  %select_ln340_828 = select i1 %or_ln340_1049, i16 %select_ln340_24, i16 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_828"/></StgValue>
</operation>

<operation id="2381" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:816  store i16 %select_ln340_828, i16* %out_buf_sc_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:829  %shl_ln731_151 = shl i16 %select_ln1148_25, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_151"/></StgValue>
</operation>

<operation id="2383" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:833  %or_ln785_25 = or i1 %tmp_2454, %icmp_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="2384" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:834  %xor_ln785_25 = xor i1 %tmp_2453, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="2385" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:835  %and_ln785_376 = and i1 %or_ln785_25, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="and_ln785_376"/></StgValue>
</operation>

<operation id="2386" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:836  %xor_ln786_25 = xor i1 %tmp_2454, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="2387" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:838  %or_ln786_25 = or i1 %icmp_ln786_25, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="or_ln786_25"/></StgValue>
</operation>

<operation id="2388" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:839  %and_ln786_729 = and i1 %or_ln786_25, %tmp_2453

]]></Node>
<StgValue><ssdm name="and_ln786_729"/></StgValue>
</operation>

<operation id="2389" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:840  %or_ln340_25 = or i1 %and_ln786_729, %and_ln785_376

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="2390" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:841  %xor_ln340_25 = xor i1 %and_ln786_729, true

]]></Node>
<StgValue><ssdm name="xor_ln340_25"/></StgValue>
</operation>

<operation id="2391" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:842  %or_ln340_1052 = or i1 %and_ln785_376, %xor_ln340_25

]]></Node>
<StgValue><ssdm name="or_ln340_1052"/></StgValue>
</operation>

<operation id="2392" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:843  %select_ln340_25 = select i1 %or_ln340_25, i16 32767, i16 %shl_ln731_151

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="2393" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:844  %select_ln388_25 = select i1 %and_ln786_729, i16 -32768, i16 %shl_ln731_151

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="2394" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:845  %select_ln340_829 = select i1 %or_ln340_1052, i16 %select_ln340_25, i16 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_829"/></StgValue>
</operation>

<operation id="2395" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:846  store i16 %select_ln340_829, i16* %out_buf_sc_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:859  %shl_ln731_152 = shl i16 %select_ln1148_26, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_152"/></StgValue>
</operation>

<operation id="2397" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:863  %or_ln785_26 = or i1 %tmp_2457, %icmp_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="2398" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:864  %xor_ln785_26 = xor i1 %tmp_2456, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="2399" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:865  %and_ln785_377 = and i1 %or_ln785_26, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="and_ln785_377"/></StgValue>
</operation>

<operation id="2400" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:866  %xor_ln786_26 = xor i1 %tmp_2457, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="2401" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:868  %or_ln786_26 = or i1 %icmp_ln786_26, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="or_ln786_26"/></StgValue>
</operation>

<operation id="2402" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:869  %and_ln786_731 = and i1 %or_ln786_26, %tmp_2456

]]></Node>
<StgValue><ssdm name="and_ln786_731"/></StgValue>
</operation>

<operation id="2403" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:870  %or_ln340_26 = or i1 %and_ln786_731, %and_ln785_377

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="2404" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:871  %xor_ln340_26 = xor i1 %and_ln786_731, true

]]></Node>
<StgValue><ssdm name="xor_ln340_26"/></StgValue>
</operation>

<operation id="2405" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:872  %or_ln340_1055 = or i1 %and_ln785_377, %xor_ln340_26

]]></Node>
<StgValue><ssdm name="or_ln340_1055"/></StgValue>
</operation>

<operation id="2406" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:873  %select_ln340_26 = select i1 %or_ln340_26, i16 32767, i16 %shl_ln731_152

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="2407" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:874  %select_ln388_26 = select i1 %and_ln786_731, i16 -32768, i16 %shl_ln731_152

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="2408" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:875  %select_ln340_830 = select i1 %or_ln340_1055, i16 %select_ln340_26, i16 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_830"/></StgValue>
</operation>

<operation id="2409" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:876  store i16 %select_ln340_830, i16* %out_buf_sc_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:889  %shl_ln731_153 = shl i16 %select_ln1148_27, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_153"/></StgValue>
</operation>

<operation id="2411" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:893  %or_ln785_27 = or i1 %tmp_2460, %icmp_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="2412" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:894  %xor_ln785_27 = xor i1 %tmp_2459, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="2413" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:895  %and_ln785_378 = and i1 %or_ln785_27, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="and_ln785_378"/></StgValue>
</operation>

<operation id="2414" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:896  %xor_ln786_27 = xor i1 %tmp_2460, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="2415" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:898  %or_ln786_27 = or i1 %icmp_ln786_27, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_27"/></StgValue>
</operation>

<operation id="2416" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:899  %and_ln786_733 = and i1 %or_ln786_27, %tmp_2459

]]></Node>
<StgValue><ssdm name="and_ln786_733"/></StgValue>
</operation>

<operation id="2417" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:900  %or_ln340_27 = or i1 %and_ln786_733, %and_ln785_378

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="2418" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:901  %xor_ln340_27 = xor i1 %and_ln786_733, true

]]></Node>
<StgValue><ssdm name="xor_ln340_27"/></StgValue>
</operation>

<operation id="2419" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:902  %or_ln340_1058 = or i1 %and_ln785_378, %xor_ln340_27

]]></Node>
<StgValue><ssdm name="or_ln340_1058"/></StgValue>
</operation>

<operation id="2420" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:903  %select_ln340_27 = select i1 %or_ln340_27, i16 32767, i16 %shl_ln731_153

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="2421" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:904  %select_ln388_27 = select i1 %and_ln786_733, i16 -32768, i16 %shl_ln731_153

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="2422" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:905  %select_ln340_831 = select i1 %or_ln340_1058, i16 %select_ln340_27, i16 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_831"/></StgValue>
</operation>

<operation id="2423" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:906  store i16 %select_ln340_831, i16* %out_buf_sc_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:919  %shl_ln731_154 = shl i16 %select_ln1148_28, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_154"/></StgValue>
</operation>

<operation id="2425" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:923  %or_ln785_28 = or i1 %tmp_2463, %icmp_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="2426" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:924  %xor_ln785_28 = xor i1 %tmp_2462, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="2427" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:925  %and_ln785_379 = and i1 %or_ln785_28, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="and_ln785_379"/></StgValue>
</operation>

<operation id="2428" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:926  %xor_ln786_28 = xor i1 %tmp_2463, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="2429" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:928  %or_ln786_28 = or i1 %icmp_ln786_28, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="or_ln786_28"/></StgValue>
</operation>

<operation id="2430" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:929  %and_ln786_735 = and i1 %or_ln786_28, %tmp_2462

]]></Node>
<StgValue><ssdm name="and_ln786_735"/></StgValue>
</operation>

<operation id="2431" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:930  %or_ln340_28 = or i1 %and_ln786_735, %and_ln785_379

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="2432" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:931  %xor_ln340_28 = xor i1 %and_ln786_735, true

]]></Node>
<StgValue><ssdm name="xor_ln340_28"/></StgValue>
</operation>

<operation id="2433" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:932  %or_ln340_1061 = or i1 %and_ln785_379, %xor_ln340_28

]]></Node>
<StgValue><ssdm name="or_ln340_1061"/></StgValue>
</operation>

<operation id="2434" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:933  %select_ln340_28 = select i1 %or_ln340_28, i16 32767, i16 %shl_ln731_154

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="2435" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:934  %select_ln388_28 = select i1 %and_ln786_735, i16 -32768, i16 %shl_ln731_154

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="2436" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:935  %select_ln340_832 = select i1 %or_ln340_1061, i16 %select_ln340_28, i16 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_832"/></StgValue>
</operation>

<operation id="2437" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:936  store i16 %select_ln340_832, i16* %out_buf_sc_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:949  %shl_ln731_155 = shl i16 %select_ln1148_29, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_155"/></StgValue>
</operation>

<operation id="2439" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:953  %or_ln785_29 = or i1 %tmp_2466, %icmp_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="2440" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:954  %xor_ln785_29 = xor i1 %tmp_2465, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="2441" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:955  %and_ln785_380 = and i1 %or_ln785_29, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="and_ln785_380"/></StgValue>
</operation>

<operation id="2442" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:956  %xor_ln786_29 = xor i1 %tmp_2466, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="2443" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:958  %or_ln786_29 = or i1 %icmp_ln786_29, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="or_ln786_29"/></StgValue>
</operation>

<operation id="2444" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:959  %and_ln786_737 = and i1 %or_ln786_29, %tmp_2465

]]></Node>
<StgValue><ssdm name="and_ln786_737"/></StgValue>
</operation>

<operation id="2445" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:960  %or_ln340_29 = or i1 %and_ln786_737, %and_ln785_380

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="2446" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:961  %xor_ln340_29 = xor i1 %and_ln786_737, true

]]></Node>
<StgValue><ssdm name="xor_ln340_29"/></StgValue>
</operation>

<operation id="2447" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:962  %or_ln340_1064 = or i1 %and_ln785_380, %xor_ln340_29

]]></Node>
<StgValue><ssdm name="or_ln340_1064"/></StgValue>
</operation>

<operation id="2448" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:963  %select_ln340_29 = select i1 %or_ln340_29, i16 32767, i16 %shl_ln731_155

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="2449" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:964  %select_ln388_29 = select i1 %and_ln786_737, i16 -32768, i16 %shl_ln731_155

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="2450" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:965  %select_ln340_833 = select i1 %or_ln340_1064, i16 %select_ln340_29, i16 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_833"/></StgValue>
</operation>

<operation id="2451" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:966  store i16 %select_ln340_833, i16* %out_buf_sc_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:979  %shl_ln731_156 = shl i16 %select_ln1148_30, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_156"/></StgValue>
</operation>

<operation id="2453" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:983  %or_ln785_30 = or i1 %tmp_2469, %icmp_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="2454" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:984  %xor_ln785_30 = xor i1 %tmp_2468, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="2455" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:985  %and_ln785_381 = and i1 %or_ln785_30, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="and_ln785_381"/></StgValue>
</operation>

<operation id="2456" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:986  %xor_ln786_30 = xor i1 %tmp_2469, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="2457" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:988  %or_ln786_30 = or i1 %icmp_ln786_30, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_30"/></StgValue>
</operation>

<operation id="2458" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:989  %and_ln786_739 = and i1 %or_ln786_30, %tmp_2468

]]></Node>
<StgValue><ssdm name="and_ln786_739"/></StgValue>
</operation>

<operation id="2459" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:990  %or_ln340_30 = or i1 %and_ln786_739, %and_ln785_381

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="2460" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:991  %xor_ln340_30 = xor i1 %and_ln786_739, true

]]></Node>
<StgValue><ssdm name="xor_ln340_30"/></StgValue>
</operation>

<operation id="2461" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:992  %or_ln340_1067 = or i1 %and_ln785_381, %xor_ln340_30

]]></Node>
<StgValue><ssdm name="or_ln340_1067"/></StgValue>
</operation>

<operation id="2462" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:993  %select_ln340_30 = select i1 %or_ln340_30, i16 32767, i16 %shl_ln731_156

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="2463" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:994  %select_ln388_30 = select i1 %and_ln786_739, i16 -32768, i16 %shl_ln731_156

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="2464" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:995  %select_ln340_834 = select i1 %or_ln340_1067, i16 %select_ln340_30, i16 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_834"/></StgValue>
</operation>

<operation id="2465" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:996  store i16 %select_ln340_834, i16* %out_buf_sc_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6_end:1009  %shl_ln731_157 = shl i16 %select_ln1148_31, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_157"/></StgValue>
</operation>

<operation id="2467" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1013  %or_ln785_31 = or i1 %tmp_2472, %icmp_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="2468" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1014  %xor_ln785_31 = xor i1 %tmp_2471, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="2469" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1015  %and_ln785_382 = and i1 %or_ln785_31, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="and_ln785_382"/></StgValue>
</operation>

<operation id="2470" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1016  %xor_ln786_31 = xor i1 %tmp_2472, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="2471" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1018  %or_ln786_31 = or i1 %icmp_ln786_31, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="or_ln786_31"/></StgValue>
</operation>

<operation id="2472" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1019  %and_ln786_741 = and i1 %or_ln786_31, %tmp_2471

]]></Node>
<StgValue><ssdm name="and_ln786_741"/></StgValue>
</operation>

<operation id="2473" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1020  %or_ln340_31 = or i1 %and_ln786_741, %and_ln785_382

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="2474" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1021  %xor_ln340_31 = xor i1 %and_ln786_741, true

]]></Node>
<StgValue><ssdm name="xor_ln340_31"/></StgValue>
</operation>

<operation id="2475" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6_end:1022  %or_ln340_1070 = or i1 %and_ln785_382, %xor_ln340_31

]]></Node>
<StgValue><ssdm name="or_ln340_1070"/></StgValue>
</operation>

<operation id="2476" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:1023  %select_ln340_31 = select i1 %or_ln340_31, i16 32767, i16 %shl_ln731_157

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="2477" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:1024  %select_ln388_31 = select i1 %and_ln786_741, i16 -32768, i16 %shl_ln731_157

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="2478" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6_end:1025  %select_ln340_835 = select i1 %or_ln340_1070, i16 %select_ln340_31, i16 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_835"/></StgValue>
</operation>

<operation id="2479" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_6_end:1026  store i16 %select_ln340_835, i16* %out_buf_sc_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="2480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6_end:1027  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6_end:1029  br label %.preheader273

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
