#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 14 18:43:15 2018
# Process ID: 6288
# Current directory: C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.dcp' for cell 'design_1_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_myip_0_0_myip_v1_0' defined in file 'design_1_myip_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 578.941 ; gain = 369.039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 588.523 ; gain = 9.582
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c8c699c8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dadf6f34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1111.691 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 227 cells.
Phase 2 Constant propagation | Checksum: c15b8f73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.691 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1509 unconnected nets.
INFO: [Opt 31-11] Eliminated 408 unconnected cells.
Phase 3 Sweep | Checksum: c68fb053

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.691 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 16768219e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1111.691 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1111.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16768219e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1111.691 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: d9a08582

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1401.176 ; gain = 0.000
Ending Power Optimization Task | Checksum: d9a08582

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 1401.176 ; gain = 289.484
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1401.176 ; gain = 822.234
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1401.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.176 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.176 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1401.176 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dbf68560

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: dcb53458

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: dcb53458

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.176 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dcb53458

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d826b056

Time (s): cpu = 00:03:45 ; elapsed = 00:02:30 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d826b056

Time (s): cpu = 00:03:48 ; elapsed = 00:02:31 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 189828274

Time (s): cpu = 00:04:21 ; elapsed = 00:02:54 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b527f18

Time (s): cpu = 00:04:23 ; elapsed = 00:02:55 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5c3ec8f

Time (s): cpu = 00:04:23 ; elapsed = 00:02:55 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19aef4c5a

Time (s): cpu = 00:04:33 ; elapsed = 00:03:01 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1392c808b

Time (s): cpu = 00:04:45 ; elapsed = 00:03:12 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 21bf113c0

Time (s): cpu = 00:05:52 ; elapsed = 00:04:18 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 181cce912

Time (s): cpu = 00:05:56 ; elapsed = 00:04:22 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 181cce912

Time (s): cpu = 00:05:58 ; elapsed = 00:04:24 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 161d07376

Time (s): cpu = 00:06:25 ; elapsed = 00:04:41 . Memory (MB): peak = 1401.176 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 161d07376

Time (s): cpu = 00:06:26 ; elapsed = 00:04:42 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.745. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 156fd56d1

Time (s): cpu = 00:08:02 ; elapsed = 00:06:02 . Memory (MB): peak = 1401.176 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 156fd56d1

Time (s): cpu = 00:08:03 ; elapsed = 00:06:03 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 156fd56d1

Time (s): cpu = 00:08:05 ; elapsed = 00:06:04 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 156fd56d1

Time (s): cpu = 00:08:05 ; elapsed = 00:06:05 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a8c73d73

Time (s): cpu = 00:08:06 ; elapsed = 00:06:05 . Memory (MB): peak = 1401.176 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a8c73d73

Time (s): cpu = 00:08:06 ; elapsed = 00:06:06 . Memory (MB): peak = 1401.176 ; gain = 0.000
Ending Placer Task | Checksum: 17ff6a87d

Time (s): cpu = 00:08:10 ; elapsed = 00:06:08 . Memory (MB): peak = 1401.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:26 ; elapsed = 00:06:17 . Memory (MB): peak = 1401.176 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1401.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.176 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1401.176 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1401.176 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1401.176 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b974689b ConstDB: 0 ShapeSum: c6823fe2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1563d658f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1563d658f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1563d658f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1401.176 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1563d658f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1401.176 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1677545cb

Time (s): cpu = 00:01:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1486.816 ; gain = 85.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.488 | TNS=-23104.705| WHS=-0.242 | THS=-429.263|

Phase 2 Router Initialization | Checksum: 1333db9ff

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1511.984 ; gain = 110.809

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1311870fe

Time (s): cpu = 00:03:18 ; elapsed = 00:02:03 . Memory (MB): peak = 1590.762 ; gain = 189.586

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15491
 Number of Nodes with overlaps = 3039
 Number of Nodes with overlaps = 950
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17efbde4f

Time (s): cpu = 00:09:33 ; elapsed = 00:06:18 . Memory (MB): peak = 1596.332 ; gain = 195.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.733 | TNS=-51489.980| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1545fc38a

Time (s): cpu = 00:09:36 ; elapsed = 00:06:20 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 181927909

Time (s): cpu = 00:09:40 ; elapsed = 00:06:25 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4.1.2 GlobIterForTiming | Checksum: 19234bf87

Time (s): cpu = 00:09:42 ; elapsed = 00:06:27 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4.1 Global Iteration 0 | Checksum: 19234bf87

Time (s): cpu = 00:09:42 ; elapsed = 00:06:27 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 757
 Number of Nodes with overlaps = 836
 Number of Nodes with overlaps = 571
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a20f06c6

Time (s): cpu = 00:11:49 ; elapsed = 00:07:56 . Memory (MB): peak = 1596.332 ; gain = 195.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.379 | TNS=-49129.484| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1291a8c09

Time (s): cpu = 00:11:52 ; elapsed = 00:07:58 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 14739aec3

Time (s): cpu = 00:11:55 ; elapsed = 00:08:01 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4.2.2 GlobIterForTiming | Checksum: 20504237a

Time (s): cpu = 00:11:58 ; elapsed = 00:08:04 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4.2 Global Iteration 1 | Checksum: 20504237a

Time (s): cpu = 00:11:59 ; elapsed = 00:08:04 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 15e2b7218

Time (s): cpu = 00:13:41 ; elapsed = 00:09:19 . Memory (MB): peak = 1596.332 ; gain = 195.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.194 | TNS=-48467.648| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 266c135cf

Time (s): cpu = 00:13:43 ; elapsed = 00:09:21 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1f02d4158

Time (s): cpu = 00:13:47 ; elapsed = 00:09:25 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4.3.2 GlobIterForTiming | Checksum: 157f220ec

Time (s): cpu = 00:13:49 ; elapsed = 00:09:27 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4.3 Global Iteration 2 | Checksum: 157f220ec

Time (s): cpu = 00:13:49 ; elapsed = 00:09:27 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 601
 Number of Nodes with overlaps = 700
 Number of Nodes with overlaps = 484
Phase 4.4 Global Iteration 3 | Checksum: 15e8172c4

Time (s): cpu = 00:14:51 ; elapsed = 00:10:07 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 4 Rip-up And Reroute | Checksum: 15e8172c4

Time (s): cpu = 00:14:51 ; elapsed = 00:10:08 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18d5b295a

Time (s): cpu = 00:15:12 ; elapsed = 00:10:19 . Memory (MB): peak = 1596.332 ; gain = 195.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.180 | TNS=-47493.734| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d3944c27

Time (s): cpu = 00:15:13 ; elapsed = 00:10:20 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d3944c27

Time (s): cpu = 00:15:13 ; elapsed = 00:10:21 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 5 Delay and Skew Optimization | Checksum: d3944c27

Time (s): cpu = 00:15:14 ; elapsed = 00:10:21 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13617f35c

Time (s): cpu = 00:15:19 ; elapsed = 00:10:25 . Memory (MB): peak = 1596.332 ; gain = 195.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.164 | TNS=-47522.578| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1533f2abc

Time (s): cpu = 00:15:20 ; elapsed = 00:10:25 . Memory (MB): peak = 1596.332 ; gain = 195.156
Phase 6 Post Hold Fix | Checksum: 1533f2abc

Time (s): cpu = 00:15:20 ; elapsed = 00:10:25 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.7573 %
  Global Horizontal Routing Utilization  = 25.9508 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y106 -> INT_R_X55Y107
   INT_L_X58Y104 -> INT_R_X59Y105
   INT_L_X52Y102 -> INT_R_X53Y103
   INT_L_X62Y102 -> INT_R_X63Y103
   INT_L_X52Y100 -> INT_R_X53Y101
South Dir 2x2 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y88 -> INT_R_X55Y89
   INT_L_X58Y86 -> INT_R_X59Y87
East Dir 2x2 Area, Max Cong = 91.5441%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X50Y100 -> INT_R_X51Y101
   INT_L_X52Y96 -> INT_R_X53Y97
   INT_L_X50Y94 -> INT_R_X51Y95
   INT_L_X50Y92 -> INT_R_X51Y93
   INT_L_X56Y90 -> INT_R_X57Y91
West Dir 4x4 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X64Y86 -> INT_R_X67Y89
Phase 7 Route finalize | Checksum: f0877fd2

Time (s): cpu = 00:15:21 ; elapsed = 00:10:26 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f0877fd2

Time (s): cpu = 00:15:22 ; elapsed = 00:10:26 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18f646006

Time (s): cpu = 00:15:28 ; elapsed = 00:10:33 . Memory (MB): peak = 1596.332 ; gain = 195.156

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.164 | TNS=-47522.578| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18f646006

Time (s): cpu = 00:15:29 ; elapsed = 00:10:34 . Memory (MB): peak = 1596.332 ; gain = 195.156
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:33 ; elapsed = 00:10:36 . Memory (MB): peak = 1596.332 ; gain = 195.156

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:50 ; elapsed = 00:10:45 . Memory (MB): peak = 1596.332 ; gain = 195.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1596.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1596.332 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1596.332 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1647.395 ; gain = 51.063
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1660.145 ; gain = 12.750
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
83 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1727.582 ; gain = 67.438
INFO: [Common 17-206] Exiting Vivado at Wed Nov 14 19:04:05 2018...
