<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>AMCNTENCLR1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">AMCNTENCLR1, Activity Monitors Count Enable Clear Register 1</h1><p>The AMCNTENCLR1 characteristics are:</p><h2>Purpose</h2>
        <p>Disable control bits for the auxiliary activity monitors event counters, <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>.</p>
      <h2>Configuration</h2><p>External register AMCNTENCLR1 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0[31:0]
            </a>.
          </p><p>External register AMCNTENCLR1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-amcntenclr1.html">AMCNTENCLR1[31:0]
            </a>.
          </p><p>
        The power domain of AMCNTENCLR1 is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      Some or all RW fields of this register have defined reset values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain.</p><p>This register is present only
    when AMUv1 is implemented.
      
    Otherwise, direct accesses to AMCNTENCLR1 are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>AMCNTENCLR1 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The AMCNTENCLR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#P&lt;n&gt;_31">P&lt;n&gt;, bit [n]
      </a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="P&lt;n&gt;_31">P&lt;n&gt;, bit [n], for n = 0 to 31</h4>
          
  <p>Activity monitor event counter disable bit for <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>.</p>
<p>Bits [31:N] are RAZ/WI. N is the value in <a href="ext-amcgcr.html">AMCGCR</a>.CG1NC.</p>
<p>Possible values of each bit are:</p>

        <table class="valuetable"><tr><th>P&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>When read, means that <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a> is disabled. When written, has no effect.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>When read, means that <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a> is enabled. When written, disables <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>.</p>
</td></tr></table><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the AMCNTENCLR1</h2>
        <p>If the number of auxiliary activity monitor event counters implemented is zero, reads and writes of AMCNTENCLR1 are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and accesses to the register behave as RAZ/WI.</p>

      
        <div class="note"><span class="note-header">Note</span><p>The number of auxiliary activity monitor event counters implemented is zero exactly when <a href="ext-amcfgr.html">AMCFGR</a>.NCG == <span class="binarynumber">0b0000</span>.</p></div>
      <h4>AMCNTENCLR1 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>AMU</td><td><span class="hexnumber">0xC24</span></td><td>AMCNTENCLR1</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
